[14:02:08.936] <TB0>     INFO: *** Welcome to pxar ***
[14:02:08.936] <TB0>     INFO: *** Today: 2016/08/01
[14:02:08.942] <TB0>     INFO: *** Version: b2a7-dirty
[14:02:08.942] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C15.dat
[14:02:08.943] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:08.943] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//defaultMaskFile.dat
[14:02:08.943] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters_C15.dat
[14:02:09.018] <TB0>     INFO:         clk: 4
[14:02:09.018] <TB0>     INFO:         ctr: 4
[14:02:09.018] <TB0>     INFO:         sda: 19
[14:02:09.018] <TB0>     INFO:         tin: 9
[14:02:09.018] <TB0>     INFO:         level: 15
[14:02:09.018] <TB0>     INFO:         triggerdelay: 0
[14:02:09.018] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:02:09.018] <TB0>     INFO: Log level: DEBUG
[14:02:09.026] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:02:09.037] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:02:09.040] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:02:09.042] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:02:10.593] <TB0>     INFO: DUT info: 
[14:02:10.593] <TB0>     INFO: The DUT currently contains the following objects:
[14:02:10.593] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:02:10.593] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:02:10.593] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:02:10.593] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:02:10.593] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.593] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:02:10.594] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:02:10.595] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:02:10.598] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32161792
[14:02:10.598] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf1b8d0
[14:02:10.598] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xcf0770
[14:02:10.598] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8b75d94010
[14:02:10.598] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8b7bfff510
[14:02:10.598] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32227328 fPxarMemory = 0x7f8b75d94010
[14:02:10.599] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[14:02:10.600] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 469.5mA
[14:02:10.600] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[14:02:10.600] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:02:10.000] <TB0>     INFO: enter 'restricted' command line mode
[14:02:10.000] <TB0>     INFO: enter test to run
[14:02:10.000] <TB0>     INFO:   test: FPIXTest no parameter change
[14:02:10.000] <TB0>     INFO:   running: fpixtest
[14:02:10.000] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:02:10.003] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:02:10.003] <TB0>     INFO: ######################################################################
[14:02:10.003] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:02:10.003] <TB0>     INFO: ######################################################################
[14:02:11.006] <TB0>     INFO: ######################################################################
[14:02:11.006] <TB0>     INFO: PixTestPretest::doTest()
[14:02:11.006] <TB0>     INFO: ######################################################################
[14:02:11.009] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:11.009] <TB0>     INFO:    PixTestPretest::programROC() 
[14:02:11.009] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:28.919] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:02:28.919] <TB0>     INFO: IA differences per ROC:  16.9 17.7 17.7 16.9 17.7 17.7 18.5 18.5 18.5 17.7 20.1 19.3 18.5 17.7 18.5 16.9
[14:02:28.987] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:28.987] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:02:28.987] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:30.242] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:02:30.747] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:02:31.249] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[14:02:31.751] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:02:32.252] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:02:32.754] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:02:33.256] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:02:33.758] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:02:34.259] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:02:34.761] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:02:35.263] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:02:35.765] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:02:36.267] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:02:36.769] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:02:37.270] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:02:37.772] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:02:38.025] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 
[14:02:38.026] <TB0>     INFO: Test took 9042 ms.
[14:02:38.026] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:02:38.057] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:38.057] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:02:38.057] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:38.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:02:38.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[14:02:38.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[14:02:38.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[14:02:38.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8687 mA
[14:02:38.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[14:02:38.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[14:02:38.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[14:02:38.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[14:02:39.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8687 mA
[14:02:39.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:02:39.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[14:02:39.379] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 23.8687 mA
[14:02:39.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[14:02:39.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  75 Ia 23.0687 mA
[14:02:39.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 25.4688 mA
[14:02:39.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  73 Ia 23.0687 mA
[14:02:39.883] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  79 Ia 24.6688 mA
[14:02:39.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  76 Ia 23.8687 mA
[14:02:40.085] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[14:02:40.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[14:02:40.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8687 mA
[14:02:40.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 25.4688 mA
[14:02:40.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  70 Ia 23.8687 mA
[14:02:40.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.4688 mA
[14:02:40.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  70 Ia 23.8687 mA
[14:02:40.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[14:02:40.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[14:02:40.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 25.4688 mA
[14:02:41.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.0687 mA
[14:02:41.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 24.6688 mA
[14:02:41.303] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 23.0687 mA
[14:02:41.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 25.4688 mA
[14:02:41.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  77 Ia 23.0687 mA
[14:02:41.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 25.4688 mA
[14:02:41.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  75 Ia 23.0687 mA
[14:02:41.807] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 24.6688 mA
[14:02:41.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  78 Ia 23.8687 mA
[14:02:42.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8687 mA
[14:02:42.112] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[14:02:42.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[14:02:42.313] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[14:02:42.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[14:02:42.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[14:02:42.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  76
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  70
[14:02:42.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  70
[14:02:42.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[14:02:42.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[14:02:42.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[14:02:42.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[14:02:44.175] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 378.6 mA = 23.6625 mA/ROC
[14:02:44.175] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  18.5  18.5  19.3  19.3  19.3  18.5  19.3  18.5  18.5  19.3  18.5  19.3  18.5  19.3  18.5
[14:02:44.211] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:44.211] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:02:44.211] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:44.348] <TB0>     INFO: Expecting 231680 events.
[14:02:52.437] <TB0>     INFO: 231680 events read in total (7372ms).
[14:02:52.594] <TB0>     INFO: Test took 8379ms.
[14:02:52.797] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 85 and Delta(CalDel) = 59
[14:02:52.801] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 58
[14:02:52.804] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 67 and Delta(CalDel) = 63
[14:02:52.808] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 61
[14:02:52.811] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:02:52.815] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:02:52.818] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:02:52.822] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 85 and Delta(CalDel) = 58
[14:02:52.825] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 74 and Delta(CalDel) = 58
[14:02:52.829] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 85 and Delta(CalDel) = 62
[14:02:52.832] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 61
[14:02:52.836] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 83 and Delta(CalDel) = 66
[14:02:52.839] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 81 and Delta(CalDel) = 61
[14:02:52.843] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 75 and Delta(CalDel) = 58
[14:02:52.847] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 95 and Delta(CalDel) = 59
[14:02:52.850] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 78 and Delta(CalDel) = 66
[14:02:52.899] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:02:52.933] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:52.933] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:02:52.933] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:53.073] <TB0>     INFO: Expecting 231680 events.
[14:03:01.160] <TB0>     INFO: 231680 events read in total (7372ms).
[14:03:01.165] <TB0>     INFO: Test took 8227ms.
[14:03:01.187] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[14:03:01.505] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[14:03:01.511] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[14:03:01.514] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 30.5
[14:03:01.518] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 30.5
[14:03:01.522] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[14:03:01.526] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[14:03:01.530] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[14:03:01.533] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[14:03:01.537] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:03:01.541] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:03:01.544] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 32
[14:03:01.548] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[14:03:01.552] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29
[14:03:01.559] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[14:03:01.562] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32
[14:03:01.598] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:01.598] <TB0>     INFO: CalDel:      128   130   142   152   148   136   143   130   132   143   127   156   135   129   114   147
[14:03:01.598] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    52    51    51    51    52    51    51    51    51    51
[14:03:01.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:01.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:01.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:01.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:01.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:01.602] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:01.603] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:01.604] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:01.604] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:01.604] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:01.604] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[14:03:01.604] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:01.689] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:03:01.689] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:03:01.689] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:03:01.689] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:03:01.692] <TB0>     INFO: ######################################################################
[14:03:01.692] <TB0>     INFO: PixTestTiming::doTest()
[14:03:01.692] <TB0>     INFO: ######################################################################
[14:03:01.692] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:01.692] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:03:01.692] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:01.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:03:03.589] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:03:05.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:03:08.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:03:10.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:03:12.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:03:14.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:03:17.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:03:19.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:03:21.782] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:03:24.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:03:26.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:03:28.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:03:30.886] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:03:33.160] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:03:35.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:03:37.706] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:03:39.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:03:40.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:03:42.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:03:43.786] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:03:45.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:03:46.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:03:48.348] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:03:49.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:03:51.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:03:52.911] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:03:54.433] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:03:55.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:03:57.476] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:03:58.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:04:00.516] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:04:02.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:04:03.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:04:05.077] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:04:06.599] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:04:08.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:04:09.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:04:11.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:04:12.684] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:04:14.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:04:16.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:04:18.752] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:04:21.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:04:23.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:04:25.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:04:27.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:04:30.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:04:32.391] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:04:34.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:04:36.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:04:39.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:04:41.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:04:43.763] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:04:46.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:04:48.310] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:04:50.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:04:52.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:04:55.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:04:57.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:04:59.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:05:01.954] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:05:04.227] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:05:06.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:05:08.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:05:11.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:05:13.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:05:15.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:05:17.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:05:20.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:05:22.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:05:24.688] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:05:26.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:05:29.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:05:31.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:05:33.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:05:36.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:05:38.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:05:40.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:05:42.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:05:45.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:05:48.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:05:49.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:05:51.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:05:52.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:05:54.442] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:05:55.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:05:57.481] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:05:58.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:06:00.522] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:06:02.042] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:06:03.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:06:05.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:06:06.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:06:08.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:06:09.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:06:11.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:06:12.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:06:14.207] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:06:15.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:06:17.249] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:06:18.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:06:20.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:06:21.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:06:23.333] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:06:25.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:06:27.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:06:30.152] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:06:32.425] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:06:34.698] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:06:36.972] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:06:39.245] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:06:41.518] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:06:43.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:06:46.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:06:48.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:06:50.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:06:52.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:06:55.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:06:57.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:06:59.713] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:07:01.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:07:04.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:07:06.533] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:07:08.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:07:11.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:07:13.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:07:15.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:07:18.289] <TB0>     INFO: TBM Phase Settings: 236
[14:07:18.289] <TB0>     INFO: 400MHz Phase: 3
[14:07:18.289] <TB0>     INFO: 160MHz Phase: 7
[14:07:18.289] <TB0>     INFO: Functional Phase Area: 5
[14:07:18.292] <TB0>     INFO: Test took 256600 ms.
[14:07:18.292] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:07:18.292] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:18.292] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:07:18.292] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:18.292] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:07:19.433] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:07:22.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:07:23.601] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:07:25.121] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:07:26.640] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:07:28.161] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:07:29.680] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:07:31.201] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:07:32.720] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:07:34.241] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:07:35.761] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:07:37.281] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:07:38.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:07:40.323] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:07:41.843] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:07:43.362] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:07:44.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:07:46.403] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:07:48.676] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:07:50.949] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:07:53.222] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:07:55.496] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:07:57.770] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:07:59.291] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:08:00.810] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:08:02.330] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:08:04.603] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:08:06.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:08:09.156] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:08:11.429] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:08:13.702] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:08:15.223] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:08:16.742] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:08:18.263] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:08:20.541] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:08:22.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:08:25.090] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:08:27.366] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:08:29.639] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:08:31.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:08:32.679] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:08:34.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:08:36.473] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:08:38.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:08:41.021] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:08:43.294] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:08:45.568] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:08:47.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:08:48.608] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:08:50.128] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:08:52.401] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:08:54.675] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:08:56.948] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:08:59.221] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:09:01.494] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:09:03.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:09:04.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:09:06.053] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:09:08.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:09:10.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:09:12.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:09:15.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:09:17.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:09:19.326] <TB0>     INFO: ROC Delay Settings: 228
[14:09:19.326] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:09:19.326] <TB0>     INFO: ROC Port 0 Delay: 4
[14:09:19.326] <TB0>     INFO: ROC Port 1 Delay: 4
[14:09:19.326] <TB0>     INFO: Functional ROC Area: 5
[14:09:19.329] <TB0>     INFO: Test took 121037 ms.
[14:09:19.329] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:09:19.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:19.329] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:09:19.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:09:20.468] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 406b 406b 406b 4068 406b 406b 406a 406b e062 c000 a101 8040 406b 406b 406a 4069 406b 406b 406b 406b e062 c000 
[14:09:20.468] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80b1 4069 4069 4069 4068 4069 4069 4069 4069 e022 c000 
[14:09:20.468] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4068 4068 4068 4069 4069 4069 4069 4069 e022 c000 a103 80c0 4068 4068 4068 4069 4069 4069 4069 4069 e022 c000 
[14:09:20.468] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:09:35.033] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:35.033] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:09:49.326] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:49.326] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:10:03.687] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:03.688] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:10:18.067] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:18.067] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:10:32.405] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:32.406] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:10:46.796] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:46.796] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:11:01.074] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:01.074] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:11:15.338] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:15.338] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:11:29.611] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:29.611] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:11:43.873] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:44.258] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:44.272] <TB0>     INFO: Decoding statistics:
[14:11:44.272] <TB0>     INFO:   General information:
[14:11:44.272] <TB0>     INFO: 	 16bit words read:         240000000
[14:11:44.272] <TB0>     INFO: 	 valid events total:       20000000
[14:11:44.272] <TB0>     INFO: 	 empty events:             20000000
[14:11:44.272] <TB0>     INFO: 	 valid events with pixels: 0
[14:11:44.272] <TB0>     INFO: 	 valid pixel hits:         0
[14:11:44.272] <TB0>     INFO:   Event errors: 	           0
[14:11:44.272] <TB0>     INFO: 	 start marker:             0
[14:11:44.272] <TB0>     INFO: 	 stop marker:              0
[14:11:44.272] <TB0>     INFO: 	 overflow:                 0
[14:11:44.272] <TB0>     INFO: 	 invalid 5bit words:       0
[14:11:44.272] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:11:44.272] <TB0>     INFO:   TBM errors: 		           0
[14:11:44.272] <TB0>     INFO: 	 flawed TBM headers:       0
[14:11:44.272] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:11:44.272] <TB0>     INFO: 	 event ID mismatches:      0
[14:11:44.272] <TB0>     INFO:   ROC errors: 		           0
[14:11:44.272] <TB0>     INFO: 	 missing ROC header(s):    0
[14:11:44.272] <TB0>     INFO: 	 misplaced readback start: 0
[14:11:44.272] <TB0>     INFO:   Pixel decoding errors:	   0
[14:11:44.272] <TB0>     INFO: 	 pixel data incomplete:    0
[14:11:44.272] <TB0>     INFO: 	 pixel address:            0
[14:11:44.272] <TB0>     INFO: 	 pulse height fill bit:    0
[14:11:44.272] <TB0>     INFO: 	 buffer corruption:        0
[14:11:44.272] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.272] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:11:44.272] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.272] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.272] <TB0>     INFO:    Read back bit status: 1
[14:11:44.272] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.272] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.273] <TB0>     INFO:    Timings are good!
[14:11:44.273] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.273] <TB0>     INFO: Test took 144944 ms.
[14:11:44.273] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:11:44.273] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:44.273] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:44.273] <TB0>     INFO: PixTestTiming::doTest took 522584 ms.
[14:11:44.273] <TB0>     INFO: PixTestTiming::doTest() done
[14:11:44.273] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:11:44.273] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:11:44.273] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:11:44.273] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:11:44.273] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:11:44.274] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:11:44.274] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:11:44.625] <TB0>     INFO: ######################################################################
[14:11:44.625] <TB0>     INFO: PixTestAlive::doTest()
[14:11:44.625] <TB0>     INFO: ######################################################################
[14:11:44.628] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.628] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:44.628] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.629] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:44.971] <TB0>     INFO: Expecting 41600 events.
[14:11:49.042] <TB0>     INFO: 41600 events read in total (3356ms).
[14:11:49.043] <TB0>     INFO: Test took 4414ms.
[14:11:49.051] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:49.051] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:11:49.051] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:11:49.425] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:11:49.425] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    3    1    0    0    0    0    0    0
[14:11:49.425] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    3    1    0    0    0    0    0    0
[14:11:49.428] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:49.428] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:49.428] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:49.429] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:49.778] <TB0>     INFO: Expecting 41600 events.
[14:11:52.763] <TB0>     INFO: 41600 events read in total (2270ms).
[14:11:52.763] <TB0>     INFO: Test took 3334ms.
[14:11:52.763] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:52.763] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:11:52.763] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:11:52.764] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:11:53.172] <TB0>     INFO: PixTestAlive::maskTest() done
[14:11:53.172] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:53.175] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:53.175] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:11:53.175] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:53.176] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:53.519] <TB0>     INFO: Expecting 41600 events.
[14:11:57.607] <TB0>     INFO: 41600 events read in total (3374ms).
[14:11:57.608] <TB0>     INFO: Test took 4432ms.
[14:11:57.617] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:57.617] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[14:11:57.617] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:11:57.993] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:11:57.993] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:11:57.993] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:11:57.993] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:11:57.002] <TB0>     INFO: ######################################################################
[14:11:57.002] <TB0>     INFO: PixTestTrim::doTest()
[14:11:57.002] <TB0>     INFO: ######################################################################
[14:11:58.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:58.004] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:11:58.004] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:58.081] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:11:58.081] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:11:58.202] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:58.202] <TB0>     INFO:     run 1 of 1
[14:11:58.203] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:58.546] <TB0>     INFO: Expecting 5025280 events.
[14:12:44.063] <TB0>     INFO: 1420448 events read in total (44803ms).
[14:13:28.374] <TB0>     INFO: 2825008 events read in total (89114ms).
[14:14:12.725] <TB0>     INFO: 4239936 events read in total (133465ms).
[14:14:37.732] <TB0>     INFO: 5025280 events read in total (158472ms).
[14:14:37.772] <TB0>     INFO: Test took 159569ms.
[14:14:37.830] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:37.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:39.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:40.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:41.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:43.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:44.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:45.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:47.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:48.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:49.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:51.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:52.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:53.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:55.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:56.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:57.959] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:59.244] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235917312
[14:14:59.247] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.4548 minThrLimit = 82.4346 minThrNLimit = 104.098 -> result = 82.4548 -> 82
[14:14:59.247] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.513 minThrLimit = 89.5115 minThrNLimit = 108.79 -> result = 89.513 -> 89
[14:14:59.248] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0157 minThrLimit = 84.0029 minThrNLimit = 102.682 -> result = 84.0157 -> 84
[14:14:59.248] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.4173 minThrLimit = 76.3356 minThrNLimit = 98.1068 -> result = 76.4173 -> 76
[14:14:59.249] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8874 minThrLimit = 93.8522 minThrNLimit = 112.477 -> result = 93.8874 -> 93
[14:14:59.249] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.0994 minThrLimit = 96.0959 minThrNLimit = 114.977 -> result = 96.0994 -> 96
[14:14:59.249] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.178 minThrLimit = 100.156 minThrNLimit = 121.101 -> result = 100.178 -> 100
[14:14:59.250] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4106 minThrLimit = 96.385 minThrNLimit = 116.961 -> result = 96.4106 -> 96
[14:14:59.250] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.7468 minThrLimit = 86.7149 minThrNLimit = 110.55 -> result = 86.7468 -> 86
[14:14:59.250] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2863 minThrLimit = 88.2489 minThrNLimit = 105.478 -> result = 88.2863 -> 88
[14:14:59.251] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.822 minThrLimit = 103.799 minThrNLimit = 127.504 -> result = 103.822 -> 103
[14:14:59.251] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6925 minThrLimit = 90.6355 minThrNLimit = 110.821 -> result = 90.6925 -> 90
[14:14:59.252] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6318 minThrLimit = 87.6262 minThrNLimit = 110.619 -> result = 87.6318 -> 87
[14:14:59.252] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.9564 minThrLimit = 76.9155 minThrNLimit = 104.994 -> result = 76.9564 -> 76
[14:14:59.252] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0419 minThrLimit = 98.0141 minThrNLimit = 124.217 -> result = 98.0419 -> 98
[14:14:59.253] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0651 minThrLimit = 88.0418 minThrNLimit = 105.63 -> result = 88.0651 -> 88
[14:14:59.253] <TB0>     INFO: ROC 0 VthrComp = 82
[14:14:59.253] <TB0>     INFO: ROC 1 VthrComp = 89
[14:14:59.253] <TB0>     INFO: ROC 2 VthrComp = 84
[14:14:59.253] <TB0>     INFO: ROC 3 VthrComp = 76
[14:14:59.253] <TB0>     INFO: ROC 4 VthrComp = 93
[14:14:59.253] <TB0>     INFO: ROC 5 VthrComp = 96
[14:14:59.253] <TB0>     INFO: ROC 6 VthrComp = 100
[14:14:59.254] <TB0>     INFO: ROC 7 VthrComp = 96
[14:14:59.254] <TB0>     INFO: ROC 8 VthrComp = 86
[14:14:59.254] <TB0>     INFO: ROC 9 VthrComp = 88
[14:14:59.254] <TB0>     INFO: ROC 10 VthrComp = 103
[14:14:59.254] <TB0>     INFO: ROC 11 VthrComp = 90
[14:14:59.254] <TB0>     INFO: ROC 12 VthrComp = 87
[14:14:59.254] <TB0>     INFO: ROC 13 VthrComp = 76
[14:14:59.255] <TB0>     INFO: ROC 14 VthrComp = 98
[14:14:59.255] <TB0>     INFO: ROC 15 VthrComp = 88
[14:14:59.255] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:14:59.255] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:14:59.269] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:59.269] <TB0>     INFO:     run 1 of 1
[14:14:59.269] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:59.612] <TB0>     INFO: Expecting 5025280 events.
[14:15:35.619] <TB0>     INFO: 887144 events read in total (35292ms).
[14:16:10.979] <TB0>     INFO: 1771952 events read in total (70652ms).
[14:16:45.757] <TB0>     INFO: 2657312 events read in total (105430ms).
[14:17:20.295] <TB0>     INFO: 3534152 events read in total (139968ms).
[14:17:55.612] <TB0>     INFO: 4407296 events read in total (175285ms).
[14:18:20.603] <TB0>     INFO: 5025280 events read in total (200276ms).
[14:18:20.675] <TB0>     INFO: Test took 201406ms.
[14:18:20.850] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:21.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:22.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:24.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:26.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:27.626] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:29.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:30.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:32.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:34.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:35.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:37.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:38.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:40.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:42.175] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:43.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:45.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:46.924] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257187840
[14:18:46.929] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.5048 for pixel 24/4 mean/min/max = 44.9397/32.2268/57.6526
[14:18:46.929] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.2362 for pixel 2/1 mean/min/max = 47.0215/33.7948/60.2482
[14:18:46.930] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0343 for pixel 4/75 mean/min/max = 44.2423/32.2193/56.2654
[14:18:46.930] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.46 for pixel 34/26 mean/min/max = 46.2717/36.0081/56.5353
[14:18:46.931] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 63.6281 for pixel 9/1 mean/min/max = 48.0892/32.2823/63.8961
[14:18:46.931] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.5635 for pixel 4/2 mean/min/max = 45.8177/32.0046/59.6309
[14:18:46.931] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 65.1176 for pixel 1/2 mean/min/max = 48.4973/31.6699/65.3246
[14:18:46.932] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.0976 for pixel 14/4 mean/min/max = 44.9638/32.6507/57.277
[14:18:46.932] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.7581 for pixel 0/6 mean/min/max = 44.8138/31.8447/57.7828
[14:18:46.933] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.4226 for pixel 4/10 mean/min/max = 47.9707/33.5184/62.4229
[14:18:46.933] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.7309 for pixel 35/5 mean/min/max = 46.0062/33.2281/58.7843
[14:18:46.933] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.0438 for pixel 4/10 mean/min/max = 46.7627/33.4107/60.1148
[14:18:46.934] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.216 for pixel 0/77 mean/min/max = 44.3452/32.4613/56.2291
[14:18:46.934] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.9793 for pixel 51/15 mean/min/max = 45.7634/36.5408/54.9859
[14:18:46.934] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.8468 for pixel 26/9 mean/min/max = 43.2615/31.3383/55.1848
[14:18:46.935] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.5233 for pixel 51/77 mean/min/max = 44.879/33.6595/56.0984
[14:18:46.935] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:47.067] <TB0>     INFO: Expecting 411648 events.
[14:18:54.696] <TB0>     INFO: 411648 events read in total (6914ms).
[14:18:54.703] <TB0>     INFO: Expecting 411648 events.
[14:19:02.448] <TB0>     INFO: 411648 events read in total (7079ms).
[14:19:02.458] <TB0>     INFO: Expecting 411648 events.
[14:19:10.061] <TB0>     INFO: 411648 events read in total (6942ms).
[14:19:10.073] <TB0>     INFO: Expecting 411648 events.
[14:19:17.639] <TB0>     INFO: 411648 events read in total (6904ms).
[14:19:17.652] <TB0>     INFO: Expecting 411648 events.
[14:19:25.291] <TB0>     INFO: 411648 events read in total (6978ms).
[14:19:25.306] <TB0>     INFO: Expecting 411648 events.
[14:19:32.907] <TB0>     INFO: 411648 events read in total (6942ms).
[14:19:32.927] <TB0>     INFO: Expecting 411648 events.
[14:19:40.546] <TB0>     INFO: 411648 events read in total (6965ms).
[14:19:40.567] <TB0>     INFO: Expecting 411648 events.
[14:19:48.139] <TB0>     INFO: 411648 events read in total (6921ms).
[14:19:48.162] <TB0>     INFO: Expecting 411648 events.
[14:19:55.643] <TB0>     INFO: 411648 events read in total (6833ms).
[14:19:55.668] <TB0>     INFO: Expecting 411648 events.
[14:20:03.047] <TB0>     INFO: 411648 events read in total (6728ms).
[14:20:03.074] <TB0>     INFO: Expecting 411648 events.
[14:20:10.519] <TB0>     INFO: 411648 events read in total (6792ms).
[14:20:10.549] <TB0>     INFO: Expecting 411648 events.
[14:20:17.963] <TB0>     INFO: 411648 events read in total (6770ms).
[14:20:17.995] <TB0>     INFO: Expecting 411648 events.
[14:20:25.575] <TB0>     INFO: 411648 events read in total (6937ms).
[14:20:25.608] <TB0>     INFO: Expecting 411648 events.
[14:20:33.159] <TB0>     INFO: 411648 events read in total (6907ms).
[14:20:33.197] <TB0>     INFO: Expecting 411648 events.
[14:20:40.701] <TB0>     INFO: 411648 events read in total (6871ms).
[14:20:40.743] <TB0>     INFO: Expecting 411648 events.
[14:20:48.156] <TB0>     INFO: 411648 events read in total (6787ms).
[14:20:48.196] <TB0>     INFO: Test took 121261ms.
[14:20:48.697] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3415 < 35 for itrim = 94; old thr = 33.8884 ... break
[14:20:48.730] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2046 < 35 for itrim = 106; old thr = 34.7928 ... break
[14:20:48.761] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0373 < 35 for itrim = 99; old thr = 34.8797 ... break
[14:20:48.796] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2565 < 35 for itrim+1 = 88; old thr = 34.1301 ... break
[14:20:48.822] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1331 < 35 for itrim = 115; old thr = 34.1648 ... break
[14:20:48.850] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.248 < 35 for itrim = 101; old thr = 34.0556 ... break
[14:20:48.878] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1197 < 35 for itrim = 125; old thr = 34.843 ... break
[14:20:48.915] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2004 < 35 for itrim = 100; old thr = 34.2674 ... break
[14:20:48.949] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6687 < 35 for itrim+1 = 94; old thr = 34.8891 ... break
[14:20:48.969] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9207 < 35 for itrim+1 = 98; old thr = 34.8412 ... break
[14:20:49.005] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4677 < 35 for itrim = 104; old thr = 33.7915 ... break
[14:20:49.036] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7806 < 35 for itrim+1 = 109; old thr = 34.2906 ... break
[14:20:49.063] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3518 < 35 for itrim = 88; old thr = 34.3971 ... break
[14:20:49.101] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5602 < 35 for itrim+1 = 92; old thr = 34.5011 ... break
[14:20:49.143] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5626 < 35 for itrim+1 = 91; old thr = 34.4622 ... break
[14:20:49.161] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3653 < 35 for itrim = 80; old thr = 34.3238 ... break
[14:20:49.236] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:20:49.247] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:49.247] <TB0>     INFO:     run 1 of 1
[14:20:49.247] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:49.590] <TB0>     INFO: Expecting 5025280 events.
[14:21:25.417] <TB0>     INFO: 871104 events read in total (35112ms).
[14:22:00.588] <TB0>     INFO: 1741680 events read in total (70283ms).
[14:22:35.912] <TB0>     INFO: 2612544 events read in total (105607ms).
[14:23:10.961] <TB0>     INFO: 3472224 events read in total (140656ms).
[14:23:46.035] <TB0>     INFO: 4328008 events read in total (175730ms).
[14:24:14.442] <TB0>     INFO: 5025280 events read in total (204137ms).
[14:24:14.516] <TB0>     INFO: Test took 205269ms.
[14:24:14.693] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:15.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:16.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:18.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:19.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:21.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:22.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:24.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:25.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:27.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:29.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:30.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:32.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:33.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:35.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:36.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:38.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:39.956] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263569408
[14:24:39.958] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.000945 .. 255.000000
[14:24:40.033] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:24:40.043] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:40.043] <TB0>     INFO:     run 1 of 1
[14:24:40.043] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:40.389] <TB0>     INFO: Expecting 8220160 events.
[14:25:14.964] <TB0>     INFO: 810800 events read in total (33861ms).
[14:25:48.597] <TB0>     INFO: 1621872 events read in total (67494ms).
[14:26:21.667] <TB0>     INFO: 2433336 events read in total (100564ms).
[14:26:54.872] <TB0>     INFO: 3244960 events read in total (133769ms).
[14:27:28.678] <TB0>     INFO: 4056192 events read in total (167575ms).
[14:28:02.443] <TB0>     INFO: 4867520 events read in total (201340ms).
[14:28:35.286] <TB0>     INFO: 5677848 events read in total (234183ms).
[14:29:08.993] <TB0>     INFO: 6487776 events read in total (267890ms).
[14:29:42.624] <TB0>     INFO: 7297080 events read in total (301521ms).
[14:30:16.646] <TB0>     INFO: 8106664 events read in total (335543ms).
[14:30:21.549] <TB0>     INFO: 8220160 events read in total (340446ms).
[14:30:21.648] <TB0>     INFO: Test took 341605ms.
[14:30:21.973] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:22.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:24.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:26.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:28.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:30.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:31.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:33.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:35.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:37.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:39.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:41.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:43.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:45.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:46.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:48.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:50.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:52.509] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395599872
[14:30:52.590] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.666084 .. 89.002377
[14:30:52.665] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 99 (-1/-1) hits flags = 528 (plus default)
[14:30:52.675] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:52.675] <TB0>     INFO:     run 1 of 1
[14:30:52.675] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:53.021] <TB0>     INFO: Expecting 3095040 events.
[14:31:30.114] <TB0>     INFO: 925024 events read in total (36378ms).
[14:32:05.546] <TB0>     INFO: 1849752 events read in total (71810ms).
[14:32:41.752] <TB0>     INFO: 2773296 events read in total (108016ms).
[14:32:54.258] <TB0>     INFO: 3095040 events read in total (120522ms).
[14:32:54.299] <TB0>     INFO: Test took 121624ms.
[14:32:54.396] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:54.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:55.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:57.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:58.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:59.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:01.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:02.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:03.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:05.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:06.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:07.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:08.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:10.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:11.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:12.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:14.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:15.493] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246435840
[14:33:15.576] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.589966 .. 83.343195
[14:33:15.651] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 93 (-1/-1) hits flags = 528 (plus default)
[14:33:15.661] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:15.661] <TB0>     INFO:     run 1 of 1
[14:33:15.661] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:15.004] <TB0>     INFO: Expecting 2728960 events.
[14:33:51.677] <TB0>     INFO: 912728 events read in total (34958ms).
[14:34:27.507] <TB0>     INFO: 1824992 events read in total (70789ms).
[14:35:03.092] <TB0>     INFO: 2728960 events read in total (106374ms).
[14:35:03.137] <TB0>     INFO: Test took 107477ms.
[14:35:03.227] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:03.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:04.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:05.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:07.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:08.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:09.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:10.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:12.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:13.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:14.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:15.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:17.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:18.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:19.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:21.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:22.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:23.569] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378839040
[14:35:23.652] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.420461 .. 82.935591
[14:35:23.727] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 92 (-1/-1) hits flags = 528 (plus default)
[14:35:23.737] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:23.737] <TB0>     INFO:     run 1 of 1
[14:35:23.737] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:24.084] <TB0>     INFO: Expecting 2595840 events.
[14:35:59.392] <TB0>     INFO: 898800 events read in total (34593ms).
[14:36:35.248] <TB0>     INFO: 1797376 events read in total (70449ms).
[14:37:07.016] <TB0>     INFO: 2595840 events read in total (102217ms).
[14:37:07.059] <TB0>     INFO: Test took 103323ms.
[14:37:07.150] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:07.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:08.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:09.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:11.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:12.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:13.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:14.846] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:16.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:17.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:18.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:19.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:21.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:22.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:23.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:24.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:26.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:27.401] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436686848
[14:37:27.483] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:37:27.483] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:37:27.494] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:37:27.494] <TB0>     INFO:     run 1 of 1
[14:37:27.494] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:27.837] <TB0>     INFO: Expecting 1364480 events.
[14:38:08.041] <TB0>     INFO: 1075408 events read in total (39490ms).
[14:38:18.880] <TB0>     INFO: 1364480 events read in total (50329ms).
[14:38:18.892] <TB0>     INFO: Test took 51398ms.
[14:38:18.925] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:18.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:19.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:20.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:21.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:22.925] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:23.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:24.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:26.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:27.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:28.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:29.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:30.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:31.491] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:32.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:33.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:34.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:35.876] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436826112
[14:38:35.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C0.dat
[14:38:35.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C1.dat
[14:38:35.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C2.dat
[14:38:35.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C3.dat
[14:38:35.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C4.dat
[14:38:35.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C5.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C6.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C7.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C8.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C9.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C10.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C11.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C12.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C13.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C14.dat
[14:38:35.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C15.dat
[14:38:35.935] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C0.dat
[14:38:35.942] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C1.dat
[14:38:35.949] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C2.dat
[14:38:35.956] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C3.dat
[14:38:35.963] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C4.dat
[14:38:35.971] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C5.dat
[14:38:35.978] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C6.dat
[14:38:35.985] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C7.dat
[14:38:35.991] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C8.dat
[14:38:35.998] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C9.dat
[14:38:36.006] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C10.dat
[14:38:36.013] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C11.dat
[14:38:36.020] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C12.dat
[14:38:36.027] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C13.dat
[14:38:36.035] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C14.dat
[14:38:36.042] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//trimParameters35_C15.dat
[14:38:36.049] <TB0>     INFO: PixTestTrim::trimTest() done
[14:38:36.049] <TB0>     INFO: vtrim:      94 106  99  88 115 101 125 100  94  98 104 109  88  92  91  80 
[14:38:36.049] <TB0>     INFO: vthrcomp:   82  89  84  76  93  96 100  96  86  88 103  90  87  76  98  88 
[14:38:36.049] <TB0>     INFO: vcal mean:  35.00  34.98  34.96  35.01  34.99  35.01  35.00  34.82  34.95  35.03  34.95  35.01  34.98  35.03  34.98  34.98 
[14:38:36.049] <TB0>     INFO: vcal RMS:    0.80   0.86   0.84   0.79   0.90   0.89   1.21   1.02   1.23   0.90   0.80   0.84   0.79   0.72   0.81   0.78 
[14:38:36.049] <TB0>     INFO: bits mean:   9.52   9.05  10.00   8.76   8.97   9.42   9.14   9.51   9.01   8.87   8.68   9.14   9.52   8.30  10.19   9.11 
[14:38:36.049] <TB0>     INFO: bits RMS:    2.72   2.53   2.56   2.44   2.68   2.75   2.63   2.67   2.85   2.61   2.83   2.53   2.75   2.49   2.62   2.69 
[14:38:36.064] <TB0>     INFO:    ----------------------------------------------------------------------
[14:38:36.066] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:38:36.066] <TB0>     INFO:    ----------------------------------------------------------------------
[14:38:36.069] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:38:36.069] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:38:36.080] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:38:36.081] <TB0>     INFO:     run 1 of 1
[14:38:36.081] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:36.491] <TB0>     INFO: Expecting 4160000 events.
[14:39:22.902] <TB0>     INFO: 1132560 events read in total (45696ms).
[14:40:08.417] <TB0>     INFO: 2255715 events read in total (91211ms).
[14:40:53.953] <TB0>     INFO: 3368330 events read in total (136748ms).
[14:41:26.128] <TB0>     INFO: 4160000 events read in total (168922ms).
[14:41:26.185] <TB0>     INFO: Test took 170104ms.
[14:41:26.308] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:26.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:28.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:30.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:32.216] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:34.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:35.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:37.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:39.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:41.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:43.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:45.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:47.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:49.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:51.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:53.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:54.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:56.919] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436838400
[14:41:56.919] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:41:56.993] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:41:56.993] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[14:41:56.004] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:57.004] <TB0>     INFO:     run 1 of 1
[14:41:57.004] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:57.350] <TB0>     INFO: Expecting 3640000 events.
[14:42:44.840] <TB0>     INFO: 1161055 events read in total (46775ms).
[14:43:31.299] <TB0>     INFO: 2309080 events read in total (93234ms).
[14:44:17.472] <TB0>     INFO: 3447475 events read in total (139407ms).
[14:44:25.499] <TB0>     INFO: 3640000 events read in total (147434ms).
[14:44:25.545] <TB0>     INFO: Test took 148541ms.
[14:44:25.647] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:25.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:27.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:29.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:31.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:32.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:34.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:36.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:38.160] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:39.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:41.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:43.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:45.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:46.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:48.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:50.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:52.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:53.944] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436838400
[14:44:53.945] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:44:54.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:44:54.018] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:44:54.028] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:44:54.028] <TB0>     INFO:     run 1 of 1
[14:44:54.028] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:54.372] <TB0>     INFO: Expecting 3411200 events.
[14:45:40.622] <TB0>     INFO: 1203735 events read in total (45534ms).
[14:46:27.747] <TB0>     INFO: 2389460 events read in total (92659ms).
[14:47:08.426] <TB0>     INFO: 3411200 events read in total (133338ms).
[14:47:08.468] <TB0>     INFO: Test took 134439ms.
[14:47:08.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:08.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:10.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:12.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:13.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:15.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:17.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:18.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:20.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:22.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:23.940] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:25.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:27.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:29.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:30.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:32.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:34.253] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:36.028] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436838400
[14:47:36.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:47:36.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:47:36.104] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:47:36.117] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:47:36.117] <TB0>     INFO:     run 1 of 1
[14:47:36.117] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:36.459] <TB0>     INFO: Expecting 3411200 events.
[14:48:24.877] <TB0>     INFO: 1202930 events read in total (47703ms).
[14:49:12.014] <TB0>     INFO: 2387910 events read in total (94840ms).
[14:49:51.650] <TB0>     INFO: 3411200 events read in total (134476ms).
[14:49:51.693] <TB0>     INFO: Test took 135576ms.
[14:49:51.781] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:51.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:53.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:55.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:57.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:58.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:00.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:02.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:04.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:05.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:07.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:09.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:10.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:12.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:14.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:15.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:17.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:19.317] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436838400
[14:50:19.318] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:50:19.392] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:50:19.392] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:50:19.402] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:19.402] <TB0>     INFO:     run 1 of 1
[14:50:19.402] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:19.745] <TB0>     INFO: Expecting 3432000 events.
[14:51:07.795] <TB0>     INFO: 1198140 events read in total (47335ms).
[14:51:54.761] <TB0>     INFO: 2378820 events read in total (94301ms).
[14:52:37.665] <TB0>     INFO: 3432000 events read in total (137205ms).
[14:52:37.711] <TB0>     INFO: Test took 138309ms.
[14:52:37.801] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:37.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:39.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:41.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:43.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:45.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:46.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:48.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:50.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:51.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:53.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:55.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:56.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:58.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:00.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:01.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:03.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:05.216] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 436838400
[14:53:05.217] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.44061, thr difference RMS: 1.22446
[14:53:05.217] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.06384, thr difference RMS: 1.61415
[14:53:05.217] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.94353, thr difference RMS: 1.3376
[14:53:05.218] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.8922, thr difference RMS: 1.25239
[14:53:05.218] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.59418, thr difference RMS: 1.69189
[14:53:05.218] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.6064, thr difference RMS: 1.40299
[14:53:05.218] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.6548, thr difference RMS: 1.34349
[14:53:05.218] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.00932, thr difference RMS: 1.65782
[14:53:05.219] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.71672, thr difference RMS: 1.3766
[14:53:05.219] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.58484, thr difference RMS: 1.62785
[14:53:05.219] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.5343, thr difference RMS: 1.22098
[14:53:05.219] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.61854, thr difference RMS: 1.48912
[14:53:05.219] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.61173, thr difference RMS: 1.37733
[14:53:05.220] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.15551, thr difference RMS: 1.30822
[14:53:05.220] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.69008, thr difference RMS: 1.57152
[14:53:05.220] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.22037, thr difference RMS: 1.53059
[14:53:05.220] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.38563, thr difference RMS: 1.21923
[14:53:05.220] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.01208, thr difference RMS: 1.60481
[14:53:05.221] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.85567, thr difference RMS: 1.33023
[14:53:05.221] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.95538, thr difference RMS: 1.24922
[14:53:05.221] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.5671, thr difference RMS: 1.68727
[14:53:05.221] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.5368, thr difference RMS: 1.39298
[14:53:05.221] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.4535, thr difference RMS: 1.34616
[14:53:05.222] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.06892, thr difference RMS: 1.66969
[14:53:05.222] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.62816, thr difference RMS: 1.37514
[14:53:05.222] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.56676, thr difference RMS: 1.63033
[14:53:05.222] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.3883, thr difference RMS: 1.22513
[14:53:05.222] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.59658, thr difference RMS: 1.48216
[14:53:05.223] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.68708, thr difference RMS: 1.39102
[14:53:05.223] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.12895, thr difference RMS: 1.33028
[14:53:05.223] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.69549, thr difference RMS: 1.57053
[14:53:05.223] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.24548, thr difference RMS: 1.54244
[14:53:05.223] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.40328, thr difference RMS: 1.22413
[14:53:05.224] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.14222, thr difference RMS: 1.60667
[14:53:05.224] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.8684, thr difference RMS: 1.3367
[14:53:05.224] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.09477, thr difference RMS: 1.23005
[14:53:05.224] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.5902, thr difference RMS: 1.70807
[14:53:05.224] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.5673, thr difference RMS: 1.43279
[14:53:05.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.3659, thr difference RMS: 1.37269
[14:53:05.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.11079, thr difference RMS: 1.64931
[14:53:05.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.59359, thr difference RMS: 1.36518
[14:53:05.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.69269, thr difference RMS: 1.62403
[14:53:05.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5346, thr difference RMS: 1.23463
[14:53:05.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.65384, thr difference RMS: 1.47569
[14:53:05.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.84353, thr difference RMS: 1.36865
[14:53:05.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.22337, thr difference RMS: 1.30966
[14:53:05.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.81603, thr difference RMS: 1.58927
[14:53:05.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.38787, thr difference RMS: 1.55704
[14:53:05.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.39153, thr difference RMS: 1.23377
[14:53:05.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.18646, thr difference RMS: 1.60622
[14:53:05.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.7981, thr difference RMS: 1.32652
[14:53:05.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.25711, thr difference RMS: 1.23152
[14:53:05.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.58282, thr difference RMS: 1.71406
[14:53:05.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.6443, thr difference RMS: 1.43144
[14:53:05.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.2983, thr difference RMS: 1.36347
[14:53:05.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.16641, thr difference RMS: 1.65104
[14:53:05.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.64821, thr difference RMS: 1.36919
[14:53:05.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.66169, thr difference RMS: 1.63169
[14:53:05.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5375, thr difference RMS: 1.22563
[14:53:05.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.79812, thr difference RMS: 1.46236
[14:53:05.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.0528, thr difference RMS: 1.36158
[14:53:05.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.32849, thr difference RMS: 1.30384
[14:53:05.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.89329, thr difference RMS: 1.57609
[14:53:05.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.45691, thr difference RMS: 1.5136
[14:53:05.340] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:53:05.343] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2467 seconds
[14:53:05.343] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:53:06.064] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:53:06.064] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:53:06.067] <TB0>     INFO: ######################################################################
[14:53:06.067] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:53:06.067] <TB0>     INFO: ######################################################################
[14:53:06.067] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:06.067] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:53:06.067] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:06.068] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:53:06.079] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:53:06.079] <TB0>     INFO:     run 1 of 1
[14:53:06.079] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:06.426] <TB0>     INFO: Expecting 59072000 events.
[14:53:35.537] <TB0>     INFO: 1072400 events read in total (28396ms).
[14:54:02.627] <TB0>     INFO: 2140200 events read in total (55486ms).
[14:54:29.541] <TB0>     INFO: 3208200 events read in total (82400ms).
[14:54:57.967] <TB0>     INFO: 4281200 events read in total (110826ms).
[14:55:26.428] <TB0>     INFO: 5349800 events read in total (139287ms).
[14:55:54.562] <TB0>     INFO: 6418000 events read in total (167421ms).
[14:56:23.113] <TB0>     INFO: 7489200 events read in total (195973ms).
[14:56:51.709] <TB0>     INFO: 8559000 events read in total (224568ms).
[14:57:19.945] <TB0>     INFO: 9627400 events read in total (252804ms).
[14:57:48.323] <TB0>     INFO: 10699800 events read in total (281182ms).
[14:58:16.431] <TB0>     INFO: 11768400 events read in total (309290ms).
[14:58:43.037] <TB0>     INFO: 12836800 events read in total (335896ms).
[14:59:11.638] <TB0>     INFO: 13909200 events read in total (364497ms).
[14:59:43.722] <TB0>     INFO: 14978600 events read in total (396581ms).
[15:00:59.824] <TB0>     INFO: 16048600 events read in total (472684ms).
[15:01:42.384] <TB0>     INFO: 17119600 events read in total (515243ms).
[15:02:10.759] <TB0>     INFO: 18188200 events read in total (543618ms).
[15:02:39.558] <TB0>     INFO: 19257600 events read in total (572417ms).
[15:03:07.842] <TB0>     INFO: 20328600 events read in total (600701ms).
[15:03:36.138] <TB0>     INFO: 21396800 events read in total (628997ms).
[15:04:03.288] <TB0>     INFO: 22467000 events read in total (656147ms).
[15:04:30.399] <TB0>     INFO: 23538800 events read in total (683258ms).
[15:04:58.788] <TB0>     INFO: 24607400 events read in total (711647ms).
[15:05:27.137] <TB0>     INFO: 25678600 events read in total (739996ms).
[15:05:55.204] <TB0>     INFO: 26748000 events read in total (768063ms).
[15:06:23.634] <TB0>     INFO: 27816600 events read in total (796493ms).
[15:06:52.195] <TB0>     INFO: 28888400 events read in total (825054ms).
[15:07:20.642] <TB0>     INFO: 29957400 events read in total (853501ms).
[15:07:49.017] <TB0>     INFO: 31025400 events read in total (881876ms).
[15:08:17.522] <TB0>     INFO: 32095600 events read in total (910381ms).
[15:08:46.143] <TB0>     INFO: 33166000 events read in total (939002ms).
[15:09:14.674] <TB0>     INFO: 34234600 events read in total (967533ms).
[15:09:43.342] <TB0>     INFO: 35304800 events read in total (996201ms).
[15:10:11.921] <TB0>     INFO: 36375000 events read in total (1024780ms).
[15:10:40.507] <TB0>     INFO: 37443400 events read in total (1053366ms).
[15:11:08.957] <TB0>     INFO: 38514200 events read in total (1081816ms).
[15:11:37.484] <TB0>     INFO: 39584400 events read in total (1110343ms).
[15:12:06.067] <TB0>     INFO: 40652200 events read in total (1138926ms).
[15:12:34.435] <TB0>     INFO: 41721600 events read in total (1167294ms).
[15:13:02.928] <TB0>     INFO: 42792800 events read in total (1195787ms).
[15:13:31.337] <TB0>     INFO: 43860800 events read in total (1224196ms).
[15:13:59.690] <TB0>     INFO: 44928800 events read in total (1252549ms).
[15:14:28.106] <TB0>     INFO: 46000800 events read in total (1280965ms).
[15:14:56.481] <TB0>     INFO: 47068600 events read in total (1309340ms).
[15:15:25.102] <TB0>     INFO: 48136600 events read in total (1337961ms).
[15:15:53.451] <TB0>     INFO: 49206200 events read in total (1366310ms).
[15:16:21.744] <TB0>     INFO: 50276200 events read in total (1394603ms).
[15:16:50.123] <TB0>     INFO: 51344000 events read in total (1422982ms).
[15:17:18.469] <TB0>     INFO: 52411800 events read in total (1451328ms).
[15:17:46.802] <TB0>     INFO: 53482800 events read in total (1479661ms).
[15:18:15.253] <TB0>     INFO: 54551800 events read in total (1508112ms).
[15:18:43.718] <TB0>     INFO: 55620000 events read in total (1536577ms).
[15:19:12.125] <TB0>     INFO: 56689800 events read in total (1564984ms).
[15:19:40.550] <TB0>     INFO: 57760200 events read in total (1593409ms).
[15:20:09.090] <TB0>     INFO: 58829000 events read in total (1621949ms).
[15:20:15.888] <TB0>     INFO: 59072000 events read in total (1628747ms).
[15:20:15.930] <TB0>     INFO: Test took 1629851ms.
[15:20:16.065] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:20.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:20.087] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:21.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:21.418] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:22.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:22.589] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:23.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:23.752] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:24.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:24.879] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:26.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:26.041] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:27.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:27.207] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:28.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:28.370] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:29.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:29.781] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:30.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:30.931] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:32.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:32.102] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:33.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:33.296] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:34.504] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:34.504] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:35.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:35.693] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:36.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:36.829] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:37.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:37.982] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:20:39.265] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362618880
[15:20:39.304] <TB0>     INFO: PixTestScurves::scurves() done 
[15:20:39.304] <TB0>     INFO: Vcal mean:  35.09  35.14  35.04  35.09  35.08  35.07  35.09  35.03  35.06  35.11  35.12  35.09  35.06  35.08  35.07  35.07 
[15:20:39.304] <TB0>     INFO: Vcal RMS:    0.68   0.72   0.74   0.64   0.79   0.76   1.13   0.74   1.15   0.77   0.67   0.70   0.67   0.57   0.68   0.63 
[15:20:39.304] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:20:39.395] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:20:39.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:20:39.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:20:39.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:20:39.395] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:20:39.418] <TB0>     INFO: ######################################################################
[15:20:39.418] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:20:39.418] <TB0>     INFO: ######################################################################
[15:20:39.511] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:20:39.869] <TB0>     INFO: Expecting 41600 events.
[15:20:43.964] <TB0>     INFO: 41600 events read in total (3380ms).
[15:20:43.965] <TB0>     INFO: Test took 4439ms.
[15:20:43.973] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:43.973] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[15:20:43.973] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 9, 18] has eff 0/10
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 9, 18]
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 49, 60] has eff 0/10
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 49, 60]
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 39, 57] has eff 0/10
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 39, 57]
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 20, 14] has eff 0/10
[15:20:43.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 20, 14]
[15:20:43.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 16] has eff 0/10
[15:20:43.989] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 16]
[15:20:43.992] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[15:20:43.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:20:43.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:20:43.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:20:44.322] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:20:44.673] <TB0>     INFO: Expecting 41600 events.
[15:20:48.826] <TB0>     INFO: 41600 events read in total (3439ms).
[15:20:48.826] <TB0>     INFO: Test took 4500ms.
[15:20:48.834] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:48.834] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[15:20:48.834] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:20:48.857] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.635
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.506
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.452
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.077
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.549
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 156
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.175
[15:20:48.858] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.706
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.949
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.192
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.386
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.987
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 170
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.009
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.202
[15:20:48.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.418
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.218
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.63
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 168
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:20:48.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:20:48.925] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:20:49.268] <TB0>     INFO: Expecting 41600 events.
[15:20:53.417] <TB0>     INFO: 41600 events read in total (3434ms).
[15:20:53.417] <TB0>     INFO: Test took 4491ms.
[15:20:53.425] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:53.425] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66553
[15:20:53.426] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:20:53.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:20:53.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 4
[15:20:53.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1615
[15:20:53.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[15:20:53.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3974
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 66
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3474
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0106
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 72
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.9913
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 49
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.623
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 72
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8866
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 71
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2902
[15:20:53.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 69
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4315
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,67] phvalue 74
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.7767
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 67
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.4469
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 58
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.3119
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,49] phvalue 78
[15:20:53.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8256
[15:20:53.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 79
[15:20:53.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8418
[15:20:53.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 71
[15:20:53.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4777
[15:20:53.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 80
[15:20:53.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.024
[15:20:53.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[15:20:53.438] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 0 0
[15:20:53.838] <TB0>     INFO: Expecting 2560 events.
[15:20:54.798] <TB0>     INFO: 2560 events read in total (245ms).
[15:20:54.798] <TB0>     INFO: Test took 1360ms.
[15:20:54.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:54.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 1 1
[15:20:55.306] <TB0>     INFO: Expecting 2560 events.
[15:20:56.266] <TB0>     INFO: 2560 events read in total (245ms).
[15:20:56.266] <TB0>     INFO: Test took 1466ms.
[15:20:56.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:56.266] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:20:56.774] <TB0>     INFO: Expecting 2560 events.
[15:20:57.732] <TB0>     INFO: 2560 events read in total (243ms).
[15:20:57.732] <TB0>     INFO: Test took 1466ms.
[15:20:57.732] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:57.732] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 3 3
[15:20:58.241] <TB0>     INFO: Expecting 2560 events.
[15:20:59.202] <TB0>     INFO: 2560 events read in total (247ms).
[15:20:59.202] <TB0>     INFO: Test took 1470ms.
[15:20:59.202] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:20:59.203] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[15:20:59.710] <TB0>     INFO: Expecting 2560 events.
[15:21:00.669] <TB0>     INFO: 2560 events read in total (244ms).
[15:21:00.669] <TB0>     INFO: Test took 1466ms.
[15:21:00.669] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:00.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 5 5
[15:21:01.177] <TB0>     INFO: Expecting 2560 events.
[15:21:02.136] <TB0>     INFO: 2560 events read in total (244ms).
[15:21:02.136] <TB0>     INFO: Test took 1466ms.
[15:21:02.136] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:02.136] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[15:21:02.643] <TB0>     INFO: Expecting 2560 events.
[15:21:03.601] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:03.601] <TB0>     INFO: Test took 1465ms.
[15:21:03.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:03.601] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[15:21:04.109] <TB0>     INFO: Expecting 2560 events.
[15:21:05.065] <TB0>     INFO: 2560 events read in total (242ms).
[15:21:05.066] <TB0>     INFO: Test took 1465ms.
[15:21:05.066] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:05.067] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 67, 8 8
[15:21:05.574] <TB0>     INFO: Expecting 2560 events.
[15:21:06.528] <TB0>     INFO: 2560 events read in total (240ms).
[15:21:06.529] <TB0>     INFO: Test took 1462ms.
[15:21:06.529] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:06.529] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 9 9
[15:21:07.036] <TB0>     INFO: Expecting 2560 events.
[15:21:07.996] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:07.996] <TB0>     INFO: Test took 1467ms.
[15:21:07.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:07.996] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 10 10
[15:21:08.504] <TB0>     INFO: Expecting 2560 events.
[15:21:09.463] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:09.464] <TB0>     INFO: Test took 1467ms.
[15:21:09.464] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:09.464] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 49, 11 11
[15:21:09.972] <TB0>     INFO: Expecting 2560 events.
[15:21:10.929] <TB0>     INFO: 2560 events read in total (242ms).
[15:21:10.930] <TB0>     INFO: Test took 1466ms.
[15:21:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 12 12
[15:21:11.437] <TB0>     INFO: Expecting 2560 events.
[15:21:12.397] <TB0>     INFO: 2560 events read in total (245ms).
[15:21:12.397] <TB0>     INFO: Test took 1465ms.
[15:21:12.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:12.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[15:21:12.905] <TB0>     INFO: Expecting 2560 events.
[15:21:13.863] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:13.863] <TB0>     INFO: Test took 1465ms.
[15:21:13.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:13.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 14 14
[15:21:14.371] <TB0>     INFO: Expecting 2560 events.
[15:21:15.329] <TB0>     INFO: 2560 events read in total (243ms).
[15:21:15.330] <TB0>     INFO: Test took 1467ms.
[15:21:15.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:15.332] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 15 15
[15:21:15.840] <TB0>     INFO: Expecting 2560 events.
[15:21:16.799] <TB0>     INFO: 2560 events read in total (244ms).
[15:21:16.799] <TB0>     INFO: Test took 1467ms.
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:21:16.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:21:16.807] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:21:17.309] <TB0>     INFO: Expecting 655360 events.
[15:21:29.139] <TB0>     INFO: 655360 events read in total (11116ms).
[15:21:29.151] <TB0>     INFO: Expecting 655360 events.
[15:21:40.861] <TB0>     INFO: 655360 events read in total (11152ms).
[15:21:40.876] <TB0>     INFO: Expecting 655360 events.
[15:21:52.459] <TB0>     INFO: 655360 events read in total (11028ms).
[15:21:52.479] <TB0>     INFO: Expecting 655360 events.
[15:22:04.166] <TB0>     INFO: 655360 events read in total (11134ms).
[15:22:04.189] <TB0>     INFO: Expecting 655360 events.
[15:22:15.874] <TB0>     INFO: 655360 events read in total (11133ms).
[15:22:15.902] <TB0>     INFO: Expecting 655360 events.
[15:22:27.558] <TB0>     INFO: 655360 events read in total (11110ms).
[15:22:27.590] <TB0>     INFO: Expecting 655360 events.
[15:22:39.269] <TB0>     INFO: 655360 events read in total (11137ms).
[15:22:39.306] <TB0>     INFO: Expecting 655360 events.
[15:22:50.943] <TB0>     INFO: 655360 events read in total (11105ms).
[15:22:50.987] <TB0>     INFO: Expecting 655360 events.
[15:23:02.661] <TB0>     INFO: 655360 events read in total (11145ms).
[15:23:02.706] <TB0>     INFO: Expecting 655360 events.
[15:23:14.421] <TB0>     INFO: 655360 events read in total (11186ms).
[15:23:14.470] <TB0>     INFO: Expecting 655360 events.
[15:23:26.143] <TB0>     INFO: 655360 events read in total (11146ms).
[15:23:26.199] <TB0>     INFO: Expecting 655360 events.
[15:23:37.916] <TB0>     INFO: 655360 events read in total (11190ms).
[15:23:37.973] <TB0>     INFO: Expecting 655360 events.
[15:23:49.655] <TB0>     INFO: 655360 events read in total (11155ms).
[15:23:49.718] <TB0>     INFO: Expecting 655360 events.
[15:24:01.453] <TB0>     INFO: 655360 events read in total (11209ms).
[15:24:01.519] <TB0>     INFO: Expecting 655360 events.
[15:24:13.208] <TB0>     INFO: 655360 events read in total (11162ms).
[15:24:13.280] <TB0>     INFO: Expecting 655360 events.
[15:24:24.956] <TB0>     INFO: 655360 events read in total (11149ms).
[15:24:25.030] <TB0>     INFO: Test took 188223ms.
[15:24:25.146] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:25.431] <TB0>     INFO: Expecting 655360 events.
[15:24:37.251] <TB0>     INFO: 655360 events read in total (11105ms).
[15:24:37.263] <TB0>     INFO: Expecting 655360 events.
[15:24:48.960] <TB0>     INFO: 655360 events read in total (11135ms).
[15:24:48.974] <TB0>     INFO: Expecting 655360 events.
[15:25:00.721] <TB0>     INFO: 655360 events read in total (11190ms).
[15:25:00.739] <TB0>     INFO: Expecting 655360 events.
[15:25:12.428] <TB0>     INFO: 655360 events read in total (11133ms).
[15:25:12.452] <TB0>     INFO: Expecting 655360 events.
[15:25:24.126] <TB0>     INFO: 655360 events read in total (11124ms).
[15:25:24.154] <TB0>     INFO: Expecting 655360 events.
[15:25:35.820] <TB0>     INFO: 655360 events read in total (11120ms).
[15:25:35.852] <TB0>     INFO: Expecting 655360 events.
[15:25:47.531] <TB0>     INFO: 655360 events read in total (11136ms).
[15:25:47.567] <TB0>     INFO: Expecting 655360 events.
[15:25:59.247] <TB0>     INFO: 655360 events read in total (11140ms).
[15:25:59.287] <TB0>     INFO: Expecting 655360 events.
[15:26:11.010] <TB0>     INFO: 655360 events read in total (11186ms).
[15:26:11.055] <TB0>     INFO: Expecting 655360 events.
[15:26:22.813] <TB0>     INFO: 655360 events read in total (11228ms).
[15:26:22.861] <TB0>     INFO: Expecting 655360 events.
[15:26:34.474] <TB0>     INFO: 655360 events read in total (11086ms).
[15:26:34.528] <TB0>     INFO: Expecting 655360 events.
[15:26:46.218] <TB0>     INFO: 655360 events read in total (11163ms).
[15:26:46.276] <TB0>     INFO: Expecting 655360 events.
[15:26:58.058] <TB0>     INFO: 655360 events read in total (11255ms).
[15:26:58.119] <TB0>     INFO: Expecting 655360 events.
[15:27:09.825] <TB0>     INFO: 655360 events read in total (11179ms).
[15:27:09.891] <TB0>     INFO: Expecting 655360 events.
[15:27:21.651] <TB0>     INFO: 655360 events read in total (11234ms).
[15:27:21.719] <TB0>     INFO: Expecting 655360 events.
[15:27:33.410] <TB0>     INFO: 655360 events read in total (11164ms).
[15:27:33.485] <TB0>     INFO: Test took 188339ms.
[15:27:33.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:27:33.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:27:33.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:27:33.691] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:27:33.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:27:33.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:27:33.692] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:27:33.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:27:33.693] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:27:33.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:27:33.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:27:33.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:27:33.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:27:33.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:27:33.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:27:33.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:27:33.696] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:27:33.696] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.704] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:33.711] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:27:33.718] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:27:33.725] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:27:33.732] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:27:33.739] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:27:33.746] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:27:33.753] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:27:33.761] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:27:33.768] <TB0>     INFO: safety margin for low PH: adding 10, margin is now 30
[15:27:33.775] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.782] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.789] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.797] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:27:33.804] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:27:33.811] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:27:33.818] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:27:33.825] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:27:33.832] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:27:33.839] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:27:33.846] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.853] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.860] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.867] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.874] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.881] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.888] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.895] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.902] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.909] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.916] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.923] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:27:33.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:27:33.992] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C0.dat
[15:27:33.992] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C1.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C2.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C3.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C4.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C5.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C6.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C7.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C8.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C9.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C10.dat
[15:27:33.993] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C11.dat
[15:27:33.994] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C12.dat
[15:27:33.994] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C13.dat
[15:27:33.994] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C14.dat
[15:27:33.994] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//dacParameters35_C15.dat
[15:27:34.342] <TB0>     INFO: Expecting 41600 events.
[15:27:38.179] <TB0>     INFO: 41600 events read in total (3122ms).
[15:27:38.180] <TB0>     INFO: Test took 4181ms.
[15:27:38.826] <TB0>     INFO: Expecting 41600 events.
[15:27:42.670] <TB0>     INFO: 41600 events read in total (3129ms).
[15:27:42.670] <TB0>     INFO: Test took 4190ms.
[15:27:43.321] <TB0>     INFO: Expecting 41600 events.
[15:27:47.171] <TB0>     INFO: 41600 events read in total (3135ms).
[15:27:47.171] <TB0>     INFO: Test took 4196ms.
[15:27:47.474] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:47.605] <TB0>     INFO: Expecting 2560 events.
[15:27:48.564] <TB0>     INFO: 2560 events read in total (244ms).
[15:27:48.564] <TB0>     INFO: Test took 1090ms.
[15:27:48.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:49.073] <TB0>     INFO: Expecting 2560 events.
[15:27:50.032] <TB0>     INFO: 2560 events read in total (245ms).
[15:27:50.032] <TB0>     INFO: Test took 1466ms.
[15:27:50.034] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:50.540] <TB0>     INFO: Expecting 2560 events.
[15:27:51.496] <TB0>     INFO: 2560 events read in total (241ms).
[15:27:51.497] <TB0>     INFO: Test took 1463ms.
[15:27:51.499] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:52.005] <TB0>     INFO: Expecting 2560 events.
[15:27:52.965] <TB0>     INFO: 2560 events read in total (245ms).
[15:27:52.965] <TB0>     INFO: Test took 1467ms.
[15:27:52.967] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:53.473] <TB0>     INFO: Expecting 2560 events.
[15:27:54.431] <TB0>     INFO: 2560 events read in total (243ms).
[15:27:54.432] <TB0>     INFO: Test took 1465ms.
[15:27:54.434] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:54.940] <TB0>     INFO: Expecting 2560 events.
[15:27:55.899] <TB0>     INFO: 2560 events read in total (244ms).
[15:27:55.900] <TB0>     INFO: Test took 1466ms.
[15:27:55.903] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:56.408] <TB0>     INFO: Expecting 2560 events.
[15:27:57.367] <TB0>     INFO: 2560 events read in total (244ms).
[15:27:57.367] <TB0>     INFO: Test took 1464ms.
[15:27:57.370] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:57.876] <TB0>     INFO: Expecting 2560 events.
[15:27:58.834] <TB0>     INFO: 2560 events read in total (244ms).
[15:27:58.834] <TB0>     INFO: Test took 1464ms.
[15:27:58.838] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:59.343] <TB0>     INFO: Expecting 2560 events.
[15:28:00.301] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:00.301] <TB0>     INFO: Test took 1463ms.
[15:28:00.304] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:00.810] <TB0>     INFO: Expecting 2560 events.
[15:28:01.769] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:01.770] <TB0>     INFO: Test took 1466ms.
[15:28:01.774] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:02.277] <TB0>     INFO: Expecting 2560 events.
[15:28:03.236] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:03.236] <TB0>     INFO: Test took 1462ms.
[15:28:03.238] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:03.744] <TB0>     INFO: Expecting 2560 events.
[15:28:04.702] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:04.703] <TB0>     INFO: Test took 1465ms.
[15:28:04.705] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:05.211] <TB0>     INFO: Expecting 2560 events.
[15:28:06.170] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:06.171] <TB0>     INFO: Test took 1466ms.
[15:28:06.175] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:06.679] <TB0>     INFO: Expecting 2560 events.
[15:28:07.637] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:07.637] <TB0>     INFO: Test took 1462ms.
[15:28:07.639] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:08.145] <TB0>     INFO: Expecting 2560 events.
[15:28:09.101] <TB0>     INFO: 2560 events read in total (241ms).
[15:28:09.104] <TB0>     INFO: Test took 1465ms.
[15:28:09.110] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:09.609] <TB0>     INFO: Expecting 2560 events.
[15:28:10.567] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:10.568] <TB0>     INFO: Test took 1458ms.
[15:28:10.570] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:11.076] <TB0>     INFO: Expecting 2560 events.
[15:28:12.034] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:12.035] <TB0>     INFO: Test took 1465ms.
[15:28:12.037] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:12.543] <TB0>     INFO: Expecting 2560 events.
[15:28:13.504] <TB0>     INFO: 2560 events read in total (246ms).
[15:28:13.504] <TB0>     INFO: Test took 1467ms.
[15:28:13.506] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:14.013] <TB0>     INFO: Expecting 2560 events.
[15:28:14.971] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:14.972] <TB0>     INFO: Test took 1466ms.
[15:28:14.974] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:15.481] <TB0>     INFO: Expecting 2560 events.
[15:28:16.441] <TB0>     INFO: 2560 events read in total (245ms).
[15:28:16.442] <TB0>     INFO: Test took 1468ms.
[15:28:16.444] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:16.950] <TB0>     INFO: Expecting 2560 events.
[15:28:17.909] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:17.910] <TB0>     INFO: Test took 1467ms.
[15:28:17.911] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:18.418] <TB0>     INFO: Expecting 2560 events.
[15:28:19.377] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:19.377] <TB0>     INFO: Test took 1466ms.
[15:28:19.379] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:19.886] <TB0>     INFO: Expecting 2560 events.
[15:28:20.843] <TB0>     INFO: 2560 events read in total (242ms).
[15:28:20.843] <TB0>     INFO: Test took 1464ms.
[15:28:20.846] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:21.351] <TB0>     INFO: Expecting 2560 events.
[15:28:22.310] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:22.311] <TB0>     INFO: Test took 1465ms.
[15:28:22.313] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:22.819] <TB0>     INFO: Expecting 2560 events.
[15:28:23.778] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:23.779] <TB0>     INFO: Test took 1466ms.
[15:28:23.780] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:24.287] <TB0>     INFO: Expecting 2560 events.
[15:28:25.246] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:25.246] <TB0>     INFO: Test took 1466ms.
[15:28:25.248] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:25.754] <TB0>     INFO: Expecting 2560 events.
[15:28:26.712] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:26.712] <TB0>     INFO: Test took 1464ms.
[15:28:26.714] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:27.221] <TB0>     INFO: Expecting 2560 events.
[15:28:28.179] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:28.180] <TB0>     INFO: Test took 1466ms.
[15:28:28.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:28.688] <TB0>     INFO: Expecting 2560 events.
[15:28:29.646] <TB0>     INFO: 2560 events read in total (243ms).
[15:28:29.646] <TB0>     INFO: Test took 1464ms.
[15:28:29.648] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:30.155] <TB0>     INFO: Expecting 2560 events.
[15:28:31.114] <TB0>     INFO: 2560 events read in total (245ms).
[15:28:31.114] <TB0>     INFO: Test took 1466ms.
[15:28:31.116] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:31.623] <TB0>     INFO: Expecting 2560 events.
[15:28:32.581] <TB0>     INFO: 2560 events read in total (244ms).
[15:28:32.581] <TB0>     INFO: Test took 1465ms.
[15:28:32.583] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:28:33.089] <TB0>     INFO: Expecting 2560 events.
[15:28:34.049] <TB0>     INFO: 2560 events read in total (245ms).
[15:28:34.049] <TB0>     INFO: Test took 1466ms.
[15:28:35.081] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[15:28:35.081] <TB0>     INFO: PH scale (per ROC):    81  79  74  80  66  70  63  76  79  65  78  65  74  88  78  66
[15:28:35.081] <TB0>     INFO: PH offset (per ROC):  176 180 171 176 205 180 186 178 175 188 188 176 174 171 172 181
[15:28:35.256] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:28:35.258] <TB0>     INFO: ######################################################################
[15:28:35.259] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:28:35.259] <TB0>     INFO: ######################################################################
[15:28:35.259] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:28:35.300] <TB0>     INFO: scanning low vcal = 10
[15:28:35.646] <TB0>     INFO: Expecting 41600 events.
[15:28:39.366] <TB0>     INFO: 41600 events read in total (3005ms).
[15:28:39.368] <TB0>     INFO: Test took 4068ms.
[15:28:39.370] <TB0>     INFO: scanning low vcal = 20
[15:28:39.875] <TB0>     INFO: Expecting 41600 events.
[15:28:43.580] <TB0>     INFO: 41600 events read in total (2991ms).
[15:28:43.581] <TB0>     INFO: Test took 4211ms.
[15:28:43.582] <TB0>     INFO: scanning low vcal = 30
[15:28:44.089] <TB0>     INFO: Expecting 41600 events.
[15:28:47.835] <TB0>     INFO: 41600 events read in total (3031ms).
[15:28:47.835] <TB0>     INFO: Test took 4253ms.
[15:28:47.838] <TB0>     INFO: scanning low vcal = 40
[15:28:48.347] <TB0>     INFO: Expecting 41600 events.
[15:28:52.619] <TB0>     INFO: 41600 events read in total (3557ms).
[15:28:52.620] <TB0>     INFO: Test took 4782ms.
[15:28:52.623] <TB0>     INFO: scanning low vcal = 50
[15:28:53.042] <TB0>     INFO: Expecting 41600 events.
[15:28:57.323] <TB0>     INFO: 41600 events read in total (3566ms).
[15:28:57.324] <TB0>     INFO: Test took 4701ms.
[15:28:57.327] <TB0>     INFO: scanning low vcal = 60
[15:28:57.745] <TB0>     INFO: Expecting 41600 events.
[15:29:02.033] <TB0>     INFO: 41600 events read in total (3573ms).
[15:29:02.034] <TB0>     INFO: Test took 4707ms.
[15:29:02.038] <TB0>     INFO: scanning low vcal = 70
[15:29:02.458] <TB0>     INFO: Expecting 41600 events.
[15:29:06.765] <TB0>     INFO: 41600 events read in total (3592ms).
[15:29:06.765] <TB0>     INFO: Test took 4727ms.
[15:29:06.768] <TB0>     INFO: scanning low vcal = 80
[15:29:07.185] <TB0>     INFO: Expecting 41600 events.
[15:29:11.469] <TB0>     INFO: 41600 events read in total (3569ms).
[15:29:11.469] <TB0>     INFO: Test took 4701ms.
[15:29:11.472] <TB0>     INFO: scanning low vcal = 90
[15:29:11.894] <TB0>     INFO: Expecting 41600 events.
[15:29:16.173] <TB0>     INFO: 41600 events read in total (3564ms).
[15:29:16.174] <TB0>     INFO: Test took 4702ms.
[15:29:16.178] <TB0>     INFO: scanning low vcal = 100
[15:29:16.599] <TB0>     INFO: Expecting 41600 events.
[15:29:21.006] <TB0>     INFO: 41600 events read in total (3693ms).
[15:29:21.007] <TB0>     INFO: Test took 4829ms.
[15:29:21.010] <TB0>     INFO: scanning low vcal = 110
[15:29:21.427] <TB0>     INFO: Expecting 41600 events.
[15:29:25.706] <TB0>     INFO: 41600 events read in total (3564ms).
[15:29:25.706] <TB0>     INFO: Test took 4696ms.
[15:29:25.709] <TB0>     INFO: scanning low vcal = 120
[15:29:26.127] <TB0>     INFO: Expecting 41600 events.
[15:29:30.408] <TB0>     INFO: 41600 events read in total (3566ms).
[15:29:30.409] <TB0>     INFO: Test took 4700ms.
[15:29:30.412] <TB0>     INFO: scanning low vcal = 130
[15:29:30.829] <TB0>     INFO: Expecting 41600 events.
[15:29:35.097] <TB0>     INFO: 41600 events read in total (3553ms).
[15:29:35.097] <TB0>     INFO: Test took 4685ms.
[15:29:35.101] <TB0>     INFO: scanning low vcal = 140
[15:29:35.518] <TB0>     INFO: Expecting 41600 events.
[15:29:39.794] <TB0>     INFO: 41600 events read in total (3561ms).
[15:29:39.795] <TB0>     INFO: Test took 4694ms.
[15:29:39.798] <TB0>     INFO: scanning low vcal = 150
[15:29:40.216] <TB0>     INFO: Expecting 41600 events.
[15:29:44.491] <TB0>     INFO: 41600 events read in total (3561ms).
[15:29:44.492] <TB0>     INFO: Test took 4694ms.
[15:29:44.495] <TB0>     INFO: scanning low vcal = 160
[15:29:44.912] <TB0>     INFO: Expecting 41600 events.
[15:29:49.185] <TB0>     INFO: 41600 events read in total (3558ms).
[15:29:49.185] <TB0>     INFO: Test took 4690ms.
[15:29:49.188] <TB0>     INFO: scanning low vcal = 170
[15:29:49.605] <TB0>     INFO: Expecting 41600 events.
[15:29:53.875] <TB0>     INFO: 41600 events read in total (3555ms).
[15:29:53.875] <TB0>     INFO: Test took 4687ms.
[15:29:53.880] <TB0>     INFO: scanning low vcal = 180
[15:29:54.298] <TB0>     INFO: Expecting 41600 events.
[15:29:58.570] <TB0>     INFO: 41600 events read in total (3558ms).
[15:29:58.572] <TB0>     INFO: Test took 4692ms.
[15:29:58.576] <TB0>     INFO: scanning low vcal = 190
[15:29:58.992] <TB0>     INFO: Expecting 41600 events.
[15:30:03.270] <TB0>     INFO: 41600 events read in total (3563ms).
[15:30:03.271] <TB0>     INFO: Test took 4695ms.
[15:30:03.275] <TB0>     INFO: scanning low vcal = 200
[15:30:03.694] <TB0>     INFO: Expecting 41600 events.
[15:30:07.964] <TB0>     INFO: 41600 events read in total (3556ms).
[15:30:07.965] <TB0>     INFO: Test took 4690ms.
[15:30:07.969] <TB0>     INFO: scanning low vcal = 210
[15:30:08.385] <TB0>     INFO: Expecting 41600 events.
[15:30:12.661] <TB0>     INFO: 41600 events read in total (3561ms).
[15:30:12.662] <TB0>     INFO: Test took 4693ms.
[15:30:12.664] <TB0>     INFO: scanning low vcal = 220
[15:30:13.083] <TB0>     INFO: Expecting 41600 events.
[15:30:17.363] <TB0>     INFO: 41600 events read in total (3565ms).
[15:30:17.363] <TB0>     INFO: Test took 4699ms.
[15:30:17.367] <TB0>     INFO: scanning low vcal = 230
[15:30:17.785] <TB0>     INFO: Expecting 41600 events.
[15:30:22.056] <TB0>     INFO: 41600 events read in total (3556ms).
[15:30:22.056] <TB0>     INFO: Test took 4688ms.
[15:30:22.060] <TB0>     INFO: scanning low vcal = 240
[15:30:22.480] <TB0>     INFO: Expecting 41600 events.
[15:30:26.745] <TB0>     INFO: 41600 events read in total (3551ms).
[15:30:26.746] <TB0>     INFO: Test took 4686ms.
[15:30:26.749] <TB0>     INFO: scanning low vcal = 250
[15:30:27.168] <TB0>     INFO: Expecting 41600 events.
[15:30:31.439] <TB0>     INFO: 41600 events read in total (3557ms).
[15:30:31.440] <TB0>     INFO: Test took 4691ms.
[15:30:31.444] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:30:31.863] <TB0>     INFO: Expecting 41600 events.
[15:30:36.129] <TB0>     INFO: 41600 events read in total (3551ms).
[15:30:36.130] <TB0>     INFO: Test took 4685ms.
[15:30:36.133] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:30:36.551] <TB0>     INFO: Expecting 41600 events.
[15:30:40.834] <TB0>     INFO: 41600 events read in total (3568ms).
[15:30:40.835] <TB0>     INFO: Test took 4702ms.
[15:30:40.838] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:30:41.255] <TB0>     INFO: Expecting 41600 events.
[15:30:45.490] <TB0>     INFO: 41600 events read in total (3520ms).
[15:30:45.491] <TB0>     INFO: Test took 4653ms.
[15:30:45.494] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:30:45.914] <TB0>     INFO: Expecting 41600 events.
[15:30:50.148] <TB0>     INFO: 41600 events read in total (3519ms).
[15:30:50.149] <TB0>     INFO: Test took 4655ms.
[15:30:50.152] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:30:50.571] <TB0>     INFO: Expecting 41600 events.
[15:30:54.809] <TB0>     INFO: 41600 events read in total (3523ms).
[15:30:54.810] <TB0>     INFO: Test took 4658ms.
[15:30:55.361] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:30:55.365] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:30:55.365] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:30:55.365] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:30:55.365] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:30:55.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:30:55.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:30:55.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:30:55.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:30:55.366] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:30:55.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:30:55.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:30:55.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:30:55.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:30:55.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:30:55.367] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:30:55.368] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:31:33.227] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:31:33.227] <TB0>     INFO: non-linearity mean:  0.959 0.960 0.954 0.964 0.954 0.961 0.953 0.956 0.958 0.956 0.961 0.954 0.957 0.957 0.959 0.955
[15:31:33.227] <TB0>     INFO: non-linearity RMS:   0.005 0.007 0.006 0.004 0.007 0.007 0.007 0.007 0.006 0.007 0.007 0.007 0.006 0.007 0.006 0.007
[15:31:33.227] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:31:33.250] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:31:33.272] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:31:33.294] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:31:33.316] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:31:33.349] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:31:33.371] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:31:33.393] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:31:33.416] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:31:33.438] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:31:33.460] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:31:33.482] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:31:33.504] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:31:33.526] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:31:33.549] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:31:33.571] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-12_FPIXTest-17C-Nebraska-160801-1359_2016-08-01_14h00m_1470078001//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:31:33.593] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:31:33.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:31:33.600] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:31:33.600] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:31:33.603] <TB0>     INFO: ######################################################################
[15:31:33.603] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:31:33.603] <TB0>     INFO: ######################################################################
[15:31:33.605] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:31:33.616] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:31:33.616] <TB0>     INFO:     run 1 of 1
[15:31:33.616] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:31:33.960] <TB0>     INFO: Expecting 3120000 events.
[15:32:25.623] <TB0>     INFO: 1321265 events read in total (50948ms).
[15:33:16.355] <TB0>     INFO: 2639670 events read in total (101680ms).
[15:33:35.156] <TB0>     INFO: 3120000 events read in total (120481ms).
[15:33:35.193] <TB0>     INFO: Test took 121578ms.
[15:33:35.264] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:35.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:36.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:38.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:39.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:40.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:42.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:43.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:45.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:46.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:48.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:49.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:50.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:52.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:53.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:55.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:56.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:57.937] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365203456
[15:33:58.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:33:58.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6069, RMS = 1.56507
[15:33:58.219] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:33:58.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:33:58.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6517, RMS = 1.83837
[15:33:58.265] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:33:58.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:33:58.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.725, RMS = 1.65469
[15:33:58.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:33:58.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:33:58.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3212, RMS = 1.75208
[15:33:58.266] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:33:58.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:33:58.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2944, RMS = 1.70372
[15:33:58.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:33:58.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:33:58.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3422, RMS = 1.73901
[15:33:58.267] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:33:58.268] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:33:58.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.8035, RMS = 1.49028
[15:33:58.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[15:33:58.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:33:58.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.8683, RMS = 1.4133
[15:33:58.269] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[15:33:58.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:33:58.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0958, RMS = 2.12297
[15:33:58.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:33:58.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:33:58.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6093, RMS = 2.43361
[15:33:58.270] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:33:58.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:33:58.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0615, RMS = 2.55522
[15:33:58.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:33:58.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:33:58.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5124, RMS = 2.58855
[15:33:58.271] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:33:58.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:33:58.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7256, RMS = 2.33421
[15:33:58.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:33:58.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:33:58.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6258, RMS = 1.94135
[15:33:58.272] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:33:58.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:33:58.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0925, RMS = 1.59811
[15:33:58.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:33:58.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:33:58.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8063, RMS = 1.4478
[15:33:58.274] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:33:58.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:33:58.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9899, RMS = 1.32443
[15:33:58.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:33:58.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:33:58.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.979, RMS = 1.23784
[15:33:58.275] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:33:58.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:33:58.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.7026, RMS = 3.34571
[15:33:58.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:33:58.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:33:58.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.6701, RMS = 3.40769
[15:33:58.276] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:33:58.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:33:58.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0786, RMS = 1.81776
[15:33:58.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:33:58.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:33:58.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.0989, RMS = 1.95164
[15:33:58.277] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:33:58.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:33:58.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9387, RMS = 1.37598
[15:33:58.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:33:58.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:33:58.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5626, RMS = 1.59064
[15:33:58.279] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:33:58.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:33:58.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6286, RMS = 1.29546
[15:33:58.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:33:58.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:33:58.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7508, RMS = 1.14568
[15:33:58.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:33:58.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:33:58.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.049, RMS = 1.79441
[15:33:58.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:33:58.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:33:58.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4909, RMS = 1.98436
[15:33:58.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:33:58.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:33:58.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.429, RMS = 1.52056
[15:33:58.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:33:58.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:33:58.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5823, RMS = 1.66702
[15:33:58.282] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:33:58.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:33:58.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.346, RMS = 1.34077
[15:33:58.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:33:58.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:33:58.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4627, RMS = 1.52157
[15:33:58.284] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:33:58.287] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:33:58.287] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    6    2    6    1    0    0    0    0    0    2
[15:33:58.287] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:33:59.217] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:33:59.217] <TB0>     INFO: enter test to run
[15:33:59.217] <TB0>     INFO:   test:  no parameter change
[15:33:59.218] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 381mA
[15:33:59.218] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:33:59.218] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:33:59.227] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:34:00.485] <TB0>    QUIET: Connection to board 133 closed.
[15:34:00.506] <TB0>     INFO: pXar: this is the end, my friend
[15:34:00.506] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
