$date
  Thu Nov 10 17:14:20 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_demux_1_4 $end
$var reg 1 ! x0 $end
$var reg 1 " y0 $end
$var reg 1 # y1 $end
$var reg 1 $ y2 $end
$var reg 1 % y3 $end
$var reg 2 & s[1:0] $end
$scope module simblk00 $end
$var reg 1 ' x0 $end
$var reg 2 ( s[1:0] $end
$var reg 1 ) y0 $end
$var reg 1 * y1 $end
$var reg 1 + y2 $end
$var reg 1 , y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
b00 &
0'
b00 (
0)
0*
0+
0,
#20000000
1!
1"
1'
1)
#40000000
0"
1#
b01 &
b01 (
0)
1*
#60000000
0!
0#
0'
0*
#80000000
b10 &
b10 (
#100000000
1!
1$
1'
1+
#120000000
0$
1%
b11 &
b11 (
0+
1,
#140000000
0!
0%
0'
0,
