$date
	Wed Feb 11 18:09:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SISO_register_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serial_in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ serial_in $end
$var wire 1 ! serial_out $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
0"
0!
$end
#10
0#
1"
#20
1$
0"
#30
b1 %
1"
#40
0"
#50
b11 %
1"
#60
0"
#70
b111 %
1"
#80
0"
#90
1!
b1111 %
1"
#100
0"
#110
1"
