Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: orion2010.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "orion2010.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "orion2010"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : orion2010
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../src/cores/rombios" "../src/cores/clock"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/cores/clock/clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" into library work
Parsing module <ps2_keyboard>.
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 87: Redeclaration of ansi port rx_extended is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 88: Redeclaration of ansi port rx_released is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 89: Redeclaration of ansi port rx_scan_code is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 90: Redeclaration of ansi port rx_ascii is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 91: Redeclaration of ansi port rx_data_ready is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 92: Redeclaration of ansi port tx_error_no_keyboard_ack is not allowed
Analyzing Verilog file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" into library work
Parsing module <orionkeyboard>.
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 31: Redeclaration of ansi port rk_kb_scan is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 32: Redeclaration of ansi port ind_rus_lat is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 34: Redeclaration of ansi port key_rus_lat is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 35: Redeclaration of ansi port key_us is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 36: Redeclaration of ansi port key_ss is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 37: Redeclaration of ansi port res_k is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 38: Redeclaration of ansi port turb_10 is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 39: Redeclaration of ansi port turb_5 is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 40: Redeclaration of ansi port turb_2 is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 41: Redeclaration of ansi port rom_s is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 42: Redeclaration of ansi port cpm_s is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 43: Redeclaration of ansi port rk_kbo is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 44: Redeclaration of ansi port key_int is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 45: Redeclaration of ansi port pref is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 46: Redeclaration of ansi port rk_kb_out is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 338: Redeclaration of ansi port clk is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 339: Redeclaration of ansi port reset is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 340: Redeclaration of ansi port ps2_clk is not allowed
WARNING:HDLCompiler:751 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 341: Redeclaration of ansi port ps2_data is not allowed
Analyzing Verilog file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/cores/rombios/rombios.v" into library work
Parsing module <rombios>.
Analyzing Verilog file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/async_transmitter.v" into library work
Parsing module <async_transmitter>.
Analyzing Verilog file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/async_receiver.v" into library work
Parsing module <async_receiver>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_Reg.vhd" into library work
Parsing entity <T80_Reg>.
Parsing architecture <rtl> of entity <t80_reg>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_Pack.vhd" into library work
Parsing package <T80_Pack>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_MCode.vhd" into library work
Parsing entity <T80_MCode>.
Parsing architecture <rtl> of entity <t80_mcode>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_ALU.vhd" into library work
Parsing entity <T80_ALU>.
Parsing architecture <rtl> of entity <t80_alu>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80.vhd" into library work
Parsing entity <T80>.
Parsing architecture <rtl> of entity <t80>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80s.vhd" into library work
Parsing entity <T80s>.
Parsing architecture <rtl> of entity <t80s>.
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" into library work
Parsing entity <vga_test>.
Parsing architecture <vga_arch> of entity <vga_test>.
WARNING:HDLCompiler:946 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" Line 884: Actual for formal port clk is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" Line 908: Actual for formal port clka is neither a static name nor a globally static expression
Parsing VHDL file "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" into library work
Parsing entity <orion2010>.
Parsing architecture <orion2010_arch> of entity <orion2010>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <orion2010> (architecture <orion2010_arch>) from library <work>.

Elaborating entity <vga_test> (architecture <vga_arch>) from library <work>.
INFO:HDLCompiler:679 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" Line 619. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" Line 653: sel2 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" Line 730. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" Line 791. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module async_transmitter

Elaborating module <async_transmitter(ClkFrequency=20000000,Baud=38400,RegisterInputData=1,BaudGeneratorAccWidth=16)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module async_receiver

Elaborating module <async_receiver(ClkFrequency=20000000,Baud=38400,Baud8GeneratorAccWidth=16)>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module orionkeyboard

Elaborating module <orionkeyboard>.
WARNING:HDLCompiler:413 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 124: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <ps2_keyboard>.
WARNING:HDLCompiler:413 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 342: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 371: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v" Line 379: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:552 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" Line 343: Input port tx_data[7] is not connected on this instance
Back to vhdl to continue elaboration
Going to verilog side to elaborate module rombios

Elaborating module <rombios>.
WARNING:HDLCompiler:1499 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/cores/rombios/rombios.v" Line 39: Empty module <rombios> remains a black box.
Back to vhdl to continue elaboration

Elaborating entity <T80s> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_MCode> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_ALU> (architecture <rtl>) with generics from library <work>.

Elaborating entity <T80_Reg> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module clock

Elaborating module <clock>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.5,CLKFX_DIVIDE=5,CLKFX_MULTIPLY=2,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/cores/clock/clock.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/cores/clock/clock.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" Line 49: Net <rxd> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <orion2010>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd".
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <sound> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <wr> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <rd> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <mreq> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <m1> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <iorq> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <csf7_n> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <rom_oe> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <txd> of the instance <orion> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/orion2010.vhd" line 109: Output port <rom_we> of the instance <orion> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rxd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <SRAM_DQ<7>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<6>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<5>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<4>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<3>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<2>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<1>> created at line 105
    Found 1-bit tristate buffer for signal <SRAM_DQ<0>> created at line 105
    Found 1-bit tristate buffer for signal <d<7>> created at line 106
    Found 1-bit tristate buffer for signal <d<6>> created at line 106
    Found 1-bit tristate buffer for signal <d<5>> created at line 106
    Found 1-bit tristate buffer for signal <d<4>> created at line 106
    Found 1-bit tristate buffer for signal <d<3>> created at line 106
    Found 1-bit tristate buffer for signal <d<2>> created at line 106
    Found 1-bit tristate buffer for signal <d<1>> created at line 106
    Found 1-bit tristate buffer for signal <d<0>> created at line 106
    Summary:
	inferred   3 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <orion2010> synthesized.

Synthesizing Unit <vga_test>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd".
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" line 874: Output port <RxD_endofpacket> of the instance <receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" line 874: Output port <RxD_idle> of the instance <receiver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" line 912: Output port <RFSH_n> of the instance <t80inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" line 912: Output port <HALT_n> of the instance <t80inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/vga_test.vhd" line 912: Output port <BUSAK_n> of the instance <t80inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_status>.
    Found 1-bit register for signal <sck_buf>.
    Found 10-bit register for signal <vcnt>.
    Found 19-bit register for signal <int_cnt>.
    Found 1-bit register for signal <interr>.
    Found 1-bit register for signal <int_buf>.
    Found 1-bit register for signal <int_keyb>.
    Found 8-bit register for signal <vector>.
    Found 3-bit register for signal <del>.
    Found 2-bit register for signal <turbo_reg>.
    Found 1-bit register for signal <clk_cpu>.
    Found 8-bit register for signal <dac_reg>.
    Found 8-bit register for signal <dac_cnt>.
    Found 8-bit register for signal <dac_buf>.
    Found 1-bit register for signal <dac_out>.
    Found 1-bit register for signal <cpm_rom>.
    Found 8-bit register for signal <pf400>.
    Found 8-bit register for signal <pf501>.
    Found 8-bit register for signal <pf502>.
    Found 1-bit register for signal <pf766>.
    Found 8-bit register for signal <p4f>.
    Found 4-bit register for signal <f8>.
    Found 3-bit register for signal <f9>.
    Found 2-bit register for signal <fa>.
    Found 1-bit register for signal <mode_vga>.
    Found 3-bit register for signal <fb>.
    Found 1-bit register for signal <fbfull>.
    Found 1-bit register for signal <fbint>.
    Found 8-bit register for signal <fc>.
    Found 1-bit register for signal <fe>.
    Found 1-bit register for signal <ff>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <mosi_buf>.
    Found 7-bit register for signal <miso_buf<6:0>>.
    Found 8-bit register for signal <rx_reg>.
    Found 1-bit register for signal <uart_wr>.
    Found 3-bit register for signal <uart_del>.
    Found 1-bit register for signal <rx_int>.
    Found 2-bit register for signal <uart_speed>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <blank>.
    Found 8-bit register for signal <vid0>.
    Found 8-bit register for signal <vid1>.
    Found 8-bit register for signal <vid2>.
    Found 8-bit register for signal <vid3>.
    Found 1-bit register for signal <blank1>.
    Found 1-bit register for signal <red>.
    Found 1-bit register for signal <green>.
    Found 1-bit register for signal <blue>.
    Found 1-bit register for signal <i_clock_DFF_74>.
    Found 10-bit register for signal <n0625>.
    Found 1-bit register for signal <fbdis>.
    Found 1-bit register for signal <hcnt<9>>.
    Found 1-bit register for signal <hcnt<8>>.
    Found 1-bit register for signal <hcnt<7>>.
    Found 1-bit register for signal <hcnt<6>>.
    Found 1-bit register for signal <hcnt<5>>.
    Found 1-bit register for signal <hcnt<4>>.
    Found 1-bit register for signal <hcnt<3>>.
    Found 1-bit register for signal <hcnt<2>>.
    Found 1-bit register for signal <hcnt<1>>.
    Found 1-bit register for signal <hcnt<0>>.
    Found 1-bit register for signal <rom_reg<1>>.
    Found 1-bit register for signal <rom_reg<0>>.
    Found 10-bit adder for signal <hcnt[9]_GND_22_o_add_1_OUT> created at line 236.
    Found 10-bit adder for signal <vcnt[9]_GND_22_o_add_11_OUT> created at line 257.
    Found 19-bit adder for signal <int_cnt[18]_GND_22_o_add_15_OUT> created at line 268.
    Found 3-bit adder for signal <del[2]_GND_22_o_add_24_OUT> created at line 324.
    Found 2-bit adder for signal <rom_reg[1]_GND_22_o_add_54_OUT> created at line 417.
    Found 3-bit adder for signal <uart_del[2]_GND_22_o_add_114_OUT> created at line 623.
    Found 8-bit subtractor for signal <GND_22_o_GND_22_o_sub_39_OUT<7:0>> created at line 365.
    Found 8-bit subtractor for signal <GND_22_o_GND_22_o_sub_41_OUT<7:0>> created at line 367.
    Found 16x4-bit Read Only RAM for signal <_n0872>
    Found 1-bit 4-to-1 multiplexer for signal <uart_clk> created at line 614.
    Found 17-bit 4-to-1 multiplexer for signal <a> created at line 653.
    Found 1-bit 8-to-1 multiplexer for signal <vid> created at line 774.
    Found 1-bit 8-to-1 multiplexer for signal <vidc> created at line 774.
    Found 1-bit 7-to-1 multiplexer for signal <f8[3]_vid_Mux_175_o> created at line 811.
WARNING:Xst:737 - Found 1-bit latch for signal <inport>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <d<7>> created at line 17
    Found 1-bit tristate buffer for signal <d<6>> created at line 17
    Found 1-bit tristate buffer for signal <d<5>> created at line 17
    Found 1-bit tristate buffer for signal <d<4>> created at line 17
    Found 1-bit tristate buffer for signal <d<3>> created at line 17
    Found 1-bit tristate buffer for signal <d<2>> created at line 17
    Found 1-bit tristate buffer for signal <d<1>> created at line 17
    Found 1-bit tristate buffer for signal <d<0>> created at line 17
    Found 1-bit tristate buffer for signal <bright> created at line 850
    Found 3-bit comparator lessequal for signal <vga_mode_vga_mode_OR_43_o> created at line 350
    Found 8-bit comparator greater for signal <GND_22_o_dac_buf[7]_LessThan_40_o> created at line 366
    Found 5-bit comparator equal for signal <hcnt[9]_GND_22_o_equal_161_o> created at line 748
    WARNING:Xst:2404 -  FFs/Latches <bright<0:0>> (without init value) have a constant value of 0 in block <vga_test>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 219 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   3 Comparator(s).
	inferred  61 Multiplexer(s).
	inferred   9 Tristate(s).
Unit <vga_test> synthesized.

Synthesizing Unit <async_transmitter>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/async_transmitter.v".
        ClkFrequency = 20000000
        Baud = 38400
        RegisterInputData = 1
        BaudGeneratorAccWidth = 16
    Found 8-bit register for signal <TxD_dataReg>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <TxD>.
    Found 17-bit register for signal <BaudGeneratorAcc>.
    Found 17-bit adder for signal <GND_34_o_BaudGeneratorInc[16]_add_2_OUT> created at line 26.
    Found 4-bit 15-to-1 multiplexer for signal <state[3]_state[3]_wide_mux_25_OUT> created at line 38.
    Found 1-bit 8-to-1 multiplexer for signal <muxbit> created at line 58.
    Found 4-bit comparator greater for signal <state[3]_GND_34_o_LessThan_30_o> created at line 71
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <async_transmitter> synthesized.

Synthesizing Unit <async_receiver>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/async_receiver.v".
        ClkFrequency = 20000000
        Baud = 38400
        Baud8 = 307200
        Baud8GeneratorAccWidth = 16
    Found 2-bit register for signal <RxD_sync_inv>.
    Found 2-bit register for signal <RxD_cnt_inv>.
    Found 1-bit register for signal <RxD_bit_inv>.
    Found 4-bit register for signal <bit_spacing>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 5-bit register for signal <gap_count>.
    Found 1-bit register for signal <RxD_endofpacket>.
    Found 17-bit register for signal <Baud8GeneratorAcc>.
INFO:Xst:1799 - State 01 is never reached in FSM <RxD_sync_inv>.
    Found finite state machine <FSM_2> for signal <RxD_sync_inv>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 1                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | Baud8Tick (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <RxD_cnt_inv[1]_GND_35_o_sub_12_OUT> created at line 39.
    Found 17-bit adder for signal <GND_35_o_Baud8GeneratorInc[16]_add_2_OUT> created at line 23.
    Found 2-bit adder for signal <RxD_cnt_inv[1]_GND_35_o_add_9_OUT> created at line 37.
    Found 4-bit adder for signal <n0105> created at line 59.
    Found 5-bit adder for signal <gap_count[4]_GND_35_o_add_47_OUT> created at line 88.
    Found 4-bit 12-to-1 multiplexer for signal <state[3]_state[3]_wide_mux_37_OUT> created at line 63.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <async_receiver> synthesized.

Synthesizing Unit <orionkeyboard>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v".
WARNING:Xst:2898 - Port 'tx_data', unconnected in block instance 'ps2_keyboard_ins', is tied to GND.
WARNING:Xst:2898 - Port 'tx_write', unconnected in block instance 'ps2_keyboard_ins', is tied to GND.
WARNING:Xst:2898 - Port 'translate', unconnected in block instance 'ps2_keyboard_ins', is tied to GND.
WARNING:Xst:647 - Input <ind_rus_lat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <rx_ascii> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <ps2_clk_en_o_> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <ps2_data_en_o_> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <rx_extended> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <rx_released> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <rx_shift_key_on> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <tx_write_ack_o> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/orionkeyboard.v" line 343: Output port <tx_error_no_keyboard_ack> of the instance <ps2_keyboard_ins> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ctrl>.
    Found 1-bit register for signal <caps>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <res_key>.
    Found 1-bit register for signal <cpm>.
    Found 1-bit register for signal <ex_code>.
    Found 1-bit register for signal <strobe>.
    Found 1-bit register for signal <keyb_int>.
    Found 8-bit register for signal <rk_kb>.
    Found 2-bit register for signal <prefix>.
    Found 1-bit register for signal <turbo10>.
    Found 1-bit register for signal <turbo5>.
    Found 1-bit register for signal <turbo2>.
    Found 1-bit register for signal <rom>.
    Found 1-bit register for signal <press_release>.
    Found 1-bit register for signal <ps2rden>.
    Found 64-bit register for signal <n0230[63:0]>.
    Found 1-bit register for signal <shift>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  88 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <orionkeyboard> synthesized.

Synthesizing Unit <ps2_keyboard>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/keyboard/ps2_keyboard.v".
        TIMER_60USEC_VALUE_PP = 2950
        TIMER_60USEC_BITS_PP = 12
        TIMER_5USEC_VALUE_PP = 185
        TIMER_5USEC_BITS_PP = 8
        TRAP_SHIFT_KEYS_PP = 0
        m1_rx_clk_h = 1
        m1_rx_clk_l = 0
        m1_rx_falling_edge_marker = 13
        m1_rx_rising_edge_marker = 14
        m1_tx_force_clk_l = 3
        m1_tx_first_wait_clk_h = 10
        m1_tx_first_wait_clk_l = 11
        m1_tx_reset_timer = 12
        m1_tx_wait_clk_h = 2
        m1_tx_clk_h = 4
        m1_tx_clk_l = 5
        m1_tx_wait_keyboard_ack = 6
        m1_tx_done_recovery = 7
        m1_tx_error_no_keyboard_ack = 8
        m1_tx_rising_edge_marker = 9
        m2_rx_data_ready = 1
        m2_rx_data_ready_ack = 0
    Found 1-bit register for signal <ps2_data_s>.
    Found 4-bit register for signal <m1_state>.
    Found 1-bit register for signal <m2_state>.
    Found 4-bit register for signal <bit_count>.
    Found 11-bit register for signal <q>.
    Found 12-bit register for signal <timer_60usec_count>.
    Found 8-bit register for signal <timer_5usec_count>.
    Found 1-bit register for signal <hold_extended>.
    Found 1-bit register for signal <hold_released>.
    Found 1-bit register for signal <left_shift_key>.
    Found 1-bit register for signal <right_shift_key>.
    Found 1-bit register for signal <rx_extended>.
    Found 1-bit register for signal <rx_released>.
    Found 8-bit register for signal <rx_scan_code>.
    Found 8-bit register for signal <rx_ascii>.
    Found 1-bit register for signal <ps2_clk_s>.
    Found 4-bit adder for signal <bit_count[3]_GND_37_o_add_31_OUT> created at line 342.
    Found 12-bit adder for signal <timer_60usec_count[11]_GND_37_o_add_49_OUT> created at line 371.
    Found 8-bit adder for signal <timer_5usec_count[7]_GND_37_o_add_55_OUT> created at line 379.
    Found 8x1-bit Read Only RAM for signal <enable_timer_5usec>
    Found 16x3-bit Read Only RAM for signal <_n1696>
    Found 4-bit 15-to-1 multiplexer for signal <m1_next_state> created at line 177.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <m1_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <ps2_keyboard> synthesized.

Synthesizing Unit <T80s>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80s.vhd".
        Mode = 1
        T2Write = 1
        IOWait = 1
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80s.vhd" line 115: Output port <IntE> of the instance <u0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80s.vhd" line 115: Output port <Stop> of the instance <u0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <WR_n>.
    Found 1-bit register for signal <IORQ_n>.
    Found 1-bit register for signal <MREQ_n>.
    Found 1-bit register for signal <RD_n>.
    Found 8-bit register for signal <DI_Reg>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <T80s> synthesized.

Synthesizing Unit <T80>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80.vhd".
        Mode = 1
        IOWait = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 1-bit register for signal <RFSH_n>.
    Found 1-bit register for signal <M1_n>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <INT_s>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <ACC>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <PC>.
    Found 16-bit register for signal <TmpAddr>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <MCycles>.
    Found 3-bit register for signal <TState>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 3-bit register for signal <MCycle>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 7-bit adder for signal <R[6]_GND_44_o_add_15_OUT> created at line 1241.
    Found 16-bit adder for signal <TmpAddr[15]_GND_44_o_add_46_OUT> created at line 1241.
    Found 16-bit adder for signal <PC[15]_DI_Reg[7]_add_69_OUT> created at line 554.
    Found 16-bit adder for signal <PC[15]_GND_44_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusC[15]_DI_Reg[7]_add_81_OUT> created at line 567.
    Found 16-bit adder for signal <SP[15]_GND_44_o_add_88_OUT> created at line 1241.
    Found 16-bit adder for signal <RegBusA[15]_GND_44_o_add_214_OUT> created at line 1253.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_44_o_add_265_OUT> created at line 1241.
    Found 3-bit adder for signal <MCycle[2]_GND_44_o_add_270_OUT> created at line 1241.
    Found 3-bit adder for signal <TState[2]_GND_44_o_add_278_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_44_o_GND_44_o_sub_74_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_44_o_GND_44_o_sub_88_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <RegBusA[15]_GND_44_o_sub_216_OUT<15:0>> created at line 1320.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_PC[15]_wide_mux_48_OUT> created at line 474.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_110_OUT> created at line 603.
    Found 8-bit 11-to-1 multiplexer for signal <Set_BusB_To[3]_X_42_o_wide_mux_242_OUT> created at line 846.
    Found 8-bit 3-to-1 multiplexer for signal <_n1383> created at line 603.
    Found 3-bit comparator equal for signal <T_Res> created at line 334
    Found 3-bit comparator equal for signal <MCycles[2]_MCycle[2]_equal_267_o> created at line 1030
    WARNING:Xst:2404 -  FFs/Latches <BusReq_s<0:0>> (without init value) have a constant value of 0 in block <T80>.
    WARNING:Xst:2404 -  FFs/Latches <BusAck<0:0>> (without init value) have a constant value of 0 in block <T80>.
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 221 Multiplexer(s).
Unit <T80> synthesized.

Synthesizing Unit <T80_MCode>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_MCode.vhd".
        Mode = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x25-bit Read Only RAM for signal <_n2100>
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_192_o> created at line 171.
    Found 4-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_462_OUT> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <Set_BusA_To> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Reg> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <MCycles> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_467_o> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_468_OUT> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Write> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Read_To_Acc> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <LDZ> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <LDW> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Inc_WZ> created at line 248.
    Found 3-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_wide_mux_474_OUT> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <IncDec_16> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Save_ALU> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <PreserveC> created at line 248.
    Found 4-bit 3-to-1 multiplexer for signal <ALU_Op> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <Jump> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <ISet[1]_IR[7]_Mux_490_o> created at line 248.
    Found 1-bit 3-to-1 multiplexer for signal <IORQ> created at line 248.
    Summary:
	inferred   1 RAM(s).
	inferred 384 Multiplexer(s).
Unit <T80_MCode> synthesized.

Synthesizing Unit <T80_ALU>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_ALU.vhd".
        Mode = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 6-bit adder for signal <n0124> created at line 104.
    Found 5-bit adder for signal <n0123> created at line 104.
    Found 3-bit adder for signal <n0122> created at line 104.
    Found 9-bit adder for signal <GND_46_o_GND_46_o_add_21_OUT> created at line 1241.
    Found 9-bit adder for signal <GND_46_o_GND_46_o_add_24_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_46_o_GND_46_o_sub_29_OUT<7:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_46_o_GND_46_o_sub_32_OUT<8:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_46_o_wide_mux_42_OUT> created at line 288.
    Found 5-bit comparator greater for signal <GND_46_o_GND_46_o_LessThan_24_o> created at line 214
    Found 4-bit comparator greater for signal <PWR_21_o_BusA[3]_LessThan_27_o> created at line 219
    Found 4-bit comparator greater for signal <GND_46_o_BusA[3]_LessThan_28_o> created at line 220
    Found 8-bit comparator greater for signal <PWR_21_o_BusA[7]_LessThan_31_o> created at line 225
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <T80_ALU> synthesized.

Synthesizing Unit <T80_Reg>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/T80/T80_Reg.vhd".
    Found 8x8-bit dual-port RAM <Mram_RegsH> for signal <RegsH>.
    Found 8x8-bit dual-port RAM <Mram_RegsL> for signal <RegsL>.
    Summary:
	inferred   4 RAM(s).
Unit <T80_Reg> synthesized.

Synthesizing Unit <clock>.
    Related source file is "/home/andy/Documents/Projects/Retrocomp/FPGA/ZXUNO/orion-2010-zxuno/src/cores/clock/clock.v".
    Summary:
	no macro.
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x3-bit single-port Read Only RAM                    : 1
 16x4-bit single-port Read Only RAM                    : 1
 256x25-bit single-port Read Only RAM                  : 1
 8x1-bit single-port Read Only RAM                     : 1
 8x8-bit dual-port RAM                                 : 4
# Adders/Subtractors                                   : 33
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 2-bit addsub                                          : 1
 3-bit adder                                           : 5
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 161
 1-bit register                                        : 88
 10-bit register                                       : 2
 11-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 5
 17-bit register                                       : 2
 19-bit register                                       : 1
 2-bit register                                        : 8
 3-bit register                                        : 11
 4-bit register                                        : 7
 5-bit register                                        : 2
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 31
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 10
 3-bit comparator equal                                : 2
 3-bit comparator lessequal                            : 1
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 779
 1-bit 2-to-1 multiplexer                              : 321
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 31
 16-bit 7-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 17-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 113
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 12-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 178
 4-bit 3-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 83
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# Tristates                                            : 25
 1-bit tristate buffer                                 : 25
# FSMs                                                 : 2
# Xors                                                 : 10
 1-bit xor2                                            : 4
 1-bit xor8                                            : 5
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../src/cores/rombios/rombios.ngc>.
Loading core <rombios> for timing and area information for instance <romd_altera>.
INFO:Xst:2261 - The FF/Latch <vector_0> in Unit <orion> is equivalent to the following 5 FFs/Latches, which will be removed : <vector_3> <vector_4> <vector_5> <vector_6> <vector_7> 
WARNING:Xst:1710 - FF/Latch <vector_0> (without init value) has a constant value of 1 in block <orion>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <ps2_keyboard_ins>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_3> of sequential type is unconnected in block <orion>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_4> of sequential type is unconnected in block <orion>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_5> of sequential type is unconnected in block <orion>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_6> of sequential type is unconnected in block <orion>.
WARNING:Xst:2404 -  FFs/Latches <rx_ascii<7:7>> (without init value) have a constant value of 0 in block <ps2_keyboard>.

Synthesizing (advanced) Unit <T80>.
The following registers are absorbed into counter <TState>: 1 register on signal <TState>.
Unit <T80> synthesized (advanced).

Synthesizing (advanced) Unit <T80_MCode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2100> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 25-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <T80_MCode> synthesized (advanced).

Synthesizing (advanced) Unit <T80_Reg>.
INFO:Xst:3231 - The small RAM <Mram_RegsH1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEH_1>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIH>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrC>         |          |
    |     doB            | connected to signal <DOCH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RegsL1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEL_1>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIL>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrC>         |          |
    |     doB            | connected to signal <DOCL>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegsH> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEH_0>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIH>           |          |
    |     doA            | connected to signal <DOAH>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrB>         |          |
    |     doB            | connected to signal <DOBH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegsL> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WEL_0>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIL>           |          |
    |     doA            | connected to signal <DOAL>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrB>         |          |
    |     doB            | connected to signal <DOBL>          |          |
    -----------------------------------------------------------------------
Unit <T80_Reg> synthesized (advanced).

Synthesizing (advanced) Unit <async_receiver>.
The following registers are absorbed into counter <RxD_cnt_inv>: 1 register on signal <RxD_cnt_inv>.
The following registers are absorbed into counter <gap_count>: 1 register on signal <gap_count>.
Unit <async_receiver> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_keyboard>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
The following registers are absorbed into counter <timer_60usec_count>: 1 register on signal <timer_60usec_count>.
The following registers are absorbed into counter <timer_5usec_count>: 1 register on signal <timer_5usec_count>.
INFO:Xst:3231 - The small RAM <Mram_enable_timer_5usec> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m1_state<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <enable_timer_5usec> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n1696> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <m1_state>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ps2_keyboard> synthesized (advanced).

Synthesizing (advanced) Unit <vga_test>.
The following registers are absorbed into counter <del>: 1 register on signal <del>.
The following registers are absorbed into counter <uart_del[2]_dff_115>: 1 register on signal <uart_del[2]_dff_115>.
The following registers are absorbed into counter <int_cnt>: 1 register on signal <int_cnt>.
The following registers are absorbed into counter <dac_cnt>: 1 register on signal <dac_cnt>.
The following registers are absorbed into counter <dac_buf>: 1 register on signal <dac_buf>.
The following registers are absorbed into counter <vcnt>: 1 register on signal <vcnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0872> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <a_buff<7:4>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vga_test> synthesized (advanced).
WARNING:Xst:2677 - Node <p4f[7]_dff_87_3> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_4> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_5> of sequential type is unconnected in block <vga_test>.
WARNING:Xst:2677 - Node <p4f[7]_dff_87_6> of sequential type is unconnected in block <vga_test>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x3-bit single-port distributed Read Only RAM        : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 256x25-bit single-port distributed Read Only RAM      : 1
 8x1-bit single-port distributed Read Only RAM         : 1
 8x8-bit dual-port distributed RAM                     : 4
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 1
 16-bit adder                                          : 4
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 2-bit adder                                           : 1
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Counters                                             : 12
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 19-bit up counter                                     : 1
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 3
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 1
# Registers                                            : 580
 Flip-Flops                                            : 580
# Comparators                                          : 10
 3-bit comparator equal                                : 2
 3-bit comparator lessequal                            : 1
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 1
 5-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 773
 1-bit 2-to-1 multiplexer                              : 320
 1-bit 3-to-1 multiplexer                              : 12
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 31
 16-bit 7-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 2
 17-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 112
 3-bit 3-to-1 multiplexer                              : 3
 4-bit 12-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 177
 4-bit 3-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 80
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 2
# Xors                                                 : 10
 1-bit xor2                                            : 4
 1-bit xor8                                            : 5
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <vector_0> (without init value) has a constant value of 1 in block <vga_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vector_3> (without init value) has a constant value of 1 in block <vga_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vector_4> (without init value) has a constant value of 1 in block <vga_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vector_5> (without init value) has a constant value of 1 in block <vga_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vector_6> (without init value) has a constant value of 1 in block <vga_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vector_7> (without init value) has a constant value of 1 in block <vga_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hold_released> (without init value) has a constant value of 0 in block <ps2_keyboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hold_extended> (without init value) has a constant value of 0 in block <ps2_keyboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <left_shift_key> (without init value) has a constant value of 1 in block <ps2_keyboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <right_shift_key> (without init value) has a constant value of 1 in block <ps2_keyboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_extended> (without init value) has a constant value of 0 in block <ps2_keyboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_released> (without init value) has a constant value of 0 in block <ps2_keyboard>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <vga_test>, Counter <del> <uart_del[2]_dff_115> are equivalent, XST will keep only <del>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <orion/orionkey/FSM_5> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <orion/receiver/FSM_2> on signal <RxD_sync_inv[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 01    | unreached
 11    | 11
-------------------
WARNING:Xst:2677 - Node <BaudGeneratorAcc_0> of sequential type is unconnected in block <async_transmitter>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    hcnt_9 in unit <vga_test>
    rom_reg_0 in unit <vga_test>
    rom_reg_1 in unit <vga_test>
    hcnt_0 in unit <vga_test>
    hcnt_1 in unit <vga_test>
    hcnt_2 in unit <vga_test>
    hcnt_3 in unit <vga_test>
    hcnt_4 in unit <vga_test>
    hcnt_5 in unit <vga_test>
    hcnt_6 in unit <vga_test>
    hcnt_8 in unit <vga_test>
    hcnt_7 in unit <vga_test>

WARNING:Xst:2040 - Unit orion2010: 8 multi-source signals are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit vga_test: 9 internal tristates are replaced by logic (pull-up yes): bright, d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2677 - Node <orion/fe> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/ff> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/inport> of sequential type is unconnected in block <orion2010>.

Optimizing unit <orion2010> ...

Optimizing unit <orionkeyboard> ...

Optimizing unit <ps2_keyboard> ...

Optimizing unit <async_transmitter> ...

Optimizing unit <T80s> ...

Optimizing unit <T80> ...

Optimizing unit <T80_ALU> ...

Optimizing unit <T80_MCode> ...

Optimizing unit <async_receiver> ...
WARNING:Xst:1710 - FF/Latch <RxD_data_ready> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_7> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_cnt_inv_1> (without init value) has a constant value of 1 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_6> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_bit_inv> (without init value) has a constant value of 1 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_5> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_4> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_3> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_2> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_1> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RxD_data_0> (without init value) has a constant value of 0 in block <async_receiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RxD_cnt_inv_0> of sequential type is unconnected in block <async_receiver>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/q_0> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_6> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_5> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_4> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_3> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_2> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_1> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/orionkey/ps2_keyboard_ins/rx_ascii_0> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_7> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_6> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_5> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_4> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_3> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_2> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_1> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD_dataReg_0> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/transm/TxD> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/t80inst/u0/RFSH_n> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/receiver/gap_count_4> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/receiver/gap_count_3> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/receiver/gap_count_2> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/receiver/gap_count_1> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/receiver/gap_count_0> of sequential type is unconnected in block <orion2010>.
WARNING:Xst:2677 - Node <orion/receiver/RxD_endofpacket> of sequential type is unconnected in block <orion2010>.
INFO:Xst:2261 - The FF/Latch <orion/t80inst/u0/IntE_FF1> in Unit <orion2010> is equivalent to the following FF/Latch, which will be removed : <orion/t80inst/u0/IntE_FF2> 
INFO:Xst:2261 - The FF/Latch <orion/del_0> in Unit <orion2010> is equivalent to the following FF/Latch, which will be removed : <orion/int_cnt_0> 
INFO:Xst:2261 - The FF/Latch <orion/del_1> in Unit <orion2010> is equivalent to the following FF/Latch, which will be removed : <orion/int_cnt_1> 
INFO:Xst:2261 - The FF/Latch <orion/del_2> in Unit <orion2010> is equivalent to the following FF/Latch, which will be removed : <orion/int_cnt_2> 
INFO:Xst:3203 - The FF/Latch <orion/del_0> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/dac_cnt_0> 
INFO:Xst:3203 - The FF/Latch <orion/del_1> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/dac_cnt_1> 
INFO:Xst:3203 - The FF/Latch <orion/del_2> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/dac_cnt_2> 
INFO:Xst:3203 - The FF/Latch <orion/dac_cnt_3> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/int_cnt_3> 
INFO:Xst:3203 - The FF/Latch <orion/dac_cnt_4> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/int_cnt_4> 
INFO:Xst:3203 - The FF/Latch <orion/dac_cnt_5> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/int_cnt_5> 
INFO:Xst:3203 - The FF/Latch <orion/dac_cnt_6> in Unit <orion2010> is the opposite to the following FF/Latch, which will be removed : <orion/int_cnt_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block orion2010, actual ratio is 43.
FlipFlop orion/t80inst/u0/F_0 has been replicated 1 time(s)
FlipFlop orion/t80inst/u0/IR_0 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/IR_1 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/IR_2 has been replicated 5 time(s)
FlipFlop orion/t80inst/u0/IR_3 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/IR_4 has been replicated 4 time(s)
FlipFlop orion/t80inst/u0/IR_5 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/IR_6 has been replicated 4 time(s)
FlipFlop orion/t80inst/u0/IR_7 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/ISet_1 has been replicated 1 time(s)
FlipFlop orion/t80inst/u0/IntCycle has been replicated 1 time(s)
FlipFlop orion/t80inst/u0/MCycle_0 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/MCycle_1 has been replicated 4 time(s)
FlipFlop orion/t80inst/u0/MCycle_2 has been replicated 3 time(s)
FlipFlop orion/t80inst/u0/TState_0 has been replicated 1 time(s)
FlipFlop orion/t80inst/u0/TState_1 has been replicated 2 time(s)
FlipFlop orion/t80inst/u0/TState_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <orion2010> :
	Found 3-bit shift register for signal <orion/orionkey/ps2_keyboard_ins/q_8>.
Unit <orion2010> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 670
 Flip-Flops                                            : 670
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : orion2010.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2626
#      GND                         : 2
#      INV                         : 66
#      LUT1                        : 90
#      LUT2                        : 112
#      LUT3                        : 232
#      LUT4                        : 168
#      LUT5                        : 459
#      LUT6                        : 1055
#      MUXCY                       : 194
#      MUXF7                       : 49
#      VCC                         : 2
#      XORCY                       : 197
# FlipFlops/Latches                : 683
#      FD                          : 77
#      FD_1                        : 7
#      FDC                         : 56
#      FDCE                        : 142
#      FDE                         : 217
#      FDE_1                       : 8
#      FDP                         : 42
#      FDPE                        : 43
#      FDR                         : 35
#      FDR_1                       : 5
#      FDRE                        : 30
#      FDS                         : 7
#      FDSE                        : 2
#      LDC                         : 12
# RAMS                             : 24
#      RAM16X1D                    : 20
#      RAM32M                      : 2
#      RAMB16BWER                  : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 53
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 41
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             683  out of  11440     5%  
 Number of Slice LUTs:                 2231  out of   5720    39%  
    Number used as Logic:              2182  out of   5720    38%  
    Number used as Memory:               49  out of   1440     3%  
       Number used as RAM:               48
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2417
   Number with an unused Flip Flop:    1734  out of   2417    71%  
   Number with an unused LUT:           186  out of   2417     7%  
   Number of fully used LUT-FF pairs:   497  out of   2417    20%  
   Number of unique control sets:       131

IO Utilization: 
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of    102    51%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)                                                                                                                      | Load  |
-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
orion/hcnt<9>_inv(orion/hcnt<9>_inv1:O)                            | NONE(*)(orion/vcnt_9)                                                                                                                      | 10    |
CLK50                                                              | DCM_SP:CLKFX                                                                                                                               | 238   |
orion/receiver/RxD_data_ready                                      | NONE(orion/int_buf)                                                                                                                        | 9     |
orion/orionkey/keyb_int                                            | NONE(orion/int_keyb)                                                                                                                       | 1     |
orion/t80inst/WR_n                                                 | BUFG                                                                                                                                       | 67    |
orion/t80inst/RD_n                                                 | NONE(orion/rx_status)                                                                                                                      | 1     |
orion/orionkey/cpm                                                 | NONE(orion/cpm_rom)                                                                                                                        | 1     |
orion/del_0                                                        | NONE(orion/_i000009_9)                                                                                                                     | 10    |
orion/sck_buf                                                      | NONE(orion/miso_buf[6]_dff_110_6)                                                                                                          | 7     |
orion/uart_clk(orion/Mmux_uart_clk11:O)                            | BUFG(*)(orion/transm/state_3)                                                                                                              | 57    |
orion/clk_cpu                                                      | BUFG                                                                                                                                       | 291   |
orion/romd_altera/N1                                               | NONE(orion/romd_altera/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 2     |
orion/_i000009_9                                                   | NONE(orion/hcnt_9_LDC)                                                                                                                     | 1     |
orion/csf767_dataO[3]_AND_463_o(orion/csf767_dataO[3]_AND_463_o1:O)| NONE(*)(orion/rom_reg_0_LDC)                                                                                                               | 1     |
orion/orionkey/rom                                                 | NONE(orion/rom_reg_0_C_0)                                                                                                                  | 4     |
orion/csf767_dataO[4]_AND_461_o(orion/csf767_dataO[4]_AND_461_o1:O)| NONE(*)(orion/rom_reg_1_LDC)                                                                                                               | 1     |
orion/_i000009_0                                                   | NONE(orion/hcnt_0_LDC)                                                                                                                     | 1     |
orion/_i000009_1                                                   | NONE(orion/hcnt_1_LDC)                                                                                                                     | 1     |
orion/_i000009_2                                                   | NONE(orion/hcnt_2_LDC)                                                                                                                     | 1     |
orion/_i000009_3                                                   | NONE(orion/hcnt_3_LDC)                                                                                                                     | 1     |
orion/_i000009_4                                                   | NONE(orion/hcnt_4_LDC)                                                                                                                     | 1     |
orion/_i000009_5                                                   | NONE(orion/hcnt_5_LDC)                                                                                                                     | 1     |
orion/_i000009_6                                                   | NONE(orion/hcnt_6_LDC)                                                                                                                     | 1     |
orion/_i000009_8                                                   | NONE(orion/hcnt_8_LDC)                                                                                                                     | 1     |
orion/_i000009_7                                                   | NONE(orion/hcnt_7_LDC)                                                                                                                     | 1     |
-------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.446ns (Maximum Frequency: 80.345MHz)
   Minimum input arrival time before clock: 6.433ns
   Maximum output required time after clock: 12.603ns
   Maximum combinational path delay: 6.016ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/hcnt<9>_inv'
  Clock period: 4.556ns (frequency: 219.491MHz)
  Total number of paths / destination ports: 155 / 20
-------------------------------------------------------------------------
Delay:               4.556ns (Levels of Logic = 2)
  Source:            orion/vcnt_0 (FF)
  Destination:       orion/vcnt_9 (FF)
  Source Clock:      orion/hcnt<9>_inv rising
  Destination Clock: orion/hcnt<9>_inv rising

  Data Path: orion/vcnt_0 to orion/vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   1.271  orion/vcnt_0 (orion/vcnt_0)
     LUT5:I0->O            1   0.254   0.790  orion/vga_mode_vga_mode_OR_20_o<9>_SW0 (N18)
     LUT6:I4->O           10   0.250   1.007  orion/vga_mode_vga_mode_OR_20_o<9> (orion/vga_mode_vga_mode_OR_20_o)
     FDR:R                     0.459          orion/vcnt_0
    ----------------------------------------
    Total                      4.556ns (1.488ns logic, 3.068ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK50'
  Clock period: 6.181ns (frequency: 161.783MHz)
  Total number of paths / destination ports: 42597 / 456
-------------------------------------------------------------------------
Delay:               7.726ns (Levels of Logic = 4)
  Source:            orion/hcnt_0_C_0 (FF)
  Destination:       orion/vid1_7 (FF)
  Source Clock:      CLK50 rising 0.4X
  Destination Clock: CLK50 falling 0.4X

  Data Path: orion/hcnt_0_C_0 to orion/vid1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   0.912  orion/hcnt_0_C_0 (orion/hcnt_0_C_0)
     LUT3:I1->O           16   0.250   1.637  orion/hcnt_01 (orion/hcnt_0)
     LUT6:I0->O           45   0.254   2.192  orion/Mmux_sel11 (orion/sel)
     LUT6:I0->O            8   0.254   1.374  orion/ram_oe0 (ram_oe0)
     LUT5:I0->O            5   0.254   0.000  d<7>LogicTrst1 (d<7>)
     FDE_1:D                   0.074          orion/vid1_7
    ----------------------------------------
    Total                      7.726ns (1.611ns logic, 6.115ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/t80inst/WR_n'
  Clock period: 6.245ns (frequency: 160.128MHz)
  Total number of paths / destination ports: 134 / 67
-------------------------------------------------------------------------
Delay:               6.245ns (Levels of Logic = 3)
  Source:            orion/fbfull (FF)
  Destination:       orion/mosi_buf (FF)
  Source Clock:      orion/t80inst/WR_n rising
  Destination Clock: orion/t80inst/WR_n rising

  Data Path: orion/fbfull to orion/mosi_buf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.525   1.138  orion/fbfull (orion/fbfull)
     LUT3:I0->O            1   0.235   0.958  orion/Mmux_csf712 (orion/Mmux_csf711)
     LUT6:I2->O           12   0.254   1.345  orion/Mmux_csf713 (orion/csf7)
     LUT5:I1->O           18   0.254   1.234  orion/csf7_a_buff[3]_AND_71_o1 (orion/csf7_a_buff[3]_AND_71_o)
     FDPE:CE                   0.302          orion/sck_buf
    ----------------------------------------
    Total                      6.245ns (1.570ns logic, 4.675ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/orionkey/cpm'
  Clock period: 1.749ns (frequency: 571.755MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.749ns (Levels of Logic = 0)
  Source:            orion/cpm_rom (FF)
  Destination:       orion/cpm_rom (FF)
  Source Clock:      orion/orionkey/cpm rising
  Destination Clock: orion/orionkey/cpm rising

  Data Path: orion/cpm_rom to orion/cpm_rom
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  orion/cpm_rom (orion/cpm_rom)
     FDR:R                     0.459          orion/cpm_rom
    ----------------------------------------
    Total                      1.749ns (0.984ns logic, 0.765ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/sck_buf'
  Clock period: 1.364ns (frequency: 733.138MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.364ns (Levels of Logic = 0)
  Source:            orion/miso_buf[6]_dff_110_5 (FF)
  Destination:       orion/miso_buf[6]_dff_110_6 (FF)
  Source Clock:      orion/sck_buf falling
  Destination Clock: orion/sck_buf falling

  Data Path: orion/miso_buf[6]_dff_110_5 to orion/miso_buf[6]_dff_110_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.525   0.765  orion/miso_buf[6]_dff_110_5 (orion/miso_buf[6]_dff_110_5)
     FD_1:D                    0.074          orion/miso_buf[6]_dff_110_6
    ----------------------------------------
    Total                      1.364ns (0.599ns logic, 0.765ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/uart_clk'
  Clock period: 4.273ns (frequency: 234.028MHz)
  Total number of paths / destination ports: 530 / 96
-------------------------------------------------------------------------
Delay:               4.273ns (Levels of Logic = 3)
  Source:            orion/receiver/state_1 (FF)
  Destination:       orion/receiver/state_0 (FF)
  Source Clock:      orion/uart_clk rising
  Destination Clock: orion/uart_clk rising

  Data Path: orion/receiver/state_1 to orion/receiver/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.525   1.018  orion/receiver/state_1 (orion/receiver/state_1)
     LUT2:I0->O            1   0.250   0.790  orion/receiver/Mmux_state[3]_state[3]_wide_mux_37_OUT_6_f7_SW0 (N722)
     LUT6:I4->O            1   0.250   1.112  orion/receiver/Mmux_state[3]_state[3]_wide_mux_37_OUT_6_f7 (orion/receiver/Mmux_state[3]_state[3]_wide_mux_37_OUT_6_f7)
     LUT6:I1->O            1   0.254   0.000  orion/receiver/state<3>5 (orion/receiver/state[3]_state[3]_wide_mux_37_OUT<0>)
     FDE:D                     0.074          orion/receiver/state_0
    ----------------------------------------
    Total                      4.273ns (1.353ns logic, 2.920ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/clk_cpu'
  Clock period: 12.446ns (frequency: 80.345MHz)
  Total number of paths / destination ports: 1587641 / 610
-------------------------------------------------------------------------
Delay:               12.446ns (Levels of Logic = 12)
  Source:            orion/t80inst/u0/IR_6_1 (FF)
  Destination:       orion/t80inst/u0/IncDecZ (FF)
  Source Clock:      orion/clk_cpu rising
  Destination Clock: orion/clk_cpu rising

  Data Path: orion/t80inst/u0/IR_6_1 to orion/t80inst/u0/IncDecZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.117  orion/t80inst/u0/IR_6_1 (orion/t80inst/u0/IR_6_1)
     LUT4:I0->O           15   0.254   1.263  orion/t80inst/u0/mcode/_n4099<7>11 (orion/t80inst/u0/mcode/_n4099<7>1)
     LUT6:I4->O            3   0.250   1.042  orion/t80inst/u0/mcode/Mmux_IncDec_166_SW1 (N284)
     LUT6:I2->O            1   0.254   0.790  orion/t80inst/u0/TState[2]_GND_44_o_AND_395_o1_SW2 (N535)
     LUT6:I4->O           12   0.250   1.069  orion/t80inst/u0/TState[2]_GND_44_o_AND_395_o1 (orion/t80inst/u0/TState[2]_GND_44_o_AND_395_o)
     LUT6:I5->O           18   0.254   1.234  orion/t80inst/u0/Mmux_RegAddrA3_1 (orion/t80inst/u0/Mmux_RegAddrA3)
     RAM16X1D:A2->SPO      3   0.235   0.766  orion/t80inst/u0/Regs/Mram_RegsL5 (orion/t80inst/u0/RegBusA<4>)
     LUT5:I4->O            1   0.254   0.000  orion/t80inst/u0/Maddsub_ID16_lut<4> (orion/t80inst/u0/Maddsub_ID16_lut<4>)
     MUXCY:S->O            1   0.215   0.000  orion/t80inst/u0/Maddsub_ID16_cy<4> (orion/t80inst/u0/Maddsub_ID16_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  orion/t80inst/u0/Maddsub_ID16_cy<5> (orion/t80inst/u0/Maddsub_ID16_cy<5>)
     XORCY:CI->O           2   0.206   1.181  orion/t80inst/u0/Maddsub_ID16_xor<6> (orion/t80inst/u0/ID16<6>)
     LUT6:I0->O            1   0.254   0.682  orion/t80inst/u0/Mmux_IncDecZ_IncDecZ_MUX_881_o11 (orion/t80inst/u0/Mmux_IncDecZ_IncDecZ_MUX_881_o1)
     LUT6:I5->O            1   0.254   0.000  orion/t80inst/u0/Mmux_IncDecZ_IncDecZ_MUX_881_o14 (orion/t80inst/u0/IncDecZ_IncDecZ_MUX_881_o)
     FDE:D                     0.074          orion/t80inst/u0/IncDecZ
    ----------------------------------------
    Total                     12.446ns (3.302ns logic, 9.144ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'orion/orionkey/rom'
  Clock period: 2.049ns (frequency: 488.043MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               2.049ns (Levels of Logic = 1)
  Source:            orion/rom_reg_0_C_0 (FF)
  Destination:       orion/rom_reg_1_C_1 (FF)
  Source Clock:      orion/orionkey/rom rising
  Destination Clock: orion/orionkey/rom rising

  Data Path: orion/rom_reg_0_C_0 to orion/rom_reg_1_C_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   1.196  orion/rom_reg_0_C_0 (orion/rom_reg_0_C_0)
     LUT6:I1->O            2   0.254   0.000  orion/Madd_rom_reg[1]_GND_22_o_add_54_OUT_xor<1>11 (orion/rom_reg[1]_GND_22_o_add_54_OUT<1>)
     FDC:D                     0.074          orion/rom_reg_1_C_1
    ----------------------------------------
    Total                      2.049ns (0.853ns logic, 1.196ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK50'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 2)
  Source:            SRAM_DQ<7> (PAD)
  Destination:       orion/vid1_7 (FF)
  Destination Clock: CLK50 falling 0.4X

  Data Path: SRAM_DQ<7> to orion/vid1_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.682  SRAM_DQ_7_IOBUF (N261)
     LUT5:I4->O            5   0.254   0.000  d<7>LogicTrst1 (d<7>)
     FDE_1:D                   0.074          orion/vid1_7
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'orion/sck_buf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.127ns (Levels of Logic = 1)
  Source:            SD_DAT (PAD)
  Destination:       orion/miso_buf[6]_dff_110_0 (FF)
  Destination Clock: orion/sck_buf falling

  Data Path: SD_DAT to orion/miso_buf[6]_dff_110_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  SD_DAT_IBUF (SD_DAT_IBUF)
     FD_1:D                    0.074          orion/miso_buf[6]_dff_110_0
    ----------------------------------------
    Total                      2.127ns (1.402ns logic, 0.725ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'orion/clk_cpu'
  Total number of paths / destination ports: 82 / 44
-------------------------------------------------------------------------
Offset:              6.433ns (Levels of Logic = 6)
  Source:            SRAM_DQ<7> (PAD)
  Destination:       orion/t80inst/u0/IR_7 (FF)
  Destination Clock: orion/clk_cpu rising

  Data Path: SRAM_DQ<7> to orion/t80inst/u0/IR_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.682  SRAM_DQ_7_IOBUF (N261)
     LUT5:I4->O            5   0.254   0.841  d<7>LogicTrst1 (d<7>)
     LUT6:I5->O            2   0.254   0.726  orion/Mmux_dataI265 (orion/Mmux_dataI264)
     LUT6:I5->O            1   0.254   0.790  orion/Mmux_dataI268_SW0 (N316)
     LUT6:I4->O            2   0.250   0.726  orion/Mmux_dataI269 (orion/dataI<7>)
     LUT6:I5->O            4   0.254   0.000  orion/t80inst/u0/Mmux__n099381 (orion/t80inst/u0/_n0993<7>)
     FDCE:D                    0.074          orion/t80inst/u0/IR_7
    ----------------------------------------
    Total                      6.433ns (2.668ns logic, 3.765ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK50'
  Total number of paths / destination ports: 335 / 38
-------------------------------------------------------------------------
Offset:              11.404ns (Levels of Logic = 5)
  Source:            orion/hcnt_0_C_0 (FF)
  Destination:       SRAM_DQ<7> (PAD)
  Source Clock:      CLK50 rising 0.4X

  Data Path: orion/hcnt_0_C_0 to SRAM_DQ<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.525   0.912  orion/hcnt_0_C_0 (orion/hcnt_0_C_0)
     LUT3:I1->O           16   0.250   1.637  orion/hcnt_01 (orion/hcnt_0)
     LUT6:I0->O           45   0.254   2.192  orion/Mmux_sel11 (orion/sel)
     LUT6:I0->O            8   0.254   1.374  orion/ram_oe0 (ram_oe0)
     LUT5:I0->O            5   0.254   0.840  d<7>LogicTrst1 (d<7>)
     IOBUF:I->IO               2.912          SRAM_DQ_7_IOBUF (SRAM_DQ<7>)
    ----------------------------------------
    Total                     11.404ns (4.449ns logic, 6.955ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_0'
  Total number of paths / destination ports: 44 / 28
-------------------------------------------------------------------------
Offset:              11.565ns (Levels of Logic = 5)
  Source:            orion/hcnt_0_LDC (LATCH)
  Destination:       SRAM_DQ<7> (PAD)
  Source Clock:      orion/_i000009_0 falling

  Data Path: orion/hcnt_0_LDC to SRAM_DQ<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  orion/hcnt_0_LDC (orion/hcnt_0_LDC)
     LUT3:I0->O           16   0.235   1.637  orion/hcnt_01 (orion/hcnt_0)
     LUT6:I0->O           45   0.254   2.192  orion/Mmux_sel11 (orion/sel)
     LUT6:I0->O            8   0.254   1.374  orion/ram_oe0 (ram_oe0)
     LUT5:I0->O            5   0.254   0.840  d<7>LogicTrst1 (d<7>)
     IOBUF:I->IO               2.912          SRAM_DQ_7_IOBUF (SRAM_DQ<7>)
    ----------------------------------------
    Total                     11.565ns (4.490ns logic, 7.075ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_1'
  Total number of paths / destination ports: 44 / 28
-------------------------------------------------------------------------
Offset:              11.529ns (Levels of Logic = 5)
  Source:            orion/hcnt_1_LDC (LATCH)
  Destination:       SRAM_DQ<7> (PAD)
  Source Clock:      orion/_i000009_1 falling

  Data Path: orion/hcnt_1_LDC to SRAM_DQ<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.581   0.994  orion/hcnt_1_LDC (orion/hcnt_1_LDC)
     LUT3:I0->O           17   0.235   1.639  orion/hcnt_11 (orion/hcnt_1)
     LUT6:I1->O           45   0.254   2.192  orion/Mmux_sel11 (orion/sel)
     LUT6:I0->O            8   0.254   1.374  orion/ram_oe0 (ram_oe0)
     LUT5:I0->O            5   0.254   0.840  d<7>LogicTrst1 (d<7>)
     IOBUF:I->IO               2.912          SRAM_DQ_7_IOBUF (SRAM_DQ<7>)
    ----------------------------------------
    Total                     11.529ns (4.490ns logic, 7.039ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_2'
  Total number of paths / destination ports: 44 / 28
-------------------------------------------------------------------------
Offset:              11.308ns (Levels of Logic = 5)
  Source:            orion/hcnt_2_LDC (LATCH)
  Destination:       SRAM_DQ<7> (PAD)
  Source Clock:      orion/_i000009_2 falling

  Data Path: orion/hcnt_2_LDC to SRAM_DQ<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  orion/hcnt_2_LDC (orion/hcnt_2_LDC)
     LUT3:I0->O           16   0.235   1.458  orion/hcnt_21 (orion/hcnt_2)
     LUT6:I2->O           45   0.254   2.192  orion/Mmux_sel11 (orion/sel)
     LUT6:I0->O            8   0.254   1.374  orion/ram_oe0 (ram_oe0)
     LUT5:I0->O            5   0.254   0.840  d<7>LogicTrst1 (d<7>)
     IOBUF:I->IO               2.912          SRAM_DQ_7_IOBUF (SRAM_DQ<7>)
    ----------------------------------------
    Total                     11.308ns (4.490ns logic, 6.818ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/t80inst/WR_n'
  Total number of paths / destination ports: 227 / 31
-------------------------------------------------------------------------
Offset:              11.411ns (Levels of Logic = 7)
  Source:            orion/p4f[7]_dff_87_0 (FF)
  Destination:       SRAM_ADDR<16> (PAD)
  Source Clock:      orion/t80inst/WR_n rising

  Data Path: orion/p4f[7]_dff_87_0 to SRAM_ADDR<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   1.080  orion/p4f[7]_dff_87_0 (orion/p4f[7]_dff_87_0)
     LUT4:I0->O            2   0.254   0.726  orion/portsel_p4f[0]_AND_44_o1 (orion/portsel_p4f[0]_AND_44_o)
     LUT6:I5->O            4   0.254   0.804  orion/Mmux_csf513 (orion/csf5)
     LUT4:I3->O            1   0.254   0.682  orion/GND_22_o_csf5_equal_125_o_SW0 (N28)
     LUT6:I5->O           19   0.254   1.691  orion/GND_22_o_csf5_equal_125_o (orion/GND_22_o_csf5_equal_125_o)
     LUT6:I1->O            1   0.254   0.790  orion/Mmux_a101 (orion/Mmux_a10)
     LUT3:I1->O            1   0.250   0.681  orion/Mmux_a102 (SRAM_ADDR_16_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_16_OBUF (SRAM_ADDR<16>)
    ----------------------------------------
    Total                     11.411ns (4.957ns logic, 6.454ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/clk_cpu'
  Total number of paths / destination ports: 814 / 28
-------------------------------------------------------------------------
Offset:              12.603ns (Levels of Logic = 8)
  Source:            orion/t80inst/u0/A_12 (FF)
  Destination:       SRAM_ADDR<16> (PAD)
  Source Clock:      orion/clk_cpu rising

  Data Path: orion/t80inst/u0/A_12 to SRAM_ADDR<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.525   1.042  orion/t80inst/u0/A_12 (orion/t80inst/u0/A_12)
     LUT4:I0->O            9   0.254   0.976  orion/csf8111 (orion/csf811)
     LUT4:I3->O            2   0.254   0.726  orion/portsel_p4f[0]_AND_44_o1 (orion/portsel_p4f[0]_AND_44_o)
     LUT6:I5->O            4   0.254   0.804  orion/Mmux_csf513 (orion/csf5)
     LUT4:I3->O            1   0.254   0.682  orion/GND_22_o_csf5_equal_125_o_SW0 (N28)
     LUT6:I5->O           19   0.254   1.691  orion/GND_22_o_csf5_equal_125_o (orion/GND_22_o_csf5_equal_125_o)
     LUT6:I1->O            1   0.254   0.790  orion/Mmux_a101 (orion/Mmux_a10)
     LUT3:I1->O            1   0.250   0.681  orion/Mmux_a102 (SRAM_ADDR_16_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_16_OBUF (SRAM_ADDR<16>)
    ----------------------------------------
    Total                     12.603ns (5.211ns logic, 7.392ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/csf767_dataO[4]_AND_461_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.343ns (Levels of Logic = 3)
  Source:            orion/rom_reg_1_LDC (LATCH)
  Destination:       SRAM_ADDR<17> (PAD)
  Source Clock:      orion/csf767_dataO[4]_AND_461_o falling

  Data Path: orion/rom_reg_1_LDC to SRAM_ADDR<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  orion/rom_reg_1_LDC (orion/rom_reg_1_LDC)
     LUT3:I0->O            2   0.235   0.726  orion/rom_reg_11 (orion/rom_reg_1)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a17 (SRAM_ADDR_17_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_17_OBUF (SRAM_ADDR<17>)
    ----------------------------------------
    Total                      6.343ns (3.982ns logic, 2.361ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/orionkey/rom'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              7.538ns (Levels of Logic = 4)
  Source:            orion/rom_reg_0_C_0 (FF)
  Destination:       SRAM_ADDR<16> (PAD)
  Source Clock:      orion/orionkey/rom rising

  Data Path: orion/rom_reg_0_C_0 to SRAM_ADDR<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  orion/rom_reg_0_C_0 (orion/rom_reg_0_C_0)
     LUT3:I1->O            2   0.250   1.002  orion/rom_reg_01 (orion/rom_reg_0)
     LUT6:I2->O            1   0.254   0.790  orion/Mmux_a101 (orion/Mmux_a10)
     LUT3:I1->O            1   0.250   0.681  orion/Mmux_a102 (SRAM_ADDR_16_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_16_OBUF (SRAM_ADDR<16>)
    ----------------------------------------
    Total                      7.538ns (4.191ns logic, 3.347ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/csf767_dataO[3]_AND_463_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.699ns (Levels of Logic = 4)
  Source:            orion/rom_reg_0_LDC (LATCH)
  Destination:       SRAM_ADDR<16> (PAD)
  Source Clock:      orion/csf767_dataO[3]_AND_463_o falling

  Data Path: orion/rom_reg_0_LDC to SRAM_ADDR<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.581   0.994  orion/rom_reg_0_LDC (orion/rom_reg_0_LDC)
     LUT3:I0->O            2   0.235   1.002  orion/rom_reg_01 (orion/rom_reg_0)
     LUT6:I2->O            1   0.254   0.790  orion/Mmux_a101 (orion/Mmux_a10)
     LUT3:I1->O            1   0.250   0.681  orion/Mmux_a102 (SRAM_ADDR_16_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_16_OBUF (SRAM_ADDR<16>)
    ----------------------------------------
    Total                      7.699ns (4.232ns logic, 3.467ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.593ns (Levels of Logic = 3)
  Source:            orion/hcnt_8_LDC (LATCH)
  Destination:       SRAM_ADDR<13> (PAD)
  Source Clock:      orion/_i000009_8 falling

  Data Path: orion/hcnt_8_LDC to SRAM_ADDR<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  orion/hcnt_8_LDC (orion/hcnt_8_LDC)
     LUT3:I0->O            9   0.235   0.976  orion/hcnt_81 (orion/hcnt_8)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a71 (SRAM_ADDR_13_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_13_OBUF (SRAM_ADDR<13>)
    ----------------------------------------
    Total                      6.593ns (3.982ns logic, 2.611ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.665ns (Levels of Logic = 3)
  Source:            orion/hcnt_7_LDC (LATCH)
  Destination:       SRAM_ADDR<12> (PAD)
  Source Clock:      orion/_i000009_7 falling

  Data Path: orion/hcnt_7_LDC to SRAM_ADDR<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.581   0.994  orion/hcnt_7_LDC (orion/hcnt_7_LDC)
     LUT3:I0->O           10   0.235   1.008  orion/hcnt_71 (orion/hcnt_7)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a61 (SRAM_ADDR_12_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_12_OBUF (SRAM_ADDR<12>)
    ----------------------------------------
    Total                      6.665ns (3.982ns logic, 2.683ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_6'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.734ns (Levels of Logic = 3)
  Source:            orion/hcnt_6_LDC (LATCH)
  Destination:       SRAM_ADDR<11> (PAD)
  Source Clock:      orion/_i000009_6 falling

  Data Path: orion/hcnt_6_LDC to SRAM_ADDR<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.581   1.032  orion/hcnt_6_LDC (orion/hcnt_6_LDC)
     LUT3:I0->O           11   0.235   1.039  orion/hcnt_61 (orion/hcnt_6)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a51 (SRAM_ADDR_11_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_11_OBUF (SRAM_ADDR<11>)
    ----------------------------------------
    Total                      6.734ns (3.982ns logic, 2.752ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.549ns (Levels of Logic = 3)
  Source:            orion/hcnt_5_LDC (LATCH)
  Destination:       SRAM_ADDR<10> (PAD)
  Source Clock:      orion/_i000009_5 falling

  Data Path: orion/hcnt_5_LDC to SRAM_ADDR<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  orion/hcnt_5_LDC (orion/hcnt_5_LDC)
     LUT3:I0->O            9   0.235   0.976  orion/hcnt_51 (orion/hcnt_5)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a41 (SRAM_ADDR_10_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_10_OBUF (SRAM_ADDR<10>)
    ----------------------------------------
    Total                      6.549ns (3.982ns logic, 2.567ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.581ns (Levels of Logic = 3)
  Source:            orion/hcnt_4_LDC (LATCH)
  Destination:       SRAM_ADDR<9> (PAD)
  Source Clock:      orion/_i000009_4 falling

  Data Path: orion/hcnt_4_LDC to SRAM_ADDR<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.581   0.910  orion/hcnt_4_LDC (orion/hcnt_4_LDC)
     LUT3:I0->O           10   0.235   1.008  orion/hcnt_41 (orion/hcnt_4)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a211 (SRAM_ADDR_9_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_9_OBUF (SRAM_ADDR<9>)
    ----------------------------------------
    Total                      6.581ns (3.982ns logic, 2.599ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/_i000009_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.625ns (Levels of Logic = 3)
  Source:            orion/hcnt_3_LDC (LATCH)
  Destination:       SRAM_ADDR<8> (PAD)
  Source Clock:      orion/_i000009_3 falling

  Data Path: orion/hcnt_3_LDC to SRAM_ADDR<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  orion/hcnt_3_LDC (orion/hcnt_3_LDC)
     LUT3:I0->O           10   0.235   1.008  orion/hcnt_31 (orion/hcnt_3)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a201 (SRAM_ADDR_8_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_8_OBUF (SRAM_ADDR<8>)
    ----------------------------------------
    Total                      6.625ns (3.982ns logic, 2.643ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'orion/hcnt<9>_inv'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.213ns (Levels of Logic = 2)
  Source:            orion/vcnt_7 (FF)
  Destination:       SRAM_ADDR<7> (PAD)
  Source Clock:      orion/hcnt<9>_inv rising

  Data Path: orion/vcnt_7 to SRAM_ADDR<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.525   0.841  orion/vcnt_7 (orion/vcnt_7)
     LUT6:I5->O            1   0.254   0.681  orion/Mmux_a191 (SRAM_ADDR_7_OBUF)
     OBUF:I->O                 2.912          SRAM_ADDR_7_OBUF (SRAM_ADDR<7>)
    ----------------------------------------
    Total                      5.213ns (3.691ns logic, 1.522ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.016ns (Levels of Logic = 3)
  Source:            SRAM_DQ<7> (PAD)
  Destination:       SRAM_DQ<7> (PAD)

  Data Path: SRAM_DQ<7> to SRAM_DQ<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.682  SRAM_DQ_7_IOBUF (N261)
     LUT5:I4->O            5   0.254   0.840  d<7>LogicTrst1 (d<7>)
     IOBUF:I->IO               2.912          SRAM_DQ_7_IOBUF (SRAM_DQ<7>)
    ----------------------------------------
    Total                      6.016ns (4.494ns logic, 1.522ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK50
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
CLK50                        |    7.726|    3.115|   15.085|         |
orion/_i000009_0             |         |    7.887|    7.887|         |
orion/_i000009_1             |         |    7.851|    7.851|         |
orion/_i000009_2             |         |    7.630|    7.630|         |
orion/_i000009_3             |         |    5.695|         |         |
orion/_i000009_4             |         |    5.755|         |         |
orion/_i000009_5             |         |    6.049|         |         |
orion/_i000009_6             |         |    6.080|         |         |
orion/_i000009_7             |         |    5.944|         |         |
orion/_i000009_8             |         |    5.610|         |         |
orion/_i000009_9             |         |    5.603|         |         |
orion/clk_cpu                |    7.190|         |    6.791|         |
orion/del_0                  |    2.729|         |         |         |
orion/hcnt<9>_inv            |    3.972|         |         |         |
orion/orionkey/cpm           |         |         |    1.690|         |
orion/orionkey/keyb_int      |    3.005|         |         |         |
orion/receiver/RxD_data_ready|    2.938|         |         |         |
orion/t80inst/WR_n           |    7.166|         |    6.565|         |
orion/uart_clk               |    3.194|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/_i000009_9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/del_0    |         |         |    2.729|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/clk_cpu
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
CLK50                          |   11.821|    9.066|         |         |
orion/_i000009_0               |         |   11.982|         |         |
orion/_i000009_1               |         |   11.946|         |         |
orion/_i000009_2               |         |   11.725|         |         |
orion/clk_cpu                  |   12.446|         |         |         |
orion/csf767_dataO[3]_AND_463_o|         |    4.329|         |         |
orion/csf767_dataO[4]_AND_461_o|         |    6.106|         |         |
orion/orionkey/keyb_int        |    1.723|         |         |         |
orion/orionkey/rom             |    5.945|         |         |         |
orion/receiver/RxD_data_ready  |    5.599|         |         |         |
orion/sck_buf                  |         |    5.070|         |         |
orion/t80inst/RD_n             |    4.849|         |         |         |
orion/t80inst/WR_n             |   10.660|         |         |         |
orion/uart_clk                 |    6.764|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/csf767_dataO[3]_AND_463_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
orion/clk_cpu     |         |         |    7.130|         |
orion/t80inst/WR_n|         |         |    7.106|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/csf767_dataO[4]_AND_461_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
orion/clk_cpu     |         |         |    7.130|         |
orion/t80inst/WR_n|         |         |    7.106|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/del_0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK50           |    5.812|         |         |         |
orion/_i000009_0|         |    5.180|         |         |
orion/_i000009_1|         |    4.925|         |         |
orion/_i000009_2|         |    4.963|         |         |
orion/_i000009_3|         |    5.538|         |         |
orion/_i000009_4|         |    5.599|         |         |
orion/_i000009_5|         |    5.634|         |         |
orion/_i000009_6|         |    5.973|         |         |
orion/_i000009_7|         |    5.474|         |         |
orion/_i000009_8|         |    4.921|         |         |
orion/_i000009_9|         |    4.643|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/hcnt<9>_inv
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
orion/hcnt<9>_inv|    4.556|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/orionkey/cpm
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
orion/orionkey/cpm|    1.749|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/orionkey/keyb_int
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
orion/clk_cpu     |    3.245|         |         |         |
orion/t80inst/WR_n|    1.508|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/orionkey/rom
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
orion/clk_cpu                  |    7.234|         |         |         |
orion/csf767_dataO[3]_AND_463_o|         |    2.130|         |         |
orion/csf767_dataO[4]_AND_461_o|         |    1.844|         |         |
orion/orionkey/rom             |    2.049|         |         |         |
orion/t80inst/WR_n             |    7.210|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/receiver/RxD_data_ready
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
orion/clk_cpu     |    3.245|         |         |         |
orion/t80inst/WR_n|    1.508|         |         |         |
orion/uart_clk    |    1.324|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/sck_buf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
orion/sck_buf  |         |         |    1.364|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/t80inst/RD_n
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
orion/clk_cpu     |    5.766|         |         |         |
orion/t80inst/WR_n|    5.742|         |         |         |
orion/uart_clk    |    2.110|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/t80inst/WR_n
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLK50             |         |    4.499|         |         |
orion/clk_cpu     |    6.764|         |         |         |
orion/t80inst/WR_n|    6.245|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock orion/uart_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    1.579|         |         |         |
orion/uart_clk |    4.273|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.22 secs
 
--> 


Total memory usage is 444976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  114 (   0 filtered)
Number of infos    :   49 (   0 filtered)

