read_verilog -sv ../top.v
proc
design -save first
tee -o result.log design -import first top
