Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  4 16:05:28 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file exam2_B_timing_summary_routed.rpt -pb exam2_B_timing_summary_routed.pb -rpx exam2_B_timing_summary_routed.rpx -warn_on_violation
| Design       : exam2_B
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cnt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: guess_password_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line53/num_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line54/num_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: set_password_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.937       -5.162                     11                 2060        0.047        0.000                      0                 2060        4.500        0.000                       0                   762  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.937       -5.162                     11                 1384        0.047        0.000                      0                 1384        4.500        0.000                       0                   762  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.039        0.000                      0                  676        0.254        0.000                      0                  676  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -0.937ns,  Total Violation       -5.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 kd/key_down_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.896ns  (logic 5.652ns (51.872%)  route 5.244ns (48.128%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  kd/key_down_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[117]/Q
                         net (fo=2, routed)           1.089     6.608    kd/key_down[117]
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.732 r  kd/task_finish_i_106/O
                         net (fo=1, routed)           0.000     6.732    kd/task_finish_i_106_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     6.977 r  kd/task_finish_reg_i_49/O
                         net (fo=1, routed)           0.000     6.977    kd/task_finish_reg_i_49_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     7.081 r  kd/task_finish_reg_i_21/O
                         net (fo=1, routed)           0.801     7.882    kd/task_finish_reg_i_21_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.198 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.198    kd/task_finish_i_8_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.443    kd/task_finish_reg_i_4_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.230    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.546 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.764    10.309    kd/set_11
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.433 r  kd/guess_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.623    kd/guess_password[14]_i_19_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.160 r  kd/guess_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.407    11.568    kd/guess_password3[7]
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.302    11.870 r  kd/guess_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.870    kd/guess_password[8]_i_9_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  kd/guess_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.271    kd/guess_password_reg[8]_i_3_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  kd/guess_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.577    13.182    kd/guess_password_reg[14]_i_7_n_6
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.485 r  kd/guess_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.485    kd/guess_password[12]_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.886 r  kd/guess_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.886    kd/guess_password_reg[12]_i_2_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.220 r  kd/guess_password_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.733    14.953    kd/p_0_in[11]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    15.636 r  kd/guess_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.636    kd/guess_password_reg[12]_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.959 r  kd/guess_password_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.959    guess_password0[14]
    SLICE_X38Y77         FDRE                                         r  guess_password_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.421    14.762    clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  guess_password_reg[14]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.109    15.022    guess_password_reg[14]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.959    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 kd/key_down_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.792ns  (logic 5.548ns (51.408%)  route 5.244ns (48.592%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  kd/key_down_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[117]/Q
                         net (fo=2, routed)           1.089     6.608    kd/key_down[117]
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.732 r  kd/task_finish_i_106/O
                         net (fo=1, routed)           0.000     6.732    kd/task_finish_i_106_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     6.977 r  kd/task_finish_reg_i_49/O
                         net (fo=1, routed)           0.000     6.977    kd/task_finish_reg_i_49_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     7.081 r  kd/task_finish_reg_i_21/O
                         net (fo=1, routed)           0.801     7.882    kd/task_finish_reg_i_21_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.198 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.198    kd/task_finish_i_8_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.443    kd/task_finish_reg_i_4_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.230    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.546 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.764    10.309    kd/set_11
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.433 r  kd/guess_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.623    kd/guess_password[14]_i_19_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.160 r  kd/guess_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.407    11.568    kd/guess_password3[7]
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.302    11.870 r  kd/guess_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.870    kd/guess_password[8]_i_9_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  kd/guess_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.271    kd/guess_password_reg[8]_i_3_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  kd/guess_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.577    13.182    kd/guess_password_reg[14]_i_7_n_6
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.485 r  kd/guess_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.485    kd/guess_password[12]_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.886 r  kd/guess_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.886    kd/guess_password_reg[12]_i_2_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.220 r  kd/guess_password_reg[14]_i_4/O[1]
                         net (fo=1, routed)           0.733    14.953    kd/p_0_in[11]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    15.636 r  kd/guess_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.636    kd/guess_password_reg[12]_i_1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.855 r  kd/guess_password_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.855    guess_password0[13]
    SLICE_X38Y77         FDRE                                         r  guess_password_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.421    14.762    clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  guess_password_reg[13]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.109    15.022    guess_password_reg[13]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.855    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 kd/key_down_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 5.366ns (50.872%)  route 5.182ns (49.128%))
  Logic Levels:           15  (CARRY4=7 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  kd/key_down_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[247]/Q
                         net (fo=2, routed)           1.003     6.522    kd/key_down[247]
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.646 r  kd/task_finish_i_74/O
                         net (fo=1, routed)           0.000     6.646    kd/task_finish_i_74_n_0
    SLICE_X36Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     6.891 r  kd/task_finish_reg_i_33/O
                         net (fo=1, routed)           0.000     6.891    kd/task_finish_reg_i_33_n_0
    SLICE_X36Y68         MUXF8 (Prop_muxf8_I0_O)      0.104     6.995 r  kd/task_finish_reg_i_13/O
                         net (fo=1, routed)           0.971     7.966    kd/task_finish_reg_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.282 r  kd/task_finish_i_6/O
                         net (fo=1, routed)           0.000     8.282    kd/task_finish_i_6_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.499 r  kd/task_finish_reg_i_3/O
                         net (fo=2, routed)           0.000     8.499    kd/task_finish_reg_i_3_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     8.593 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.276    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.592 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.702    10.294    kd/set_11
    SLICE_X35Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.418 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.608    kd/set_password[14]_i_19_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.128 r  kd/set_password_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.009    11.137    kd/set_password_reg[14]_i_13_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.356 r  kd/set_password_reg[14]_i_10/O[0]
                         net (fo=1, routed)           0.583    11.939    kd/set_password3[9]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    12.784 r  kd/set_password_reg[14]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.784    kd/set_password_reg[14]_i_7_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.118 r  kd/set_password_reg[14]_i_5/O[1]
                         net (fo=1, routed)           0.586    13.704    kd/set_password_reg[14]_i_5_n_6
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    14.408 r  kd/set_password_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.408    kd/set_password_reg[14]_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.630 r  kd/set_password_reg[14]_i_3/O[0]
                         net (fo=1, routed)           0.455    15.085    kd/p_0_in__0[14]
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.526    15.611 r  kd/set_password_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.611    set_password0[14]
    SLICE_X31Y77         FDRE                                         r  set_password_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.421    14.762    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  set_password_reg[14]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.062    14.975    set_password_reg[14]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -15.611    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.624ns  (required time - arrival time)
  Source:                 kd/key_down_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 5.476ns (51.745%)  route 5.107ns (48.255%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  kd/key_down_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[117]/Q
                         net (fo=2, routed)           1.089     6.608    kd/key_down[117]
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.732 r  kd/task_finish_i_106/O
                         net (fo=1, routed)           0.000     6.732    kd/task_finish_i_106_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     6.977 r  kd/task_finish_reg_i_49/O
                         net (fo=1, routed)           0.000     6.977    kd/task_finish_reg_i_49_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     7.081 r  kd/task_finish_reg_i_21/O
                         net (fo=1, routed)           0.801     7.882    kd/task_finish_reg_i_21_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.198 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.198    kd/task_finish_i_8_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.443    kd/task_finish_reg_i_4_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.230    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.546 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.764    10.309    kd/set_11
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.433 r  kd/guess_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.623    kd/guess_password[14]_i_19_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.160 r  kd/guess_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.407    11.568    kd/guess_password3[7]
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.302    11.870 r  kd/guess_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.870    kd/guess_password[8]_i_9_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  kd/guess_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.271    kd/guess_password_reg[8]_i_3_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  kd/guess_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.577    13.182    kd/guess_password_reg[14]_i_7_n_6
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.485 r  kd/guess_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.485    kd/guess_password[12]_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.886 r  kd/guess_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.886    kd/guess_password_reg[12]_i_2_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.108 r  kd/guess_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.595    14.703    kd/p_0_in[10]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942    15.645 r  kd/guess_password_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.645    guess_password0[12]
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[12]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.109    15.021    guess_password_reg[12]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -0.624    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 kd/key_down_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.518ns  (logic 5.411ns (51.447%)  route 5.107ns (48.553%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  kd/key_down_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[117]/Q
                         net (fo=2, routed)           1.089     6.608    kd/key_down[117]
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.732 r  kd/task_finish_i_106/O
                         net (fo=1, routed)           0.000     6.732    kd/task_finish_i_106_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     6.977 r  kd/task_finish_reg_i_49/O
                         net (fo=1, routed)           0.000     6.977    kd/task_finish_reg_i_49_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     7.081 r  kd/task_finish_reg_i_21/O
                         net (fo=1, routed)           0.801     7.882    kd/task_finish_reg_i_21_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.198 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.198    kd/task_finish_i_8_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.443    kd/task_finish_reg_i_4_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.230    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.546 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.764    10.309    kd/set_11
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.433 r  kd/guess_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.623    kd/guess_password[14]_i_19_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.160 r  kd/guess_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.407    11.568    kd/guess_password3[7]
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.302    11.870 r  kd/guess_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.870    kd/guess_password[8]_i_9_n_0
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.271 r  kd/guess_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.271    kd/guess_password_reg[8]_i_3_n_0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.605 r  kd/guess_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.577    13.182    kd/guess_password_reg[14]_i_7_n_6
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.485 r  kd/guess_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.485    kd/guess_password[12]_i_4_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.886 r  kd/guess_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.886    kd/guess_password_reg[12]_i_2_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.108 r  kd/guess_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.595    14.703    kd/p_0_in[10]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    15.580 r  kd/guess_password_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.580    guess_password0[11]
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[11]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.109    15.021    guess_password_reg[11]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 kd/key_down_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.411ns  (logic 5.577ns (53.569%)  route 4.834ns (46.431%))
  Logic Levels:           17  (CARRY4=7 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  kd/key_down_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[247]/Q
                         net (fo=2, routed)           1.003     6.522    kd/key_down[247]
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.646 r  kd/task_finish_i_74/O
                         net (fo=1, routed)           0.000     6.646    kd/task_finish_i_74_n_0
    SLICE_X36Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     6.891 r  kd/task_finish_reg_i_33/O
                         net (fo=1, routed)           0.000     6.891    kd/task_finish_reg_i_33_n_0
    SLICE_X36Y68         MUXF8 (Prop_muxf8_I0_O)      0.104     6.995 r  kd/task_finish_reg_i_13/O
                         net (fo=1, routed)           0.971     7.966    kd/task_finish_reg_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.282 r  kd/task_finish_i_6/O
                         net (fo=1, routed)           0.000     8.282    kd/task_finish_i_6_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.499 r  kd/task_finish_reg_i_3/O
                         net (fo=2, routed)           0.000     8.499    kd/task_finish_reg_i_3_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     8.593 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.276    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.592 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.702    10.294    kd/set_11
    SLICE_X35Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.418 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.608    kd/set_password[14]_i_19_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.155 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.323    11.477    kd/set_password3[7]
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.301    11.778 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.778    kd/set_password[8]_i_9_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.179 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.009    12.188    kd/set_password_reg[8]_i_3_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.499    13.021    kd/set_password_reg[14]_i_7_n_6
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.324    kd/set_password[12]_i_4_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.725 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.725    kd/set_password_reg[12]_i_2_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.947 r  kd/set_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.455    14.402    kd/p_0_in__0[10]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    15.251 r  kd/set_password_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.251    kd/set_password_reg[12]_i_1_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.474 r  kd/set_password_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.474    set_password0[13]
    SLICE_X31Y77         FDRE                                         r  set_password_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.421    14.762    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  set_password_reg[13]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.062    14.975    set_password_reg[13]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -15.474    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 kd/key_down_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.278ns  (logic 5.444ns (52.968%)  route 4.834ns (47.032%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  kd/key_down_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[247]/Q
                         net (fo=2, routed)           1.003     6.522    kd/key_down[247]
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.646 r  kd/task_finish_i_74/O
                         net (fo=1, routed)           0.000     6.646    kd/task_finish_i_74_n_0
    SLICE_X36Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     6.891 r  kd/task_finish_reg_i_33/O
                         net (fo=1, routed)           0.000     6.891    kd/task_finish_reg_i_33_n_0
    SLICE_X36Y68         MUXF8 (Prop_muxf8_I0_O)      0.104     6.995 r  kd/task_finish_reg_i_13/O
                         net (fo=1, routed)           0.971     7.966    kd/task_finish_reg_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.282 r  kd/task_finish_i_6/O
                         net (fo=1, routed)           0.000     8.282    kd/task_finish_i_6_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.499 r  kd/task_finish_reg_i_3/O
                         net (fo=2, routed)           0.000     8.499    kd/task_finish_reg_i_3_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     8.593 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.276    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.592 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.702    10.294    kd/set_11
    SLICE_X35Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.418 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.608    kd/set_password[14]_i_19_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.155 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.323    11.477    kd/set_password3[7]
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.301    11.778 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.778    kd/set_password[8]_i_9_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.179 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.009    12.188    kd/set_password_reg[8]_i_3_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.499    13.021    kd/set_password_reg[14]_i_7_n_6
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.324    kd/set_password[12]_i_4_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.725 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.725    kd/set_password_reg[12]_i_2_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.947 r  kd/set_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.455    14.402    kd/p_0_in__0[10]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939    15.341 r  kd/set_password_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.341    set_password0[12]
    SLICE_X31Y76         FDRE                                         r  set_password_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  set_password_reg[12]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.062    14.974    set_password_reg[12]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.306ns  (required time - arrival time)
  Source:                 kd/key_down_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_password_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.218ns  (logic 5.384ns (52.692%)  route 4.834ns (47.308%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  kd/key_down_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[247]/Q
                         net (fo=2, routed)           1.003     6.522    kd/key_down[247]
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.124     6.646 r  kd/task_finish_i_74/O
                         net (fo=1, routed)           0.000     6.646    kd/task_finish_i_74_n_0
    SLICE_X36Y68         MUXF7 (Prop_muxf7_I1_O)      0.245     6.891 r  kd/task_finish_reg_i_33/O
                         net (fo=1, routed)           0.000     6.891    kd/task_finish_reg_i_33_n_0
    SLICE_X36Y68         MUXF8 (Prop_muxf8_I0_O)      0.104     6.995 r  kd/task_finish_reg_i_13/O
                         net (fo=1, routed)           0.971     7.966    kd/task_finish_reg_i_13_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.282 r  kd/task_finish_i_6/O
                         net (fo=1, routed)           0.000     8.282    kd/task_finish_i_6_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.499 r  kd/task_finish_reg_i_3/O
                         net (fo=2, routed)           0.000     8.499    kd/task_finish_reg_i_3_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     8.593 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.276    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.592 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          0.702    10.294    kd/set_11
    SLICE_X35Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.418 r  kd/set_password[14]_i_19/O
                         net (fo=1, routed)           0.190    10.608    kd/set_password[14]_i_19_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.155 r  kd/set_password_reg[14]_i_13/O[2]
                         net (fo=2, routed)           0.323    11.477    kd/set_password3[7]
    SLICE_X33Y74         LUT5 (Prop_lut5_I4_O)        0.301    11.778 r  kd/set_password[8]_i_9/O
                         net (fo=1, routed)           0.000    11.778    kd/set_password[8]_i_9_n_0
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.179 r  kd/set_password_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.009    12.188    kd/set_password_reg[8]_i_3_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.522 r  kd/set_password_reg[14]_i_7/O[1]
                         net (fo=1, routed)           0.499    13.021    kd/set_password_reg[14]_i_7_n_6
    SLICE_X32Y75         LUT2 (Prop_lut2_I1_O)        0.303    13.324 r  kd/set_password[12]_i_4/O
                         net (fo=1, routed)           0.000    13.324    kd/set_password[12]_i_4_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.725 r  kd/set_password_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.725    kd/set_password_reg[12]_i_2_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.947 r  kd/set_password_reg[14]_i_4/O[0]
                         net (fo=1, routed)           0.455    14.402    kd/p_0_in__0[10]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    15.281 r  kd/set_password_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.281    set_password0[11]
    SLICE_X31Y76         FDRE                                         r  set_password_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  set_password_reg[11]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.062    14.974    set_password_reg[11]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                 -0.306    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 kd/key_down_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.190ns  (logic 4.485ns (44.014%)  route 5.705ns (55.986%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  kd/key_down_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[117]/Q
                         net (fo=2, routed)           1.089     6.608    kd/key_down[117]
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.732 r  kd/task_finish_i_106/O
                         net (fo=1, routed)           0.000     6.732    kd/task_finish_i_106_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     6.977 r  kd/task_finish_reg_i_49/O
                         net (fo=1, routed)           0.000     6.977    kd/task_finish_reg_i_49_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     7.081 r  kd/task_finish_reg_i_21/O
                         net (fo=1, routed)           0.801     7.882    kd/task_finish_reg_i_21_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.198 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.198    kd/task_finish_i_8_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.443    kd/task_finish_reg_i_4_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.230    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.546 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          1.068    10.614    kd/set_11
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.738 r  kd/guess_password[8]_i_8/O
                         net (fo=1, routed)           0.763    11.501    kd/guess_password2[4]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    11.908 r  kd/guess_password_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.550    12.458    kd/guess_password_reg[8]_i_3_n_6
    SLICE_X39Y74         LUT2 (Prop_lut2_I1_O)        0.303    12.761 r  kd/guess_password[8]_i_4/O
                         net (fo=1, routed)           0.000    12.761    kd/guess_password[8]_i_4_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.162 r  kd/guess_password_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.171    kd/guess_password_reg[8]_i_2_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.505 r  kd/guess_password_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.742    14.247    kd/p_0_in[7]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    14.930 r  kd/guess_password_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    kd/guess_password_reg[8]_i_1_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.253 r  kd/guess_password_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.253    guess_password0[10]
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[10]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.109    15.021    guess_password_reg[10]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 kd/key_down_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guess_password_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.086ns  (logic 4.381ns (43.437%)  route 5.705ns (56.563%))
  Logic Levels:           14  (CARRY4=5 LUT2=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.542     5.063    kd/clk_IBUF_BUFG
    SLICE_X31Y68         FDCE                                         r  kd/key_down_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.456     5.519 r  kd/key_down_reg[117]/Q
                         net (fo=2, routed)           1.089     6.608    kd/key_down[117]
    SLICE_X35Y69         LUT6 (Prop_lut6_I3_O)        0.124     6.732 r  kd/task_finish_i_106/O
                         net (fo=1, routed)           0.000     6.732    kd/task_finish_i_106_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     6.977 r  kd/task_finish_reg_i_49/O
                         net (fo=1, routed)           0.000     6.977    kd/task_finish_reg_i_49_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     7.081 r  kd/task_finish_reg_i_21/O
                         net (fo=1, routed)           0.801     7.882    kd/task_finish_reg_i_21_n_0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.316     8.198 r  kd/task_finish_i_8/O
                         net (fo=1, routed)           0.000     8.198    kd/task_finish_i_8_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.443 r  kd/task_finish_reg_i_4/O
                         net (fo=2, routed)           0.000     8.443    kd/task_finish_reg_i_4_n_0
    SLICE_X35Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.547 r  kd/guess_4_reg[3]_i_5/O
                         net (fo=21, routed)          0.683     9.230    kd/guess_4_reg[3]_i_5_n_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.316     9.546 r  kd/guess_4[3]_i_4/O
                         net (fo=92, routed)          1.068    10.614    kd/set_11
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.124    10.738 r  kd/guess_password[8]_i_8/O
                         net (fo=1, routed)           0.763    11.501    kd/guess_password2[4]
    SLICE_X39Y71         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    11.908 r  kd/guess_password_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.550    12.458    kd/guess_password_reg[8]_i_3_n_6
    SLICE_X39Y74         LUT2 (Prop_lut2_I1_O)        0.303    12.761 r  kd/guess_password[8]_i_4/O
                         net (fo=1, routed)           0.000    12.761    kd/guess_password[8]_i_4_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.162 r  kd/guess_password_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.171    kd/guess_password_reg[8]_i_2_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.505 r  kd/guess_password_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.742    14.247    kd/p_0_in[7]
    SLICE_X38Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    14.930 r  kd/guess_password_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.930    kd/guess_password_reg[8]_i_1_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.149 r  kd/guess_password_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.149    guess_password0[9]
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X38Y76         FDRE                                         r  guess_password_reg[9]/C
                         clock pessimism              0.187    14.948    
                         clock uncertainty           -0.035    14.912    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.109    15.021    guess_password_reg[9]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -15.149    
  -------------------------------------------------------------------
                         slack                                 -0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.226ns (56.185%)  route 0.176ns (43.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.176     1.748    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[9]
    SLICE_X35Y56         LUT5 (Prop_lut5_I3_O)        0.098     1.846 r  kd/inst/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.846    kd/inst/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X35Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.828     1.956    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.092     1.799    kd/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.045%)  route 0.177ns (43.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.561     1.444    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.128     1.572 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[9]/Q
                         net (fo=4, routed)           0.177     1.749    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[9]
    SLICE_X35Y56         LUT5 (Prop_lut5_I2_O)        0.098     1.847 r  kd/inst/inst/Ps2Interface_i/ps2_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.847    kd/inst/inst/Ps2Interface_i/ps2_clk_out_next
    SLICE_X35Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.828     1.956    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.091     1.798    kd/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 kd/been_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/op/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.591%)  route 0.242ns (65.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.559     1.442    kd/clk_IBUF_BUFG
    SLICE_X36Y61         FDCE                                         r  kd/been_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  kd/been_ready_reg/Q
                         net (fo=3, routed)           0.242     1.812    kd/op/pb_debounced_delay_reg_0
    SLICE_X34Y64         FDRE                                         r  kd/op/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.823     1.951    kd/op/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  kd/op/pb_debounced_delay_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y64         FDRE (Hold_fdre_C_D)         0.006     1.708    kd/op/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[297]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.911%)  route 0.256ns (55.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.556     1.439    kd/clk_IBUF_BUFG
    SLICE_X38Y66         FDCE                                         r  kd/key_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  kd/key_reg[8]_rep__2/Q
                         net (fo=64, routed)          0.256     1.860    kd/key_reg[8]_rep__2_n_0
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.905 r  kd/key_down[297]_i_1/O
                         net (fo=1, routed)           0.000     1.905    kd/p_0_in_0[297]
    SLICE_X32Y67         FDCE                                         r  kd/key_down_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.821     1.949    kd/clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  kd/key_down_reg[297]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.091     1.791    kd/key_down_reg[297]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.637%)  route 0.295ns (61.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y52         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/Q
                         net (fo=20, routed)          0.295     1.882    kd/inst/inst/Ps2Interface_i/state_next1
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.045     1.927 r  kd/inst/inst/Ps2Interface_i/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.927    kd/inst/inst/Ps2Interface_i/counter[5]_i_1_n_0
    SLICE_X32Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.830     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y52         FDCE (Hold_fdce_C_D)         0.091     1.800    kd/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.189ns (37.681%)  route 0.313ns (62.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.313     1.899    kd/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X36Y56         LUT4 (Prop_lut4_I3_O)        0.048     1.947 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.947    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X36Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.829     1.957    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.107     1.815    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.306%)  route 0.313ns (62.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.313     1.899    kd/inst/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X36Y56         LUT4 (Prop_lut4_I2_O)        0.045     1.944 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.944    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1_n_0
    SLICE_X36Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.829     1.957    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y56         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.091     1.799    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.065     1.651    kd/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X29Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.696 r  kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.696    kd/inst/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X29Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y51         FDPE (Hold_fdpe_C_D)         0.091     1.549    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[225]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.019%)  route 0.330ns (63.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.557     1.440    kd/clk_IBUF_BUFG
    SLICE_X36Y64         FDCE                                         r  kd/key_reg[8]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  kd/key_reg[8]_rep__1/Q
                         net (fo=64, routed)          0.330     1.912    kd/key_reg[8]_rep__1_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.957 r  kd/key_down[225]_i_1/O
                         net (fo=1, routed)           0.000     1.957    kd/p_0_in_0[225]
    SLICE_X33Y66         FDCE                                         r  kd/key_down_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.822     1.950    kd/clk_IBUF_BUFG
    SLICE_X33Y66         FDCE                                         r  kd/key_down_reg[225]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y66         FDCE (Hold_fdce_C_D)         0.091     1.792    kd/key_down_reg[225]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[317]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.026%)  route 0.341ns (61.974%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.556     1.439    kd/clk_IBUF_BUFG
    SLICE_X38Y66         FDCE                                         r  kd/key_reg[8]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  kd/key_reg[8]_rep__2/Q
                         net (fo=64, routed)          0.341     1.944    kd/key_reg[8]_rep__2_n_0
    SLICE_X34Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.989 r  kd/key_down[317]_i_1/O
                         net (fo=1, routed)           0.000     1.989    kd/p_0_in_0[317]
    SLICE_X34Y67         FDCE                                         r  kd/key_down_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.820     1.948    kd/clk_IBUF_BUFG
    SLICE_X34Y67         FDCE                                         r  kd/key_down_reg[317]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y67         FDCE (Hold_fdce_C_D)         0.120     1.819    kd/key_down_reg[317]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y77   guess_password_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y72   guess_password_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y74   guess_password_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y74   guess_password_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y74   guess_password_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75   guess_password_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75   guess_password_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75   guess_password_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75   guess_password_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70   kd/key_down_reg[160]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y68   kd/key_down_reg[161]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   kd/key_down_reg[162]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y69   kd/key_down_reg[163]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y68   kd/key_down_reg[166]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y69   kd/key_down_reg[167]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   kd/key_down_reg[170]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y70   kd/key_down_reg[171]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y70   kd/key_down_reg[174]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y70   kd/key_down_reg[175]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77   guess_password_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y77   guess_password_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y74   guess_password_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y74   guess_password_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y74   guess_password_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   guess_password_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   guess_password_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   guess_password_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   guess_password_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   guess_password_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[246]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.456ns (5.442%)  route 7.923ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.923    13.466    kd/rst2
    SLICE_X37Y68         FDCE                                         f  kd/key_down_reg[246]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.425    14.766    kd/clk_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  kd/key_down_reg[246]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.505    kd/key_down_reg[246]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[251]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.456ns (5.442%)  route 7.923ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.923    13.466    kd/rst2
    SLICE_X37Y68         FDCE                                         f  kd/key_down_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.425    14.766    kd/clk_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  kd/key_down_reg[251]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.505    kd/key_down_reg[251]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[255]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 0.456ns (5.442%)  route 7.923ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.923    13.466    kd/rst2
    SLICE_X37Y68         FDCE                                         f  kd/key_down_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.425    14.766    kd/clk_IBUF_BUFG
    SLICE_X37Y68         FDCE                                         r  kd/key_down_reg[255]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X37Y68         FDCE (Recov_fdce_C_CLR)     -0.405    14.505    kd/key_down_reg[255]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X31Y66         FDCE                                         f  kd/key_down_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  kd/key_down_reg[12]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    kd/key_down_reg[12]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X31Y66         FDCE                                         f  kd/key_down_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  kd/key_down_reg[4]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    kd/key_down_reg[4]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X31Y66         FDCE                                         f  kd/key_down_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  kd/key_down_reg[5]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    kd/key_down_reg[5]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X31Y66         FDCE                                         f  kd/key_down_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X31Y66         FDCE                                         r  kd/key_down_reg[8]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X31Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.508    kd/key_down_reg[8]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[136]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X30Y66         FDCE                                         f  kd/key_down_reg[136]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  kd/key_down_reg[136]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.319    14.594    kd/key_down_reg[136]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[73]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X30Y66         FDCE                                         f  kd/key_down_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  kd/key_down_reg[73]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.319    14.594    kd/key_down_reg[73]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[76]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.456ns (5.589%)  route 7.704ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.566     5.087    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         7.704    13.247    kd/rst2
    SLICE_X30Y66         FDCE                                         f  kd/key_down_reg[76]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         1.428    14.769    kd/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  kd/key_down_reg[76]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X30Y66         FDCE (Recov_fdce_C_CLR)     -0.319    14.594    kd/key_down_reg[76]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.911%)  route 0.287ns (67.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.287     1.876    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y51         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.830     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    kd/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.173%)  route 0.342ns (70.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.342     1.930    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.830     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    kd/inst/inst/Ps2Interface_i/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.414%)  route 0.393ns (73.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.393     1.981    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y51         FDPE                                         f  kd/inst/inst/Ps2Interface_i/data_inter_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/data_inter_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.620    kd/inst/inst/Ps2Interface_i/data_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.414%)  route 0.393ns (73.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.393     1.981    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X29Y51         FDPE                                         f  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X29Y51         FDPE                                         r  kd/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.620    kd/inst/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.200%)  route 0.397ns (73.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.397     1.985    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y51         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.200%)  route 0.397ns (73.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.397     1.985    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y51         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.200%)  route 0.397ns (73.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.397     1.985    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y51         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    kd/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.200%)  route 0.397ns (73.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.397     1.985    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X28Y51         FDCE                                         f  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.832     1.959    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X28Y51         FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X28Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    kd/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.149%)  route 0.398ns (73.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.398     1.986    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.830     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 db12/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.149%)  route 0.398ns (73.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.564     1.447    db12/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  db12/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  db12/pb_one_pulse_reg/Q
                         net (fo=683, routed)         0.398     1.986    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X37Y52         FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=761, routed)         0.830     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X37Y52         FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.364    





