// Seed: 1968307618
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input uwire id_8,
    input tri0 id_9
);
  assign id_7 = -1;
  parameter id_11 = 1;
  wor  id_12;
  wire id_13;
  assign id_12 = -1;
  assign id_13 = id_2;
  parameter id_14 = id_11;
  wire id_15;
  assign module_1.id_14 = 0;
  wire id_16;
  logic id_17;
  logic [-1  ==  1 'b0 : 1 'b0] id_18 = {{id_18, id_13} {id_2 == 1}};
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    input wire id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    output uwire id_17,
    input tri1 id_18,
    input uwire id_19,
    output tri0 id_20,
    input tri1 id_21
    , id_28, id_29,
    input tri id_22,
    input tri0 id_23
    , id_30,
    input supply1 id_24,
    input tri0 id_25,
    input supply0 id_26
);
  wire  id_31;
  logic id_32;
  ;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_10,
      id_4,
      id_9,
      id_5,
      id_20,
      id_13,
      id_7,
      id_12
  );
  localparam id_33 = 1;
  wire id_34;
  assign id_28 = -1'b0;
endmodule
