└Root     | FIRDecimatorRAMInputs | [38:0]  | 39 | [38:0] 
 ├WR_ADDR | RTLBitArray           | [38:29] | 10 | [38:0][38:29]
 ├WR      | Boolean               | [28]    | 1  | [38:0][28]
 ├RD_ADDR | RTLBitArray           | [27:18] | 10 | [38:0][27:18]
 ├RD      | Boolean               | [17]    | 1  | [38:0][17]
 ├DIN     | RTLBitArray           | [16:1]  | 16 | [38:0][16:1]
 └CE      | Boolean               | [0]     | 1  | [38:0][0]