<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_mig_7series_0_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_mig_7series_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_v10_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_dlmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_dlmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_dlmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_v10_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_ilmb_v10_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_dlmb_v10_1_synth_1"/>
	</Run>
	<Run Id="design_1_rst_mig_7series_0_81M_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_rst_mig_7series_0_81M_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lmb_bram_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_ilmb_bram_if_cntlr_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_ilmb_bram_if_cntlr_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_mdm_1_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_mdm_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_mig_7series_0_200M_0_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_rst_mig_7series_0_200M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_uartlite_0_0_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_mig_7series_0_1_synth_1"/>
		<Parent Id="design_1_dlmb_v10_1_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_ilmb_v10_1_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_81M_1_synth_1"/>
		<Parent Id="design_1_lmb_bram_1_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_mdm_1_1_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_200M_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Takuya/Documents/GitHub/nexys_a7_test/spi_test/spi_test.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_mig_7series_0_1_synth_1"/>
		<Parent Id="design_1_dlmb_v10_1_synth_1"/>
		<Parent Id="design_1_dlmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_ilmb_v10_1_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_81M_1_synth_1"/>
		<Parent Id="design_1_lmb_bram_1_synth_1"/>
		<Parent Id="design_1_ilmb_bram_if_cntlr_1_synth_1"/>
		<Parent Id="design_1_mdm_1_1_synth_1"/>
		<Parent Id="design_1_rst_mig_7series_0_200M_0_synth_1"/>
		<Parent Id="design_1_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="design_1_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

