{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638486015715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638486015725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 02:00:15 2021 " "Processing started: Fri Dec 03 02:00:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638486015725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486015725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486015725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638486016293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638486016293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seven_segment_4_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/seven_segment_4_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_4_digits " "Found entity 1: seven_segment_4_digits" {  } { { "source/seven_segment_4_digits.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/seven_segment_4_digits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027202 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.sv(94) " "Verilog HDL Module Instantiation warning at top.sv(94): ignored dangling comma in List of Port Connections" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1638486027205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_fetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_fetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_fetcher " "Found entity 1: sys_array_fetcher" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_cell " "Found entity 1: sys_array_cell" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_basic " "Found entity 1: sys_array_basic" {  } { { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027219 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"generate\";  expecting \"end\" shift_reg.sv(29) " "Verilog HDL syntax error at shift_reg.sv(29) near text: \"generate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638486027223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endgenerate\";  expecting \"end\" shift_reg.sv(33) " "Verilog HDL syntax error at shift_reg.sv(33) near text: \"endgenerate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638486027223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"generate\";  expecting \"end\" shift_reg.sv(46) " "Verilog HDL syntax error at shift_reg.sv(46) near text: \"generate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638486027223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endgenerate\";  expecting \"end\" shift_reg.sv(50) " "Verilog HDL syntax error at shift_reg.sv(50) near text: \"endgenerate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638486027223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"generate\";  expecting \"end\" shift_reg.sv(55) " "Verilog HDL syntax error at shift_reg.sv(55) near text: \"generate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 55 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638486027223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endgenerate\";  expecting \"end\" shift_reg.sv(59) " "Verilog HDL syntax error at shift_reg.sv(59) near text: \"endgenerate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1638486027223 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_reg shift_reg.sv(1) " "Ignored design unit \"shift_reg\" at shift_reg.sv(1) due to previous errors" {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1638486027224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_reg.sv 0 0 " "Found 0 design units, including 0 entities, in source file source/shift_reg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638486027231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638486027275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 03 02:00:27 2021 " "Processing ended: Fri Dec 03 02:00:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638486027275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638486027275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638486027275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027275 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638486027873 ""}
