#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 24 19:56:40 2021
# Process ID: 17080
# Current directory: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1
# Command line: vivado.exe -log design_1_cnn_fc_i144_o50_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_fc_i144_o50_0_0.tcl
# Log file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1/design_1_cnn_fc_i144_o50_0_0.vds
# Journal file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnn_fc_i144_o50_0_0.tcl -notrace
Command: synth_design -top design_1_cnn_fc_i144_o50_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 370.332 ; gain = 160.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_cnn_fc_i144_o50_0_0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/synth/design_1_cnn_fc_i144_o50_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v:12]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state18 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state22 bound to: 10'b1000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv6_2 bound to: 6'b000010 
	Parameter ap_const_lv6_3 bound to: 6'b000011 
	Parameter ap_const_lv6_4 bound to: 6'b000100 
	Parameter ap_const_lv6_5 bound to: 6'b000101 
	Parameter ap_const_lv6_6 bound to: 6'b000110 
	Parameter ap_const_lv6_7 bound to: 6'b000111 
	Parameter ap_const_lv6_8 bound to: 6'b001000 
	Parameter ap_const_lv6_9 bound to: 6'b001001 
	Parameter ap_const_lv6_A bound to: 6'b001010 
	Parameter ap_const_lv6_B bound to: 6'b001011 
	Parameter ap_const_lv6_C bound to: 6'b001100 
	Parameter ap_const_lv6_D bound to: 6'b001101 
	Parameter ap_const_lv6_E bound to: 6'b001110 
	Parameter ap_const_lv6_F bound to: 6'b001111 
	Parameter ap_const_lv6_10 bound to: 6'b010000 
	Parameter ap_const_lv6_11 bound to: 6'b010001 
	Parameter ap_const_lv6_12 bound to: 6'b010010 
	Parameter ap_const_lv6_13 bound to: 6'b010011 
	Parameter ap_const_lv6_14 bound to: 6'b010100 
	Parameter ap_const_lv6_15 bound to: 6'b010101 
	Parameter ap_const_lv6_16 bound to: 6'b010110 
	Parameter ap_const_lv6_17 bound to: 6'b010111 
	Parameter ap_const_lv6_18 bound to: 6'b011000 
	Parameter ap_const_lv6_19 bound to: 6'b011001 
	Parameter ap_const_lv6_1A bound to: 6'b011010 
	Parameter ap_const_lv6_1B bound to: 6'b011011 
	Parameter ap_const_lv6_1C bound to: 6'b011100 
	Parameter ap_const_lv6_1D bound to: 6'b011101 
	Parameter ap_const_lv6_1E bound to: 6'b011110 
	Parameter ap_const_lv6_1F bound to: 6'b011111 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv6_21 bound to: 6'b100001 
	Parameter ap_const_lv6_22 bound to: 6'b100010 
	Parameter ap_const_lv6_23 bound to: 6'b100011 
	Parameter ap_const_lv6_24 bound to: 6'b100100 
	Parameter ap_const_lv6_25 bound to: 6'b100101 
	Parameter ap_const_lv6_26 bound to: 6'b100110 
	Parameter ap_const_lv6_27 bound to: 6'b100111 
	Parameter ap_const_lv6_28 bound to: 6'b101000 
	Parameter ap_const_lv6_29 bound to: 6'b101001 
	Parameter ap_const_lv6_2A bound to: 6'b101010 
	Parameter ap_const_lv6_2B bound to: 6'b101011 
	Parameter ap_const_lv6_2C bound to: 6'b101100 
	Parameter ap_const_lv6_2D bound to: 6'b101101 
	Parameter ap_const_lv6_2E bound to: 6'b101110 
	Parameter ap_const_lv6_2F bound to: 6'b101111 
	Parameter ap_const_lv6_30 bound to: 6'b110000 
	Parameter ap_const_lv6_31 bound to: 6'b110001 
	Parameter ap_const_lv6_32 bound to: 6'b110010 
	Parameter ap_const_lv6_33 bound to: 6'b110011 
	Parameter ap_const_lv6_34 bound to: 6'b110100 
	Parameter ap_const_lv6_35 bound to: 6'b110101 
	Parameter ap_const_lv6_36 bound to: 6'b110110 
	Parameter ap_const_lv6_37 bound to: 6'b110111 
	Parameter ap_const_lv6_38 bound to: 6'b111000 
	Parameter ap_const_lv6_39 bound to: 6'b111001 
	Parameter ap_const_lv6_3A bound to: 6'b111010 
	Parameter ap_const_lv6_3B bound to: 6'b111011 
	Parameter ap_const_lv6_3C bound to: 6'b111100 
	Parameter ap_const_lv6_3D bound to: 6'b111101 
	Parameter ap_const_lv6_3E bound to: 6'b111110 
	Parameter ap_const_lv6_3F bound to: 6'b111111 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv8_90 bound to: 8'b10010000 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv9_1 bound to: 9'b000000001 
	Parameter ap_const_lv23_0 bound to: 23'b00000000000000000000000 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv31_0 bound to: 31'b0000000000000000000000000000000 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v:202]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50_CTRL_s_axi' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 16'b0000000000000000 
	Parameter ADDR_GIE bound to: 16'b0000000000000100 
	Parameter ADDR_IER bound to: 16'b0000000000001000 
	Parameter ADDR_ISR bound to: 16'b0000000000001100 
	Parameter ADDR_CTRL_DATA_0 bound to: 16'b1101000100000000 
	Parameter ADDR_CTRL_CTRL bound to: 16'b1101000100000100 
	Parameter ADDR_WEIGHT_0_BASE bound to: 16'b0000100000000000 
	Parameter ADDR_WEIGHT_0_HIGH bound to: 16'b0000111111111111 
	Parameter ADDR_WEIGHT_1_BASE bound to: 16'b0001000000000000 
	Parameter ADDR_WEIGHT_1_HIGH bound to: 16'b0001011111111111 
	Parameter ADDR_WEIGHT_2_BASE bound to: 16'b0001100000000000 
	Parameter ADDR_WEIGHT_2_HIGH bound to: 16'b0001111111111111 
	Parameter ADDR_WEIGHT_3_BASE bound to: 16'b0010000000000000 
	Parameter ADDR_WEIGHT_3_HIGH bound to: 16'b0010011111111111 
	Parameter ADDR_WEIGHT_4_BASE bound to: 16'b0010100000000000 
	Parameter ADDR_WEIGHT_4_HIGH bound to: 16'b0010111111111111 
	Parameter ADDR_WEIGHT_5_BASE bound to: 16'b0011000000000000 
	Parameter ADDR_WEIGHT_5_HIGH bound to: 16'b0011011111111111 
	Parameter ADDR_WEIGHT_6_BASE bound to: 16'b0011100000000000 
	Parameter ADDR_WEIGHT_6_HIGH bound to: 16'b0011111111111111 
	Parameter ADDR_WEIGHT_7_BASE bound to: 16'b0100000000000000 
	Parameter ADDR_WEIGHT_7_HIGH bound to: 16'b0100011111111111 
	Parameter ADDR_WEIGHT_8_BASE bound to: 16'b0100100000000000 
	Parameter ADDR_WEIGHT_8_HIGH bound to: 16'b0100111111111111 
	Parameter ADDR_WEIGHT_9_BASE bound to: 16'b0101000000000000 
	Parameter ADDR_WEIGHT_9_HIGH bound to: 16'b0101011111111111 
	Parameter ADDR_WEIGHT_10_BASE bound to: 16'b0101100000000000 
	Parameter ADDR_WEIGHT_10_HIGH bound to: 16'b0101111111111111 
	Parameter ADDR_WEIGHT_11_BASE bound to: 16'b0110000000000000 
	Parameter ADDR_WEIGHT_11_HIGH bound to: 16'b0110011111111111 
	Parameter ADDR_WEIGHT_12_BASE bound to: 16'b0110100000000000 
	Parameter ADDR_WEIGHT_12_HIGH bound to: 16'b0110111111111111 
	Parameter ADDR_WEIGHT_13_BASE bound to: 16'b0111000000000000 
	Parameter ADDR_WEIGHT_13_HIGH bound to: 16'b0111011111111111 
	Parameter ADDR_WEIGHT_14_BASE bound to: 16'b0111100000000000 
	Parameter ADDR_WEIGHT_14_HIGH bound to: 16'b0111111111111111 
	Parameter ADDR_WEIGHT_15_BASE bound to: 16'b1000000000000000 
	Parameter ADDR_WEIGHT_15_HIGH bound to: 16'b1000011111111111 
	Parameter ADDR_WEIGHT_16_BASE bound to: 16'b1000100000000000 
	Parameter ADDR_WEIGHT_16_HIGH bound to: 16'b1000111111111111 
	Parameter ADDR_WEIGHT_17_BASE bound to: 16'b1001000000000000 
	Parameter ADDR_WEIGHT_17_HIGH bound to: 16'b1001011111111111 
	Parameter ADDR_WEIGHT_18_BASE bound to: 16'b1001100000000000 
	Parameter ADDR_WEIGHT_18_HIGH bound to: 16'b1001111111111111 
	Parameter ADDR_WEIGHT_19_BASE bound to: 16'b1010000000000000 
	Parameter ADDR_WEIGHT_19_HIGH bound to: 16'b1010011111111111 
	Parameter ADDR_WEIGHT_20_BASE bound to: 16'b1010100000000000 
	Parameter ADDR_WEIGHT_20_HIGH bound to: 16'b1010111111111111 
	Parameter ADDR_WEIGHT_21_BASE bound to: 16'b1011000000000000 
	Parameter ADDR_WEIGHT_21_HIGH bound to: 16'b1011011111111111 
	Parameter ADDR_WEIGHT_22_BASE bound to: 16'b1011100000000000 
	Parameter ADDR_WEIGHT_22_HIGH bound to: 16'b1011111111111111 
	Parameter ADDR_WEIGHT_23_BASE bound to: 16'b1100000000000000 
	Parameter ADDR_WEIGHT_23_HIGH bound to: 16'b1100011111111111 
	Parameter ADDR_WEIGHT_24_BASE bound to: 16'b1100100000000000 
	Parameter ADDR_WEIGHT_24_HIGH bound to: 16'b1100111111111111 
	Parameter ADDR_BIAS_BASE bound to: 16'b1101000000000000 
	Parameter ADDR_BIAS_HIGH bound to: 16'b1101000011111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50_CTRL_s_axi_ram' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:2429]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 288 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50_CTRL_s_axi_ram' (1#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:2429]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50_CTRL_s_axi_ram__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:2429]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 50 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50_CTRL_s_axi_ram__parameterized0' (1#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:2429]
INFO: [Synth 8-155] case statement is not full and has no default [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:1287]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50_CTRL_s_axi' (2#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'fixed_point_mul' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v:10]
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv23_0 bound to: 23'b00000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50_mbkb' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mbkb.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50_mbkb_MulnS_0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50_mbkb_MulnS_0' (3#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mbkb.v:11]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50_mbkb' (4#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mbkb.v:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v:108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v:110]
INFO: [Synth 8-256] done synthesizing module 'fixed_point_mul' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/fixed_point_mul.v:10]
INFO: [Synth 8-638] synthesizing module 'cnn_fc_i144_o50_mcud' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mcud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50_mcud' (6#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50_mcud.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v:4598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v:4600]
INFO: [Synth 8-256] done synthesizing module 'cnn_fc_i144_o50' (7#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_cnn_fc_i144_o50_0_0' (8#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/synth/design_1_cnn_fc_i144_o50_0_0.v:57]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50_mbkb has unconnected port reset
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 428.859 ; gain = 219.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 428.859 ; gain = 219.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/constraints/cnn_fc_i144_o50_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/constraints/cnn_fc_i144_o50_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 801.137 ; gain = 9.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 801.137 ; gain = 591.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 801.137 ; gain = 591.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:02 . Memory (MB): peak = 801.137 ; gain = 591.395
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ctrl_read_reg_4221_reg' and it is trimmed from '32' to '1' bits. [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/36d1/hdl/verilog/cnn_fc_i144_o50.v:2726]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_2166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_3157_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3764_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_2628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_last_V_fu_3776_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 801.137 ; gain = 591.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |cnn_fc_i144_o50__GB0 |           1|     26473|
|2     |cnn_fc_i144_o50__GB1 |           1|     14332|
|3     |cnn_fc_i144_o50__GB2 |           1|     17776|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 76    
	   2 Input     23 Bit       Adders := 25    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 784   
	               22 Bit    Registers := 25    
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 89    
+---Multipliers : 
	                32x32  Multipliers := 25    
+---RAMs : 
	               9K Bit         RAMs := 25    
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 229   
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 25    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_fc_i144_o50_CTRL_s_axi_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module cnn_fc_i144_o50_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 59    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 27    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_point_mul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
Module cnn_fc_i144_o50_mcud__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 49    
Module cnn_fc_i144_o50_mcud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 49    
Module cnn_fc_i144_o50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 26    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 180   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 54    
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: register cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff1_reg is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
DSP Report: operator cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/tmp_product is absorbed into DSP cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-5546] ROM "exitcond3_fu_3157_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TKEEP[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TSTRB[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TUSER[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TUSER[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TLAST[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[4]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TID[0]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[5]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[4]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[3]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[2]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[1]
WARNING: [Synth 8-3331] design cnn_fc_i144_o50 has unconnected port inStream_TDEST[0]
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[23]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[22]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[21]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[20]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[19]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[18]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[17]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[16]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[15]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[14]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[13]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[12]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[11]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[10]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[9]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[8]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[7]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[6]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[5]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[4]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[3]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[2]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[1]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[0]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[30]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[29]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[28]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[27]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[26]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[25]) is unused and will be removed from module fixed_point_mul__1.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[24]) is unused and will be removed from module fixed_point_mul__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1920/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1933/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1933/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1946/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1946/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1959/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1959/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1972/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1972/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter1_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter2_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter3_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter4_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_2/\tmp_8_reg_5112_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[1]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[2]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[3]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[4]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[5]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[6]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[7]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_2/tmp_8_reg_5112_reg[8]' (FDE) to 'inst/i_3_2/tmp_5_reg_5107_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1914/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1920/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1920/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1927/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1927/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1933/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1933/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1940/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1940/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1946/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1946/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1953/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1953/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1959/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1959/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1966/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1966/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1972/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1972/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1979/a_assign_reg_127_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1/grp_fixed_point_mul_fu_1979/a_assign_reg_127_reg[0]' (FDE) to 'inst/i_3_1/grp_fixed_point_mul_fu_1985/a_assign_reg_127_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:02:41 . Memory (MB): peak = 859.809 ; gain = 650.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|cnn_fc_i144_o50_CTRL_s_axi_ram | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+-------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fixed_point_mul | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|fixed_point_mul | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |cnn_fc_i144_o50__GB0 |           1|     16252|
|2     |cnn_fc_i144_o50__GB1 |           1|      5692|
|3     |cnn_fc_i144_o50__GB2 |           1|     18935|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:35 ; elapsed = 00:03:01 . Memory (MB): peak = 859.809 ; gain = 650.066
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:04:01 . Memory (MB): peak = 914.859 ; gain = 705.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |cnn_fc_i144_o50_GT0 |           1|     40883|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_8086' (FDR) to 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_8085'
INFO: [Synth 8-3886] merging instance 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_4734' (FDR) to 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_8085'
INFO: [Synth 8-3886] merging instance 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_4836' (FDR) to 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_8085'
INFO: [Synth 8-3886] merging instance 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_4530' (FDR) to 'inst/cnn_fc_i144_o50_CTRL_s_axi_Ui_3_8085'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_3/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_3/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_4/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_4/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_5/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_5/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_6/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_6/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_7/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_7/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_8/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_8/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_9/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_9/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_10/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_10/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_11/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_11/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_12/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_12/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_13/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_13/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_14/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_14/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_15/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_15/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_16/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_16/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_17/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_17/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_18/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_18/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_19/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_19/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_20/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_20/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_21/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_21/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_22/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_22/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_23/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_23/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_24/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_weight_24/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:52 ; elapsed = 00:04:27 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:57 ; elapsed = 00:04:32 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:57 ; elapsed = 00:04:32 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:03 ; elapsed = 00:04:39 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:04 ; elapsed = 00:04:39 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:06 ; elapsed = 00:04:41 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:06 ; elapsed = 00:04:42 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn_fc_i144_o50 | ap_pipeline_reg_pp2_iter4_exitcond3_reg_5098_reg[0]                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1862/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1862/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1868/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1868/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1875/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1875/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1881/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1881/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1888/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1888/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1894/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1894/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1901/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1901/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1907/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1907/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1992/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1992/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1855/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1855/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1849/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1849/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1842/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1842/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1836/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1836/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1914/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1920/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1927/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1933/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1940/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1946/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1953/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1959/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1966/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1972/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1979/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1985/ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1985/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1972/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1959/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1946/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1933/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1920/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1914/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1927/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1940/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1953/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1966/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1979/tmp_3_reg_137_reg[6]                             | 4      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn_fc_i144_o50 | grp_fixed_point_mul_fu_1849/ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   958|
|2     |DSP48E1   |    25|
|3     |DSP48E1_2 |    25|
|4     |DSP48E1_3 |    25|
|5     |LUT1      |   565|
|6     |LUT2      |   714|
|7     |LUT3      |  3267|
|8     |LUT4      |   462|
|9     |LUT5      |  2967|
|10    |LUT6      |  2715|
|11    |MUXF7     |   353|
|12    |MUXF8     |   126|
|13    |RAMB36E1  |    26|
|14    |SRL16E    |   202|
|15    |XORCY     |    11|
|16    |FDRE      | 11042|
|17    |FDSE      |   387|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------+-----------------------------------------------+------+
|      |Instance                               |Module                                         |Cells |
+------+---------------------------------------+-----------------------------------------------+------+
|1     |top                                    |                                               | 23870|
|2     |  inst                                 |cnn_fc_i144_o50                                | 23870|
|3     |    cnn_fc_i144_o50_CTRL_s_axi_U       |cnn_fc_i144_o50_CTRL_s_axi                     |  3312|
|4     |      int_bias                         |cnn_fc_i144_o50_CTRL_s_axi_ram__parameterized0 |   152|
|5     |      int_weight_0                     |cnn_fc_i144_o50_CTRL_s_axi_ram                 |    76|
|6     |      int_weight_1                     |cnn_fc_i144_o50_CTRL_s_axi_ram_72              |   156|
|7     |      int_weight_10                    |cnn_fc_i144_o50_CTRL_s_axi_ram_73              |    77|
|8     |      int_weight_11                    |cnn_fc_i144_o50_CTRL_s_axi_ram_74              |   173|
|9     |      int_weight_12                    |cnn_fc_i144_o50_CTRL_s_axi_ram_75              |    78|
|10    |      int_weight_13                    |cnn_fc_i144_o50_CTRL_s_axi_ram_76              |   170|
|11    |      int_weight_14                    |cnn_fc_i144_o50_CTRL_s_axi_ram_77              |   159|
|12    |      int_weight_15                    |cnn_fc_i144_o50_CTRL_s_axi_ram_78              |   133|
|13    |      int_weight_16                    |cnn_fc_i144_o50_CTRL_s_axi_ram_79              |   166|
|14    |      int_weight_17                    |cnn_fc_i144_o50_CTRL_s_axi_ram_80              |   133|
|15    |      int_weight_18                    |cnn_fc_i144_o50_CTRL_s_axi_ram_81              |   101|
|16    |      int_weight_19                    |cnn_fc_i144_o50_CTRL_s_axi_ram_82              |   102|
|17    |      int_weight_2                     |cnn_fc_i144_o50_CTRL_s_axi_ram_83              |   124|
|18    |      int_weight_20                    |cnn_fc_i144_o50_CTRL_s_axi_ram_84              |   134|
|19    |      int_weight_21                    |cnn_fc_i144_o50_CTRL_s_axi_ram_85              |   102|
|20    |      int_weight_22                    |cnn_fc_i144_o50_CTRL_s_axi_ram_86              |   102|
|21    |      int_weight_23                    |cnn_fc_i144_o50_CTRL_s_axi_ram_87              |   134|
|22    |      int_weight_24                    |cnn_fc_i144_o50_CTRL_s_axi_ram_88              |   106|
|23    |      int_weight_3                     |cnn_fc_i144_o50_CTRL_s_axi_ram_89              |    76|
|24    |      int_weight_4                     |cnn_fc_i144_o50_CTRL_s_axi_ram_90              |   108|
|25    |      int_weight_5                     |cnn_fc_i144_o50_CTRL_s_axi_ram_91              |   140|
|26    |      int_weight_6                     |cnn_fc_i144_o50_CTRL_s_axi_ram_92              |    45|
|27    |      int_weight_7                     |cnn_fc_i144_o50_CTRL_s_axi_ram_93              |    77|
|28    |      int_weight_8                     |cnn_fc_i144_o50_CTRL_s_axi_ram_94              |   109|
|29    |      int_weight_9                     |cnn_fc_i144_o50_CTRL_s_axi_ram_95              |    45|
|30    |    grp_fixed_point_mul_fu_1836        |fixed_point_mul                                |   387|
|31    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_70                        |    40|
|32    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_71                |    40|
|33    |    grp_fixed_point_mul_fu_1842        |fixed_point_mul_0                              |   324|
|34    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_68                        |    40|
|35    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_69                |    40|
|36    |    grp_fixed_point_mul_fu_1849        |fixed_point_mul_1                              |   383|
|37    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_66                        |    40|
|38    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_67                |    40|
|39    |    grp_fixed_point_mul_fu_1855        |fixed_point_mul_2                              |   322|
|40    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_64                        |    40|
|41    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_65                |    40|
|42    |    grp_fixed_point_mul_fu_1862        |fixed_point_mul_3                              |   357|
|43    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_62                        |    40|
|44    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_63                |    40|
|45    |    grp_fixed_point_mul_fu_1868        |fixed_point_mul_4                              |   321|
|46    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_60                        |    40|
|47    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_61                |    40|
|48    |    grp_fixed_point_mul_fu_1875        |fixed_point_mul_5                              |   355|
|49    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_58                        |    40|
|50    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_59                |    40|
|51    |    grp_fixed_point_mul_fu_1881        |fixed_point_mul_6                              |   321|
|52    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_56                        |    40|
|53    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_57                |    40|
|54    |    grp_fixed_point_mul_fu_1888        |fixed_point_mul_7                              |   355|
|55    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_54                        |    40|
|56    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_55                |    40|
|57    |    grp_fixed_point_mul_fu_1894        |fixed_point_mul_8                              |   321|
|58    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_52                        |    40|
|59    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_53                |    40|
|60    |    grp_fixed_point_mul_fu_1901        |fixed_point_mul_9                              |   356|
|61    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_50                        |    40|
|62    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_51                |    40|
|63    |    grp_fixed_point_mul_fu_1907        |fixed_point_mul_10                             |   321|
|64    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_48                        |    40|
|65    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_49                |    40|
|66    |    grp_fixed_point_mul_fu_1914        |fixed_point_mul_11                             |   431|
|67    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_46                        |    41|
|68    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_47                |    41|
|69    |    grp_fixed_point_mul_fu_1920        |fixed_point_mul_12                             |   385|
|70    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_44                        |    40|
|71    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_45                |    40|
|72    |    grp_fixed_point_mul_fu_1927        |fixed_point_mul_13                             |   397|
|73    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_42                        |    40|
|74    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_43                |    40|
|75    |    grp_fixed_point_mul_fu_1933        |fixed_point_mul_14                             |   389|
|76    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_40                        |    40|
|77    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_41                |    40|
|78    |    grp_fixed_point_mul_fu_1940        |fixed_point_mul_15                             |   396|
|79    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_38                        |    40|
|80    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_39                |    40|
|81    |    grp_fixed_point_mul_fu_1946        |fixed_point_mul_16                             |   386|
|82    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_36                        |    40|
|83    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_37                |    40|
|84    |    grp_fixed_point_mul_fu_1953        |fixed_point_mul_17                             |   397|
|85    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_34                        |    40|
|86    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_35                |    40|
|87    |    grp_fixed_point_mul_fu_1959        |fixed_point_mul_18                             |   385|
|88    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_32                        |    40|
|89    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_33                |    40|
|90    |    grp_fixed_point_mul_fu_1966        |fixed_point_mul_19                             |   396|
|91    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_30                        |    40|
|92    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_31                |    40|
|93    |    grp_fixed_point_mul_fu_1972        |fixed_point_mul_20                             |   386|
|94    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_28                        |    40|
|95    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_29                |    40|
|96    |    grp_fixed_point_mul_fu_1979        |fixed_point_mul_21                             |   397|
|97    |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_26                        |    40|
|98    |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_27                |    40|
|99    |    grp_fixed_point_mul_fu_1985        |fixed_point_mul_22                             |   386|
|100   |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb_24                        |    40|
|101   |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0_25                |    40|
|102   |    grp_fixed_point_mul_fu_1992        |fixed_point_mul_23                             |   355|
|103   |      cnn_fc_i144_o50_mbkb_U0          |cnn_fc_i144_o50_mbkb                           |    40|
|104   |        cnn_fc_i144_o50_mbkb_MulnS_0_U |cnn_fc_i144_o50_mbkb_MulnS_0                   |    40|
+------+---------------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:06 ; elapsed = 00:04:42 . Memory (MB): peak = 999.598 ; gain = 789.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:26 ; elapsed = 00:04:02 . Memory (MB): peak = 999.598 ; gain = 335.977
Synthesis Optimization Complete : Time (s): cpu = 00:04:06 ; elapsed = 00:04:42 . Memory (MB): peak = 999.598 ; gain = 789.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1070 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/constraints/cnn_fc_i144_o50_ooc.xdc] for cell 'inst'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/constraints/cnn_fc_i144_o50_ooc.xdc:6]
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/constraints/cnn_fc_i144_o50_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
226 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:13 ; elapsed = 00:04:44 . Memory (MB): peak = 999.598 ; gain = 708.254
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1/design_1_cnn_fc_i144_o50_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 999.598 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.598 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/design_1_cnn_fc_i144_o50_0_0.xci
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 999.598 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 103 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_cnn_fc_i144_o50_0_0_synth_1/design_1_cnn_fc_i144_o50_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 999.598 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 999.598 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 20:02:25 2021...
