--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 809811956 paths analyzed, 357 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.336ns.
--------------------------------------------------------------------------------
Slack:                  0.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.290ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.290ns (4.651ns logic, 14.639ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.278ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.278ns (4.731ns logic, 14.547ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.229ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.229ns (4.367ns logic, 14.862ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.217ns (Levels of Logic = 15)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.217ns (4.447ns logic, 14.770ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.191ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y47.B4       net (fanout=12)       0.928   out<0>15
    SLICE_X9Y47.B        Tilo                  0.259   M_state_q_FSM_FFd5-In4
                                                       M_state_q_FSM_FFd3-In14
    SLICE_X9Y51.D6       net (fanout=1)        0.582   M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.191ns (4.651ns logic, 14.540ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.189ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X14Y59.A4      net (fanout=8)        1.270   a[7]_b[7]_div_2_OUT[4]
    SLICE_X14Y59.A       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N57
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y59.C2      net (fanout=8)        1.260   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y59.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[4]_GND_13_o_MUX_370_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171_SW3
    SLICE_X13Y57.D5      net (fanout=2)        0.457   alu1/a[7]_b[7]_div_2/N261
    SLICE_X13Y57.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N190
                                                       alu1/a[7]_b[7]_div_2/o<2>24_SW4
    SLICE_X13Y54.D6      net (fanout=1)        0.863   alu1/a[7]_b[7]_div_2/N190
    SLICE_X13Y54.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_394_o121
    SLICE_X14Y53.BX      net (fanout=2)        0.715   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
    SLICE_X14Y53.DMUX    Tbxd                  0.368   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X14Y52.C5      net (fanout=12)       0.481   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_15_OUT[4]
    SLICE_X14Y52.C       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N384
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_SW1_SW3_G
    SLICE_X16Y52.C2      net (fanout=1)        0.715   alu1/a[7]_b[7]_div_2/N384
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_G
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.189ns (4.933ns logic, 14.256ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.171ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X10Y57.C3      net (fanout=14)       0.655   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X10Y57.C       Tilo                  0.235   M_alu1_b[6]
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW2
    SLICE_X9Y57.D3       net (fanout=1)        0.897   alu1/a[7]_b[7]_div_2/N91
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.171ns (4.632ns logic, 14.539ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.179ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y47.B4       net (fanout=12)       0.928   out<0>15
    SLICE_X9Y47.B        Tilo                  0.259   M_state_q_FSM_FFd5-In4
                                                       M_state_q_FSM_FFd3-In14
    SLICE_X9Y51.D6       net (fanout=1)        0.582   M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.179ns (4.731ns logic, 14.448ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.146ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X9Y52.BX       net (fanout=3)        0.863   M_state_q_FSM_FFd3-In
    SLICE_X9Y52.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.146ns (4.651ns logic, 14.495ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.151ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X7Y56.B4       net (fanout=14)       1.097   M_state_q_FSM_FFd5_1
    SLICE_X7Y56.B        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu1_a171
    SLICE_X6Y57.C6       net (fanout=29)       0.698   M_alu1_a[6]
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.151ns (4.675ns logic, 14.476ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X14Y59.A4      net (fanout=8)        1.270   a[7]_b[7]_div_2_OUT[4]
    SLICE_X14Y59.A       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N57
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y59.C2      net (fanout=8)        1.260   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y59.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[4]_GND_13_o_MUX_370_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171_SW3
    SLICE_X13Y57.D5      net (fanout=2)        0.457   alu1/a[7]_b[7]_div_2/N261
    SLICE_X13Y57.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N190
                                                       alu1/a[7]_b[7]_div_2/o<2>24_SW4
    SLICE_X13Y54.D6      net (fanout=1)        0.863   alu1/a[7]_b[7]_div_2/N190
    SLICE_X13Y54.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_394_o121
    SLICE_X14Y53.BX      net (fanout=2)        0.715   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
    SLICE_X14Y53.DMUX    Tbxd                  0.368   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y52.B5      net (fanout=12)       0.516   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_15_OUT[4]
    SLICE_X16Y52.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_SW1_SW0
    SLICE_X16Y52.D1      net (fanout=1)        0.598   alu1/a[7]_b[7]_div_2/N328
    SLICE_X16Y52.CMUX    Topdc                 0.456   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_F
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (4.978ns logic, 14.174ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.134ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X9Y52.BX       net (fanout=3)        0.863   M_state_q_FSM_FFd3-In
    SLICE_X9Y52.CLK      Tdick                 0.114   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     19.134ns (4.731ns logic, 14.403ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.128ns (Levels of Logic = 15)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X14Y59.A4      net (fanout=8)        1.270   a[7]_b[7]_div_2_OUT[4]
    SLICE_X14Y59.A       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N57
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y59.C2      net (fanout=8)        1.260   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y59.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[4]_GND_13_o_MUX_370_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171_SW3
    SLICE_X13Y57.D5      net (fanout=2)        0.457   alu1/a[7]_b[7]_div_2/N261
    SLICE_X13Y57.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N190
                                                       alu1/a[7]_b[7]_div_2/o<2>24_SW4
    SLICE_X13Y54.D6      net (fanout=1)        0.863   alu1/a[7]_b[7]_div_2/N190
    SLICE_X13Y54.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_394_o121
    SLICE_X14Y53.BX      net (fanout=2)        0.715   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
    SLICE_X14Y53.DMUX    Tbxd                  0.368   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X14Y52.C5      net (fanout=12)       0.481   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_15_OUT[4]
    SLICE_X14Y52.C       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N384
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_SW1_SW3_G
    SLICE_X16Y52.C2      net (fanout=1)        0.715   alu1/a[7]_b[7]_div_2/N384
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_G
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.128ns (4.649ns logic, 14.479ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.128ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y57.B1       net (fanout=9)        0.831   Mmux_io_led<12>11
    SLICE_X7Y57.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu1/a[7]_b[7]_div_2/o<7>121_SW8
    SLICE_X7Y57.A5       net (fanout=1)        0.230   alu1/a[7]_b[7]_div_2/N363
    SLICE_X7Y57.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1
    SLICE_X11Y58.D1      net (fanout=4)        1.202   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
    SLICE_X11Y58.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N272
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW0
    SLICE_X11Y58.C6      net (fanout=1)        0.143   alu1/a[7]_b[7]_div_2/N272
    SLICE_X11Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N272
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_352_o161
    SLICE_X13Y58.C1      net (fanout=16)       0.977   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_346_o
    SLICE_X13Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[5]_GND_13_o_MUX_369_o
                                                       alu1/a[7]_b[7]_div_2/o<3>11_1
    SLICE_X14Y57.B4      net (fanout=3)        0.553   alu1/a[7]_b[7]_div_2/o[3]
    SLICE_X14Y57.B       Tilo                  0.235   alu1/a[7]_GND_13_o_MUX_367_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171
    SLICE_X13Y54.A1      net (fanout=12)       1.439   alu1/a[7]_GND_13_o_MUX_367_o
    SLICE_X13Y54.A       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/o<2>24
    SLICE_X13Y53.C1      net (fanout=17)       0.940   a[7]_b[7]_div_2_OUT[2]
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.128ns (4.600ns logic, 14.528ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.099ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X13Y58.C6      net (fanout=5)        0.900   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X13Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[5]_GND_13_o_MUX_369_o
                                                       alu1/a[7]_b[7]_div_2/o<3>11_1
    SLICE_X14Y57.B4      net (fanout=3)        0.553   alu1/a[7]_b[7]_div_2/o[3]
    SLICE_X14Y57.B       Tilo                  0.235   alu1/a[7]_GND_13_o_MUX_367_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171
    SLICE_X13Y54.A1      net (fanout=12)       1.439   alu1/a[7]_GND_13_o_MUX_367_o
    SLICE_X13Y54.A       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/o<2>24
    SLICE_X13Y53.C1      net (fanout=17)       0.940   a[7]_b[7]_div_2_OUT[2]
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.099ns (4.520ns logic, 14.579ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.110ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X10Y57.C3      net (fanout=14)       0.655   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X10Y57.C       Tilo                  0.235   M_alu1_b[6]
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW2
    SLICE_X9Y57.D3       net (fanout=1)        0.897   alu1/a[7]_b[7]_div_2/N91
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.110ns (4.348ns logic, 14.762ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.087ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X12Y46.D3      net (fanout=16)       0.413   M_alu1_out[0]
    SLICE_X12Y46.D       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       M_state_q_FSM_FFd4-In51_1
    SLICE_X10Y48.D5      net (fanout=1)        0.947   M_state_q_FSM_FFd4-In51
    SLICE_X10Y48.D       Tilo                  0.235   M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X10Y48.C4      net (fanout=1)        0.489   M_state_q_FSM_FFd4-In4
    SLICE_X10Y48.C       Tilo                  0.235   M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X9Y57.AX       net (fanout=2)        1.098   M_state_q_FSM_FFd4-In
    SLICE_X9Y57.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.087ns (4.597ns logic, 14.490ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 15)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X7Y56.B4       net (fanout=14)       1.097   M_state_q_FSM_FFd5_1
    SLICE_X7Y56.B        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu1_a171
    SLICE_X8Y57.C1       net (fanout=29)       1.283   M_alu1_a[6]
    SLICE_X8Y57.C        Tilo                  0.255   M_alu1_b<13>1
                                                       alu1/a[7]_b[7]_div_2/o<4>2_SW4_SW0
    SLICE_X9Y56.C1       net (fanout=3)        0.710   alu1/a[7]_b[7]_div_2/N279
    SLICE_X9Y56.C        Tilo                  0.259   M_state_q_FSM_FFd5_2
                                                       alu1/a[7]_b[7]_div_2/o<4>2_SW4
    SLICE_X11Y58.C5      net (fanout=6)        1.269   alu1/a[7]_b[7]_div_2/N199
    SLICE_X11Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N272
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_352_o161
    SLICE_X13Y58.C1      net (fanout=16)       0.977   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_346_o
    SLICE_X13Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[5]_GND_13_o_MUX_369_o
                                                       alu1/a[7]_b[7]_div_2/o<3>11_1
    SLICE_X14Y57.B4      net (fanout=3)        0.553   alu1/a[7]_b[7]_div_2/o[3]
    SLICE_X14Y57.B       Tilo                  0.235   alu1/a[7]_GND_13_o_MUX_367_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171
    SLICE_X13Y54.A1      net (fanout=12)       1.439   alu1/a[7]_GND_13_o_MUX_367_o
    SLICE_X13Y54.A       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/o<2>24
    SLICE_X13Y53.C1      net (fanout=17)       0.940   a[7]_b[7]_div_2_OUT[2]
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (4.315ns logic, 14.779ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.104ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X14Y59.A4      net (fanout=8)        1.270   a[7]_b[7]_div_2_OUT[4]
    SLICE_X14Y59.A       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N57
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y59.C2      net (fanout=8)        1.260   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y59.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[4]_GND_13_o_MUX_370_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171_SW3
    SLICE_X13Y57.D5      net (fanout=2)        0.457   alu1/a[7]_b[7]_div_2/N261
    SLICE_X13Y57.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N190
                                                       alu1/a[7]_b[7]_div_2/o<2>24_SW4
    SLICE_X13Y54.D6      net (fanout=1)        0.863   alu1/a[7]_b[7]_div_2/N190
    SLICE_X13Y54.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_394_o121
    SLICE_X14Y53.BX      net (fanout=2)        0.715   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
    SLICE_X14Y53.DMUX    Tbxd                  0.368   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y52.A5      net (fanout=12)       0.552   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_15_OUT[4]
    SLICE_X16Y52.A       Tilo                  0.254   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_SW1_SW2_F
    SLICE_X16Y52.C1      net (fanout=1)        0.540   alu1/a[7]_b[7]_div_2/N381
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_G
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.104ns (4.952ns logic, 14.152ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.091ns (Levels of Logic = 15)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X14Y59.A4      net (fanout=8)        1.270   a[7]_b[7]_div_2_OUT[4]
    SLICE_X14Y59.A       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N57
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y59.C2      net (fanout=8)        1.260   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y59.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[4]_GND_13_o_MUX_370_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171_SW3
    SLICE_X13Y57.D5      net (fanout=2)        0.457   alu1/a[7]_b[7]_div_2/N261
    SLICE_X13Y57.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N190
                                                       alu1/a[7]_b[7]_div_2/o<2>24_SW4
    SLICE_X13Y54.D6      net (fanout=1)        0.863   alu1/a[7]_b[7]_div_2/N190
    SLICE_X13Y54.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_394_o121
    SLICE_X14Y53.BX      net (fanout=2)        0.715   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
    SLICE_X14Y53.DMUX    Tbxd                  0.368   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y52.B5      net (fanout=12)       0.516   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_15_OUT[4]
    SLICE_X16Y52.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_SW1_SW0
    SLICE_X16Y52.D1      net (fanout=1)        0.598   alu1/a[7]_b[7]_div_2/N328
    SLICE_X16Y52.CMUX    Topdc                 0.456   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_F
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.091ns (4.694ns logic, 14.397ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.078ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X12Y45.A4      net (fanout=12)       0.585   out<0>15
    SLICE_X12Y45.A       Tilo                  0.254   M_state_q_FSM_FFd3-In3
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X13Y46.A6      net (fanout=1)        0.327   M_state_q_FSM_FFd4-In12
    SLICE_X13Y46.A       Tilo                  0.259   M_state_q_FSM_FFd4-In7
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X10Y48.C5      net (fanout=1)        0.829   M_state_q_FSM_FFd4-In14
    SLICE_X10Y48.C       Tilo                  0.235   M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X9Y57.AX       net (fanout=2)        1.098   M_state_q_FSM_FFd4-In
    SLICE_X9Y57.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.078ns (4.622ns logic, 14.456ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.075ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X12Y46.D3      net (fanout=16)       0.413   M_alu1_out[0]
    SLICE_X12Y46.D       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       M_state_q_FSM_FFd4-In51_1
    SLICE_X10Y48.D5      net (fanout=1)        0.947   M_state_q_FSM_FFd4-In51
    SLICE_X10Y48.D       Tilo                  0.235   M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4-In4
    SLICE_X10Y48.C4      net (fanout=1)        0.489   M_state_q_FSM_FFd4-In4
    SLICE_X10Y48.C       Tilo                  0.235   M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X9Y57.AX       net (fanout=2)        1.098   M_state_q_FSM_FFd4-In
    SLICE_X9Y57.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.075ns (4.677ns logic, 14.398ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.083ns (Levels of Logic = 16)
  Clock Path Skew:      -0.012ns (0.320 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y57.AQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X7Y56.A5       net (fanout=16)       1.040   M_state_q_FSM_FFd4_1
    SLICE_X7Y56.A        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mmux_io_led<14>13_1
    SLICE_X5Y56.A5       net (fanout=1)        0.434   Mmux_io_led<14>13
    SLICE_X5Y56.A        Tilo                  0.259   Mmux_io_led<15>12
                                                       alu1/a[7]_b[7]_div_2/o<7>121_SW0
    SLICE_X8Y58.A4       net (fanout=12)       0.855   alu1/a[7]_b[7]_div_2/N133
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.083ns (4.699ns logic, 14.384ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X7Y56.B4       net (fanout=14)       1.097   M_state_q_FSM_FFd5_1
    SLICE_X7Y56.B        Tilo                  0.259   M_state_q_FSM_FFd2_1
                                                       Mmux_M_alu1_a171
    SLICE_X6Y57.C6       net (fanout=29)       0.698   M_alu1_a[6]
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (4.391ns logic, 14.699ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X14Y59.A4      net (fanout=8)        1.270   a[7]_b[7]_div_2_OUT[4]
    SLICE_X14Y59.A       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N57
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut<6>1
    SLICE_X13Y59.C2      net (fanout=8)        1.260   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_11_OUT_Madd_Madd_lut[6]
    SLICE_X13Y59.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[4]_GND_13_o_MUX_370_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171_SW3
    SLICE_X13Y57.D5      net (fanout=2)        0.457   alu1/a[7]_b[7]_div_2/N261
    SLICE_X13Y57.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N190
                                                       alu1/a[7]_b[7]_div_2/o<2>24_SW4
    SLICE_X13Y54.D6      net (fanout=1)        0.863   alu1/a[7]_b[7]_div_2/N190
    SLICE_X13Y54.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_394_o121
    SLICE_X14Y53.BX      net (fanout=2)        0.715   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
    SLICE_X14Y53.DMUX    Tbxd                  0.368   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X14Y52.C5      net (fanout=12)       0.481   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_15_OUT[4]
    SLICE_X14Y52.C       Tilo                  0.235   alu1/a[7]_b[7]_div_2/N384
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_SW1_SW3_G
    SLICE_X16Y52.C2      net (fanout=1)        0.715   alu1/a[7]_b[7]_div_2/N384
    SLICE_X16Y52.CMUX    Tilo                  0.430   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2_G
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y47.B4       net (fanout=12)       0.928   out<0>15
    SLICE_X9Y47.B        Tilo                  0.259   M_state_q_FSM_FFd5-In4
                                                       M_state_q_FSM_FFd3-In14
    SLICE_X9Y51.D6       net (fanout=1)        0.582   M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (4.933ns logic, 14.157ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.066ns (Levels of Logic = 16)
  Clock Path Skew:      -0.022ns (0.315 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X12Y45.A4      net (fanout=12)       0.585   out<0>15
    SLICE_X12Y45.A       Tilo                  0.254   M_state_q_FSM_FFd3-In3
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X13Y46.A6      net (fanout=1)        0.327   M_state_q_FSM_FFd4-In12
    SLICE_X13Y46.A       Tilo                  0.259   M_state_q_FSM_FFd4-In7
                                                       M_state_q_FSM_FFd4-In12
    SLICE_X10Y48.C5      net (fanout=1)        0.829   M_state_q_FSM_FFd4-In14
    SLICE_X10Y48.C       Tilo                  0.235   M_state_q_FSM_FFd4-In4
                                                       M_state_q_FSM_FFd4-In13
    SLICE_X9Y57.AX       net (fanout=2)        1.098   M_state_q_FSM_FFd4-In
    SLICE_X9Y57.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.066ns (4.702ns logic, 14.364ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.087ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y58.A1       net (fanout=9)        1.003   Mmux_io_led<12>11
    SLICE_X7Y58.A        Tilo                  0.259   alu1/a[7]_b[7]_div_2/N342
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_302_o161
    SLICE_X9Y57.A6       net (fanout=2)        0.653   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_296_o
    SLICE_X9Y57.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW8
    SLICE_X9Y57.C2       net (fanout=1)        0.530   alu1/a[7]_b[7]_div_2/N318
    SLICE_X9Y57.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<4>11
    SLICE_X9Y57.D5       net (fanout=8)        0.256   a[7]_b[7]_div_2_OUT[4]
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X13Y58.C6      net (fanout=5)        0.900   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X13Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[5]_GND_13_o_MUX_369_o
                                                       alu1/a[7]_b[7]_div_2/o<3>11_1
    SLICE_X14Y57.B4      net (fanout=3)        0.553   alu1/a[7]_b[7]_div_2/o[3]
    SLICE_X14Y57.B       Tilo                  0.235   alu1/a[7]_GND_13_o_MUX_367_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171
    SLICE_X13Y54.A1      net (fanout=12)       1.439   alu1/a[7]_GND_13_o_MUX_367_o
    SLICE_X13Y54.A       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/o<2>24
    SLICE_X13Y53.C1      net (fanout=17)       0.940   a[7]_b[7]_div_2_OUT[2]
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.087ns (4.600ns logic, 14.487ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.072ns (Levels of Logic = 16)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X10Y57.C3      net (fanout=14)       0.655   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X10Y57.C       Tilo                  0.235   M_alu1_b[6]
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW2
    SLICE_X9Y57.D3       net (fanout=1)        0.897   alu1/a[7]_b[7]_div_2/N91
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y47.B4       net (fanout=12)       0.928   out<0>15
    SLICE_X9Y47.B        Tilo                  0.259   M_state_q_FSM_FFd5-In4
                                                       M_state_q_FSM_FFd3-In14
    SLICE_X9Y51.D6       net (fanout=1)        0.582   M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X6Y56.AX       net (fanout=3)        1.007   M_state_q_FSM_FFd3-In
    SLICE_X6Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     19.072ns (4.632ns logic, 14.440ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.067ns (Levels of Logic = 15)
  Clock Path Skew:      -0.011ns (0.183 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.BQ       Tcko                  0.476   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C2       net (fanout=10)       1.702   M_state_q_FSM_FFd1_2
    SLICE_X6Y56.C        Tilo                  0.235   M_state_q_FSM_FFd1_2
                                                       Mmux_io_led<12>111
    SLICE_X7Y57.B1       net (fanout=9)        0.831   Mmux_io_led<12>11
    SLICE_X7Y57.B        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu1/a[7]_b[7]_div_2/o<7>121_SW8
    SLICE_X7Y57.A5       net (fanout=1)        0.230   alu1/a[7]_b[7]_div_2/N363
    SLICE_X7Y57.A        Tilo                  0.259   M_state_q_FSM_FFd1_1
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_9_OUT_Madd_Madd_lut<5>1
    SLICE_X11Y58.D1      net (fanout=4)        1.202   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_9_OUT_Madd_Madd_lut[5]
    SLICE_X11Y58.D       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N272
                                                       alu1/a[7]_b[7]_div_2/o<4>11_SW0
    SLICE_X11Y58.C6      net (fanout=1)        0.143   alu1/a[7]_b[7]_div_2/N272
    SLICE_X11Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/N272
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_352_o161
    SLICE_X13Y58.C1      net (fanout=16)       0.977   alu1/a[7]_b[7]_div_2/a[6]_GND_13_o_MUX_346_o
    SLICE_X13Y58.C       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[5]_GND_13_o_MUX_369_o
                                                       alu1/a[7]_b[7]_div_2/o<3>11_1
    SLICE_X14Y57.B4      net (fanout=3)        0.553   alu1/a[7]_b[7]_div_2/o[3]
    SLICE_X14Y57.B       Tilo                  0.235   alu1/a[7]_GND_13_o_MUX_367_o
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o171
    SLICE_X13Y54.A1      net (fanout=12)       1.439   alu1/a[7]_GND_13_o_MUX_367_o
    SLICE_X13Y54.A       Tilo                  0.259   alu1/a[7]_b[7]_div_2/a[2]_GND_13_o_MUX_392_o
                                                       alu1/a[7]_b[7]_div_2/o<2>24
    SLICE_X13Y53.C1      net (fanout=17)       0.940   a[7]_b[7]_div_2_OUT[2]
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y46.A5      net (fanout=2)        0.694   alu1/o<0>2
    SLICE_X12Y46.A       Tilo                  0.254   M_state_q_FSM_FFd4-In51
                                                       alu1/out<0>15
    SLICE_X11Y47.C3      net (fanout=16)       0.907   M_alu1_out[0]
    SLICE_X11Y47.C       Tilo                  0.259   N97
                                                       M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D5      net (fanout=1)        0.435   M_state_q_FSM_FFd2-In4
    SLICE_X10Y46.D       Tilo                  0.235   M_state_q_FSM_FFd2-In
                                                       M_state_q_FSM_FFd2-In12
    SLICE_X7Y56.DX       net (fanout=4)        1.977   M_state_q_FSM_FFd2-In
    SLICE_X7Y56.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     19.067ns (4.316ns logic, 14.751ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.060ns (Levels of Logic = 16)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.430   M_state_q_FSM_FFd2_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C4       net (fanout=14)       1.058   M_state_q_FSM_FFd5_1
    SLICE_X6Y58.C        Tilo                  0.235   alu1/a[7]_b[7]_div_2/N349
                                                       M_alu1_b<9>3_1
    SLICE_X6Y57.C1       net (fanout=14)       0.900   M_alu1_b<9>31
    SLICE_X6Y57.C        Tilo                  0.235   M_alu1_b<10>1
                                                       alu1/a[7]_b[7]_div_2/o<5>12_SW2
    SLICE_X8Y58.A6       net (fanout=1)        0.626   alu1/a[7]_b[7]_div_2/N338
    SLICE_X8Y58.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<5>12
    SLICE_X8Y58.B1       net (fanout=14)       0.940   alu1/a[7]_b[7]_div_2_OUT[5]
    SLICE_X8Y58.B        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N322
                                                       alu1/a[7]_b[7]_div_2/o<3>1_SW1
    SLICE_X9Y57.D2       net (fanout=1)        0.712   alu1/a[7]_b[7]_div_2/N90
    SLICE_X9Y57.D        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B1      net (fanout=5)        1.350   alu1/a[7]_b[7]_div_2/o<3>1
    SLICE_X12Y55.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/o<1>1
                                                       alu1/a[7]_b[7]_div_2/Mmux_a[0]_GND_13_o_MUX_374_o131
    SLICE_X12Y57.BX      net (fanout=2)        0.552   alu1/a[7]_b[7]_div_2/a[3]_GND_13_o_MUX_371_o
    SLICE_X12Y57.CMUX    Taxc                  0.376   alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       alu1/a[7]_b[7]_div_2/Madd_GND_13_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X8Y55.A6       net (fanout=6)        0.932   alu1/a[7]_b[7]_div_2/GND_13_o_b[7]_add_13_OUT[4]
    SLICE_X8Y55.A        Tilo                  0.254   alu1/a[7]_b[7]_div_2/N249
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0_SW1
    SLICE_X13Y53.C4      net (fanout=1)        1.058   alu1/a[7]_b[7]_div_2/N74
    SLICE_X13Y53.C       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1_SW0
    SLICE_X13Y53.D2      net (fanout=1)        0.917   alu1/a[7]_b[7]_div_2/N22
    SLICE_X13Y53.D       Tilo                  0.259   alu1/o<1>2
                                                       alu1/a[7]_b[7]_div_2/o<1>1
    SLICE_X16Y52.CX      net (fanout=8)        0.987   alu1/o<1>2
    SLICE_X16Y52.CMUX    Tcxc                  0.182   alu1/a[7]_b[7]_div_2/N328
                                                       alu1/a[7]_b[7]_div_2/o<0>1_SW2
    SLICE_X12Y51.B4      net (fanout=1)        0.817   alu1/a[7]_b[7]_div_2/N28
    SLICE_X12Y51.B       Tilo                  0.254   alu1/a[7]_b[7]_div_2/n0286[3]
                                                       alu1/a[7]_b[7]_div_2/o<0>1
    SLICE_X12Y47.C4      net (fanout=2)        0.768   alu1/o<0>2
    SLICE_X12Y47.C       Tilo                  0.255   M_state_q_FSM_FFd3-In9
                                                       alu1/out<0>15_1
    SLICE_X9Y51.A2       net (fanout=12)       1.218   out<0>15
    SLICE_X9Y51.A        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In12
    SLICE_X9Y51.D3       net (fanout=1)        0.391   M_state_q_FSM_FFd3-In13
    SLICE_X9Y51.D        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In15
    SLICE_X9Y51.C5       net (fanout=1)        0.406   M_state_q_FSM_FFd3-In16
    SLICE_X9Y51.C        Tilo                  0.259   M_state_q_FSM_FFd3-In16
                                                       M_state_q_FSM_FFd3-In23
    SLICE_X7Y55.BX       net (fanout=3)        0.777   M_state_q_FSM_FFd3-In
    SLICE_X7Y55.CLK      Tdick                 0.114   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.060ns (4.651ns logic, 14.409ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X0Y25.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_4/CLK
  Logical resource: M_state_q_FSM_FFd1_4/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.336|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 809811956 paths, 0 nets, and 2460 connections

Design statistics:
   Minimum period:  19.336ns{1}   (Maximum frequency:  51.717MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 19:20:15 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



