// Seed: 2120445419
module module_0 #(
    parameter id_1 = 32'd9
);
  timeprecision 1ps;
  wire _id_1, id_2;
  parameter id_3[id_1 : 1] = 1;
endmodule
module module_1 #(
    parameter id_32 = 32'd59,
    parameter id_39 = 32'd36
) (
    id_1,
    id_2[id_32 : id_39],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28#(.id_29(id_30)),
    id_31,
    _id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    _id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47
);
  output wire id_45;
  output wire id_44;
  output wire id_43;
  inout wire id_42;
  input wire id_41;
  output wire id_40;
  input wire _id_39;
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire _id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  assign id_47 = id_20;
endmodule
