#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x103186070 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0xb7cc44820_0 .var "clk", 0 0;
v0xb7cc448c0_0 .net "done", 0 0, v0x10318bed0_0;  1 drivers
v0xb7cc44960_0 .net "product_max", 63 0, v0xb7cc44280_0;  1 drivers
v0xb7cc44a00_0 .var "rst", 0 0;
E_0xb7d0301c0 .event anyedge, v0x10318bed0_0;
S_0x10317eb60 .scope module, "uut" "solution" 2 10, 3 3 0, S_0x103186070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "product_max";
    .port_info 3 /OUTPUT 1 "done";
P_0x10318b630 .param/l "K_LIMIT" 1 4 3, +C4<00000000000000000000000000001010>;
P_0x10318b670 .param/l "NUM_EDGES" 1 4 2, +C4<00000000000000000000000000001010>;
P_0x10318b6b0 .param/l "NUM_NODES" 1 4 1, +C4<00000000000000000000000000010100>;
P_0x10318b6f0 .param/l "S_DONE" 1 3 35, +C4<00000000000000000000000000000110>;
P_0x10318b730 .param/l "S_FETCH_EDGE" 1 3 30, +C4<00000000000000000000000000000001>;
P_0x10318b770 .param/l "S_FIND_MAX" 1 3 34, +C4<00000000000000000000000000000101>;
P_0x10318b7b0 .param/l "S_FIND_U" 1 3 31, +C4<00000000000000000000000000000010>;
P_0x10318b7f0 .param/l "S_FIND_V" 1 3 32, +C4<00000000000000000000000000000011>;
P_0x10318b830 .param/l "S_INIT" 1 3 29, +C4<00000000000000000000000000000000>;
P_0x10318b870 .param/l "S_UNION" 1 3 33, +C4<00000000000000000000000000000100>;
v0x10318b8b0_0 .net "clk", 0 0, v0xb7cc44820_0;  1 drivers
v0x10317ece0_0 .var "curr_size", 15 0;
v0x10317ed80_0 .var "curr_u", 15 0;
v0x10318be30_0 .var "curr_v", 15 0;
v0x10318bed0_0 .var "done", 0 0;
v0x10318bf70_0 .var/i "edge_idx", 31 0;
v0x10318c010 .array "edge_mem", 9 0, 31 0;
v0xb7cc44000_0 .var "max1", 15 0;
v0xb7cc440a0_0 .var "max2", 15 0;
v0xb7cc44140_0 .var "max3", 15 0;
v0xb7cc441e0 .array "parent", 19 0, 15 0;
v0xb7cc44280_0 .var "product_max", 63 0;
v0xb7cc44320_0 .var "root_u", 15 0;
v0xb7cc443c0_0 .var "root_v", 15 0;
v0xb7cc44460_0 .net "rst", 0 0, v0xb7cc44a00_0;  1 drivers
v0xb7cc44500_0 .var/i "scan_i", 31 0;
v0xb7cc445a0 .array "size_arr", 19 0, 15 0;
v0xb7cc44640_0 .var "state", 3 0;
v0xb7cc446e0_0 .var "u", 15 0;
v0xb7cc44780_0 .var "v", 15 0;
E_0xb7d030200 .event posedge, v0x10318b8b0_0;
    .scope S_0x10317eb60;
T_0 ;
    %vpi_call 3 20 "$readmemh", "../input/input.hex", v0x10318c010 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x10317eb60;
T_1 ;
    %wait E_0xb7d030200;
    %load/vec4 v0xb7cc44460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xb7cc44280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x10318bed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10318bf70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xb7cc44640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb7cc44500_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %load/vec4 v0xb7cc44500_0;
    %pad/s 16;
    %ix/getv/s 3, v0xb7cc44500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb7cc441e0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/getv/s 3, v0xb7cc44500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb7cc445a0, 0, 4;
    %load/vec4 v0xb7cc44500_0;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x10318bf70_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0xb7cc44500_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xb7cc44500_0, 0;
T_1.12 ;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v0x10318bf70_0;
    %cmpi/s 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.13, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb7cc44500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb7cc44000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb7cc440a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0xb7cc44140_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %ix/getv/s 4, v0x10318bf70_0;
    %load/vec4a v0x10318c010, 4;
    %parti/s 16, 16, 6;
    %assign/vec4 v0xb7cc446e0_0, 0;
    %ix/getv/s 4, v0x10318bf70_0;
    %load/vec4a v0x10318c010, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v0xb7cc44780_0, 0;
    %ix/getv/s 4, v0x10318bf70_0;
    %load/vec4a v0x10318c010, 4;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x10317ed80_0, 0;
    %ix/getv/s 4, v0x10318bf70_0;
    %load/vec4a v0x10318c010, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x10318be30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
T_1.14 ;
    %jmp T_1.10;
T_1.5 ;
    %ix/getv 4, v0x10317ed80_0;
    %load/vec4a v0xb7cc441e0, 4;
    %load/vec4 v0x10317ed80_0;
    %cmp/e;
    %jmp/0xz  T_1.15, 4;
    %load/vec4 v0x10317ed80_0;
    %assign/vec4 v0xb7cc44320_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %ix/getv 4, v0x10317ed80_0;
    %load/vec4a v0xb7cc441e0, 4;
    %assign/vec4 v0x10317ed80_0, 0;
T_1.16 ;
    %jmp T_1.10;
T_1.6 ;
    %ix/getv 4, v0x10318be30_0;
    %load/vec4a v0xb7cc441e0, 4;
    %load/vec4 v0x10318be30_0;
    %cmp/e;
    %jmp/0xz  T_1.17, 4;
    %load/vec4 v0x10318be30_0;
    %assign/vec4 v0xb7cc443c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %ix/getv 4, v0x10318be30_0;
    %load/vec4a v0xb7cc441e0, 4;
    %assign/vec4 v0x10318be30_0, 0;
T_1.18 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0xb7cc44320_0;
    %load/vec4 v0xb7cc443c0_0;
    %cmp/ne;
    %jmp/0xz  T_1.19, 4;
    %ix/getv 4, v0xb7cc44320_0;
    %load/vec4a v0xb7cc445a0, 4;
    %ix/getv 4, v0xb7cc443c0_0;
    %load/vec4a v0xb7cc445a0, 4;
    %cmp/u;
    %jmp/0xz  T_1.21, 5;
    %load/vec4 v0xb7cc443c0_0;
    %ix/getv 3, v0xb7cc44320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb7cc441e0, 0, 4;
    %ix/getv 4, v0xb7cc44320_0;
    %load/vec4a v0xb7cc445a0, 4;
    %ix/getv 4, v0xb7cc443c0_0;
    %load/vec4a v0xb7cc445a0, 4;
    %add;
    %ix/getv 3, v0xb7cc443c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb7cc445a0, 0, 4;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0xb7cc44320_0;
    %ix/getv 3, v0xb7cc443c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb7cc441e0, 0, 4;
    %ix/getv 4, v0xb7cc44320_0;
    %load/vec4a v0xb7cc445a0, 4;
    %ix/getv 4, v0xb7cc443c0_0;
    %load/vec4a v0xb7cc445a0, 4;
    %add;
    %ix/getv 3, v0xb7cc44320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb7cc445a0, 0, 4;
T_1.22 ;
T_1.19 ;
    %load/vec4 v0x10318bf70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x10318bf70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %ix/getv/s 4, v0xb7cc44500_0;
    %load/vec4a v0xb7cc441e0, 4;
    %pad/u 32;
    %load/vec4 v0xb7cc44500_0;
    %cmp/e;
    %jmp/0xz  T_1.23, 4;
    %ix/getv/s 4, v0xb7cc44500_0;
    %load/vec4a v0xb7cc445a0, 4;
    %store/vec4 v0x10317ece0_0, 0, 16;
    %load/vec4 v0xb7cc44000_0;
    %load/vec4 v0x10317ece0_0;
    %cmp/u;
    %jmp/0xz  T_1.25, 5;
    %load/vec4 v0xb7cc440a0_0;
    %assign/vec4 v0xb7cc44140_0, 0;
    %load/vec4 v0xb7cc44000_0;
    %assign/vec4 v0xb7cc440a0_0, 0;
    %load/vec4 v0x10317ece0_0;
    %assign/vec4 v0xb7cc44000_0, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0xb7cc440a0_0;
    %load/vec4 v0x10317ece0_0;
    %cmp/u;
    %jmp/0xz  T_1.27, 5;
    %load/vec4 v0xb7cc440a0_0;
    %assign/vec4 v0xb7cc44140_0, 0;
    %load/vec4 v0x10317ece0_0;
    %assign/vec4 v0xb7cc440a0_0, 0;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0xb7cc44140_0;
    %load/vec4 v0x10317ece0_0;
    %cmp/u;
    %jmp/0xz  T_1.29, 5;
    %load/vec4 v0x10317ece0_0;
    %assign/vec4 v0xb7cc44140_0, 0;
T_1.29 ;
T_1.28 ;
T_1.26 ;
T_1.23 ;
    %load/vec4 v0xb7cc44500_0;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xb7cc44640_0, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0xb7cc44500_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xb7cc44500_0, 0;
T_1.32 ;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0xb7cc44000_0;
    %pad/u 64;
    %load/vec4 v0xb7cc440a0_0;
    %pad/u 64;
    %mul;
    %load/vec4 v0xb7cc44140_0;
    %pad/u 64;
    %mul;
    %assign/vec4 v0xb7cc44280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x10318bed0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x103186070;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7cc44820_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0xb7cc44820_0;
    %inv;
    %store/vec4 v0xb7cc44820_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x103186070;
T_3 ;
    %vpi_call 2 23 "$dumpfile", "build/wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x103186070 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb7cc44a00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb7cc44a00_0, 0, 1;
T_3.0 ;
    %load/vec4 v0xb7cc448c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0xb7d0301c0;
    %jmp T_3.0;
T_3.1 ;
    %delay 100000, 0;
    %vpi_call 2 33 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "Simulation Done." {0 0 0};
    %vpi_call 2 35 "$display", "Max Product: %d", v0xb7cc44960_0 {0 0 0};
    %vpi_call 2 36 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x103186070;
T_4 ;
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "Timeout!" {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim/tb.v";
    "src/solution.v";
    "src/params.vh";
