

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 4f0e5ea85e617acf49f7b22768f13a44  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x5625ea78d49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/4096_320_640/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea795270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea795500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea795790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea795a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea795cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea795f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea7961d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea796460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea7966e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea796960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea796be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea796e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea7970e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea797360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea7975e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x5625ea797860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea797a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea797ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea797ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea7980e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea798fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea7991e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea799400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea799620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea799840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x5625ea799a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa31100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa31140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa31180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa311c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa30380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa310e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625ea79c900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625ea79c920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa310e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625ea79c904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x5625eaa310f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc50ebeb90..

GPGPU-Sim PTX: cudaLaunch for 0x0x5625ea78d49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 117991
gpu_sim_insn = 88465408
gpu_ipc =     749.7640
gpu_tot_sim_cycle = 117991
gpu_tot_sim_insn = 88465408
gpu_tot_ipc =     749.7640
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4779% 
gpu_tot_occupancy = 12.4779% 
max_total_param_size = 0
gpu_stall_dramfull = 1105
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.0258
partiton_level_parallism_total  =       9.0258
partiton_level_parallism_util =      16.2776
partiton_level_parallism_util_total  =      16.2776
L2_BW  =     326.9496 GB/Sec
L2_BW_total  =     326.9496 GB/Sec
gpu_total_sim_rate=148931

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 390
	L1D_cache_core[2]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[3]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[4]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 616
	L1D_cache_core[5]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 359
	L1D_cache_core[6]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[7]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 734
	L1D_cache_core[8]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 461
	L1D_cache_core[9]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 503
	L1D_cache_core[10]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 748
	L1D_cache_core[11]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 530
	L1D_cache_core[12]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[13]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[14]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 791
	L1D_cache_core[15]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 579
	L1D_cache_core[16]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 660
	L1D_cache_core[17]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 781
	L1D_cache_core[18]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 864
	L1D_cache_core[19]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[20]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 469
	L1D_cache_core[21]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 363
	L1D_cache_core[22]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[23]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[24]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[25]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 958
	L1D_cache_core[26]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 924
	L1D_cache_core[27]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[28]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659
	L1D_cache_core[29]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[30]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[31]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[32]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[33]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[34]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[35]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 585
	L1D_cache_core[36]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1094
	L1D_cache_core[37]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[38]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 531
	L1D_cache_core[39]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 896
	L1D_cache_core[40]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 837
	L1D_cache_core[41]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 214
	L1D_cache_core[42]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 748
	L1D_cache_core[43]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 656
	L1D_cache_core[44]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 269
	L1D_cache_core[45]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[46]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[47]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
	L1D_cache_core[48]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[49]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 737
	L1D_cache_core[50]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 688
	L1D_cache_core[51]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640
	L1D_cache_core[52]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 904
	L1D_cache_core[53]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1082
	L1D_cache_core[54]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 714
	L1D_cache_core[55]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1087
	L1D_cache_core[56]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 534
	L1D_cache_core[57]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 970
	L1D_cache_core[58]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[59]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341
	L1D_cache_core[60]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[61]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 510
	L1D_cache_core[62]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 351
	L1D_cache_core[63]: Access = 12288, Miss = 12288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 652
	L1D_cache_core[64]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[70]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1064960
	L1D_total_cache_misses = 1064960
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 37537
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.156
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 163840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 901120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8320
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 29217
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3711, 3711, 3711, 3711, 3711, 3711, 3711, 3711, 
gpgpu_n_tot_thrd_icount = 90742784
gpgpu_n_tot_w_icount = 2835712
gpgpu_n_stall_shd_mem = 1455675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 901120
gpgpu_n_mem_write_global = 163840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1802240
gpgpu_n_store_insn = 327680
gpgpu_n_shmem_insn = 8445952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 532480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 423168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1032507
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12265377	W0_Idle:1390598	W0_Scoreboard:6549125	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2835712
single_issue_nums: WS0:708928	WS1:708928	WS2:708928	WS3:708928	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7208960 {8:901120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6553600 {40:163840,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36044800 {40:901120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1310720 {8:163840,}
maxmflatency = 2027 
max_icnt2mem_latency = 1860 
maxmrqlatency = 440 
max_icnt2sh_latency = 630 
averagemflatency = 649 
avg_icnt2mem_latency = 388 
avg_mrq_latency = 22 
avg_icnt2sh_latency = 57 
mrq_lat_table:67830 	34834 	16468 	8619 	19633 	98848 	12791 	1416 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75623 	367748 	476311 	145278 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	132347 	125993 	123710 	120760 	196698 	307319 	58133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	242878 	126859 	127703 	136726 	144176 	133847 	97527 	53679 	1565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	82 	47 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        20        28        16        16        20        16        20        16        28        20        20        20        20        20 
dram[1]:        20        24        20        20        44        44        20        24        16        20        16        20        24        24        32        32 
dram[2]:        19        20        16        24        20        20        20        16        20        20        24        20        20        24        20        20 
dram[3]:        20        20        40        44        20        16        24        20        20        20        20        24        20        20        16        16 
dram[4]:        24        20        28        32        20        20        16        24        20        20        20        20        16        20        20        16 
dram[5]:        16        16        20        24        20        24        24        20        20        32        20        24        24        20        16        16 
dram[6]:        16        32        20        20        16        16        20        20        24        24        24        20        20        40        20        24 
dram[7]:        28        24        16        20        20        24        16        32        20        24        20        16        20        20        20        20 
dram[8]:        20        32        16        20        16        16        28        20        24        20        20        20        20        20        20        20 
dram[9]:        44        44        24        32        20        28        12        16        16        20        20        20        16        20        20        20 
dram[10]:        28        28        16        32        20        20        16        24        20        24        24        24        20        28        20        24 
dram[11]:        16        32        24        24        16        16        24        20        20        20        16        20        20        28        16        20 
dram[12]:        20        28        20        32        12        20        20        20        20        20        20        16        16        20        20        20 
dram[13]:        16        28        28        28        16        24        20        28        20        20        16        20        32        32        16        16 
dram[14]:        16        32        20        20        16        16        20        20        20        20        20        28        16        24        20        24 
dram[15]:        20        44        20        32        20        24        16        20        20        20        20        28        20        20        20        20 
dram[16]:        16        24        20        20        20        16        20        20        20        16        20        16        20        24        20        20 
dram[17]:        24        28        16        20        40        44        16        16        20        16        16        16        16        16        32        20 
dram[18]:        20        20        24        32        20        20        13        28        24        20        24        40        20        24        28        20 
dram[19]:        20        28        20        20        16        16        24        12        20        20        20        20        20        20        16        20 
dram[20]:        20        20        20        20        20        20        16        32        20        20        20        20        20        20        16        20 
dram[21]:        16        24        24        44        20        24        24        28        20        16        16        24        20        20        20        16 
dram[22]:        20        24        24        28        16        16        20        20        16        20        24        24        20        36        20        20 
dram[23]:        24        20        16        20        20        20        16        28        20        20        20        20        20        20        20        20 
dram[24]:        32        32        16        24        32        28        24        28        20        20        20        20        16        20        20        20 
dram[25]:        44        44        24        32        20        20        16        12        20        20        20        20        20        20        20        20 
dram[26]:        28        24        24        32        20        20        16        32        20        24        28        16        28        28        20        40 
dram[27]:        24        24        20        28        20        28        20        24        20        20        24        20        20        24        20        20 
dram[28]:        20        28        32        32        20        20        32        20        20        20        16        16        20        20        24        20 
dram[29]:        20        32        24        24        24        32        44        24        16        20        20        20        20        32        16        20 
dram[30]:        32        32        20        20        16        24        24        20        20        20        20        20        16        28        24        24 
dram[31]:        28        44        24        32        24        24        16        24        20        20        28        20        20        20        20        20 
maximum service time to same row:
dram[0]:     17803     21660     10936     15475     10663      9380     12630     10740      9962     11154     16926     11324     15519      9843     10817      9944 
dram[1]:     11135     14595     10161     11781     14570     14633     11990     16581     11472     10727     10457     11246     14902     15040     11067     11737 
dram[2]:     14625     15639      9623     14799     15691     14364     14023     11082      9899     11175     15867     11645     11381     14893     11511     10624 
dram[3]:     15720     17010     10743     14567     14700     15298     10516     11464     10751     11370     10381     11750      9558     11360     10102     10494 
dram[4]:     10601     20027     12438     21448     11549     11665      9041      9324     10317     11030     11526     11589     10401     11090     10072      9646 
dram[5]:     10991     16615     17590     11362     10315     11400     10285     11038     10693     11954     11284     14945     10629     14530     10987     11618 
dram[6]:     10794     25009      9622     11255      9470     11246     16190     11507     10929     11963     10035      9777     10148     10374      9332     14402 
dram[7]:     10526     15248     15362     16201     14728     20653     17840     20666      9882     12109     10079     11549      9614      9743      9416     11048 
dram[8]:     10001     15962     15252     15250     11442     11805     14792     12726     15115     10087     10481     11501      9602     10947      9522     16633 
dram[9]:     14348     14803     16859     20305      9747     14627     14475     11350     10055     11502     11509     16790     11469     11435     10093     10770 
dram[10]:     12536     14737     11294     11443     10447     11601     11247     14828     14539     10554     11726     12282     11016     15018     10153     15750 
dram[11]:     16962     21921     11755     21155     10147     16222     11309     14586     11471      9310      9377     10754     11011     10902      9950      9603 
dram[12]:     11526     14335     16415     15306      9480     19671      9710     11329     10965     16229      9900      9462     10165     11054      9955     10720 
dram[13]:     15505     24643     15173     16110     10226     16630     16710     16233     12119     11825     11728     10374     11853     11337      9720     10930 
dram[14]:     10713     11554     16501     15116     11871     14812     11055     11172     11287     11376     11108     13995     10491     12005     15939     11071 
dram[15]:     11504     20843     11140     21444     15756     14565     10449     16926     11847     11556     10003     11190      9608     10252     11256     11187 
dram[16]:     15772     14931     11522     11169     11640     11773     11168     11662      9507     10053     11622     11461     11558     11287     10555     11546 
dram[17]:     15578     14806     11039     12017     10128     14626     11008     12726      9978     10991     11938     11331     10621      9984     10904     11905 
dram[18]:     11373     14037     16489     20320     11579     14058     11360     16841     11052      9985     10565     11736     10020     11031     10711      9942 
dram[19]:     10426     15483     16319     15176     16145     15378     14335     12204     11699     11584     11018      9307      9595     11112     12616     10950 
dram[20]:     11305     16357     10885     10464     11099     11200     11351     14784      9905     11618     11455     11332     11019     15870      9587      9820 
dram[21]:     10614     16523     11714     14740      9805     11842     16331     14585     16725     10008     10158     14523      9742     11533     11525      9398 
dram[22]:     25864     15321     16734     12351      9919     10915     12033     14471     11086     10714     11376     11569      9687     10261     10556     11067 
dram[23]:     14422     11368     10229     16117     14582     14583      9429     15663     11275     11890     11253     10547     10458     11388      9994     10715 
dram[24]:     16824     21585     16459     15252     14544     20201      9387     14615     10356     10897     10770     10437      9758     11468     10916     11650 
dram[25]:     14468     20835     16474     20336     10432     11885     16596     14556     10731     11525     11641     10505     10007     10860     11321     10676 
dram[26]:     10766     16304     11339     20340     11103     10120     10980     16351      9955     10926     10742     10621     14569     15020      9877     11815 
dram[27]:     11942     26900     15038     10478     10402     20843     11085      9443     11729     11090     11736     10939      9841     10782     10621     11733 
dram[28]:     15860     14669     16981     27513     14399     14801     11511     12070     11172     11870     11621     10159      9507     10915     11734     11467 
dram[29]:     21717     25353      9936     20453     11454     25069     14895     15400      9937     11708     10260     10629     10560     11367     10038     15096 
dram[30]:     11792     16178     10350     15141      9920     14244     11425      9777      9911     11648     11526     11316      9944     10343     15387     11299 
dram[31]:      8726     12066     11794     21842     11398     14057     10656     13648      9957     10040      9373      9210     10510     11729     10602     10154 
average row accesses per activate:
dram[0]:  6.612500  6.813334  5.988235  6.720000  6.275862  6.717949  5.154639  5.686747  5.847826  5.638298  5.362745  6.760000  6.487805  6.611111  5.827586  6.621622 
dram[1]:  6.059524  5.855422  6.142857  6.153846  5.463158  6.701299  5.837209  5.831326  5.443299  6.144578  4.704762  5.914634  6.068965  6.971428  6.558442  6.902778 
dram[2]:  6.146341  6.653333  5.478724  7.000000  5.420000  5.929412  5.159575  5.213483  5.525773  6.407407  5.813187  6.902778  5.820225  7.757576  5.752688  6.291139 
dram[3]:  6.130952  6.777778  6.370370  6.971428  5.635417  6.265060  4.990000  5.454545  5.709677  6.129412  5.458333  6.770270  5.462366  6.657895  5.918605  5.809524 
dram[4]:  6.291139  6.182927  6.082353  7.343284  5.806452  7.055555  5.030000  6.418919  4.980769  6.108434  5.786517  6.121951  5.010101  7.042253  6.387500  5.952941 
dram[5]:  6.024096  7.014084  6.185185  6.702703  6.109890  5.976470  5.010526  6.315790  5.857143  6.550000  5.267327  5.829545  6.807693  7.185714  6.034483  6.833333 
dram[6]:  6.166667  6.410256  6.216867  6.540541  5.818182  7.478261  5.070707  5.807229  5.247619  5.722222  5.153061  6.278481  6.114943  7.126760  6.085366  6.929577 
dram[7]:  6.192771  6.618421  6.493671  6.736842  5.677083  6.277109  5.561798  5.750000  5.795699  5.840909  5.373737  6.474359  6.011364  7.042857  6.105882  6.797297 
dram[8]:  5.670330  7.114286  5.326530  7.101449  6.136364  7.065790  5.488889  5.901235  5.738636  6.443038  5.788889  6.047619  5.212766  6.736842  5.733333  6.684210 
dram[9]:  6.480000  7.809524  6.378049  5.940476  5.484536  5.747253  5.126316  5.634146  5.370000  6.426829  5.826087  5.988372  5.775281  7.154930  6.058824  7.000000 
dram[10]:  5.585106  6.128205  5.662921  6.315790  5.313131  6.197531  5.588235  5.658823  5.567010  5.858823  5.569892  5.951220  5.771739  6.346154  6.081395  6.929577 
dram[11]:  5.831460  6.739726  6.531646  6.250000  5.677083  6.683544  5.285714  6.342105  5.966667  5.921348  5.151515  6.537500  5.677419  6.531646  5.461538  6.882353 
dram[12]:  6.280488  7.223881  5.988506  6.074074  5.212121  5.923077  6.109756  6.614286  5.009346  6.321429  5.225490  5.641304  6.197674  5.882353  5.602273  7.409091 
dram[13]:  5.931818  6.777778  5.500000  6.227848  5.695652  6.592593  5.297873  5.756098  5.705263  6.024692  5.437500  5.755814  6.083333  6.112500  6.000000  6.500000 
dram[14]:  5.732558  7.104477  5.863636  6.350000  5.851064  6.349398  4.524272  5.913580  6.011111  6.219512  5.489362  5.722222  5.244898  6.896104  5.574468  6.633803 
dram[15]:  5.521739  6.520000  6.350000  6.125000  5.787234  6.308642  5.581395  6.473684  5.458333  6.723684  5.531915  6.034483  6.108434  6.666667  6.238095  6.060976 
dram[16]:  5.543478  6.513158  6.074074  6.597403  6.113636  6.486486  5.597701  5.807229  5.706522  5.755556  5.919540  5.558139  5.822222  6.362500  5.833333  6.789474 
dram[17]:  6.361446  7.041667  6.084337  6.493506  5.734694  6.842105  5.217391  5.552941  5.319588  6.081395  5.343137  6.144578  5.431579  6.177215  5.941176  7.529412 
dram[18]:  6.219512  6.723684  5.919540  7.014493  6.158536  6.567901  4.979798  6.205128  5.340000  6.304878  6.036145  6.972973  6.607595  7.376812  6.308642  6.350000 
dram[19]:  5.527472  6.840000  6.500000  6.329114  6.298851  5.720430  4.761905  5.244186  5.723404  5.904762  5.739130  6.280488  6.637500  6.863014  6.226191  6.298701 
dram[20]:  6.437500  5.941176  5.808989  6.526316  5.821053  6.567901  5.318681  6.293334  6.345238  5.840909  5.284314  5.988506  6.277109  6.777778  5.447917  5.500000 
dram[21]:  6.316456  7.041667  5.591398  6.453333  5.548387  6.164706  5.197917  6.333333  5.383838  6.259259  5.000000  5.965117  5.237113  7.602941  6.325301  6.428571 
dram[22]:  6.337500  6.835617  5.816092  6.891892  5.914894  5.818182  4.774510  5.172043  5.350515  5.898876  5.161905  6.794520  5.758242  7.117647  6.308642  6.826667 
dram[23]:  6.119048  5.579545  5.600000  6.873240  6.190476  6.631579  5.344086  6.024692  5.684210  5.877778  5.106796  5.914634  6.302326  7.098591  5.879518  6.231707 
dram[24]:  6.930555  7.382353  5.319588  6.139241  6.072289  6.166667  4.990099  5.548780  5.303922  6.317073  5.615385  6.313253  5.663043  6.400000  5.897727  6.736111 
dram[25]:  6.180723  6.770270  6.154762  7.176471  5.706522  6.469880  5.090000  5.666667  6.580247  6.303797  5.322917  6.437500  5.873563  6.855263  6.056180  6.943662 
dram[26]:  5.877778  6.573333  6.271605  7.522388  5.330097  6.379747  5.277778  6.722222  5.578948  7.067567  5.942529  6.120482  6.129412  6.605263  5.758621  7.454545 
dram[27]:  5.319588  6.155844  5.397850  6.467533  6.055555  6.423077  4.947917  6.024692  5.306931  6.268293  5.835165  6.195122  6.022472  6.102564  5.557895  6.756757 
dram[28]:  5.797753  6.911765  5.674157  6.512821  5.494949  6.840000  5.879518  6.012658  5.747253  7.784616  4.896226  5.662791  5.591398  6.644737  6.555555  7.070423 
dram[29]:  5.326530  6.594594  5.887640  6.539474  5.782609  6.337500  5.590909  5.804878  5.242424  6.567901  5.280000  5.931035  5.585106  6.371795  5.455555  6.835617 
dram[30]:  6.341464  6.546667  5.489362  6.736111  5.720430  7.040541  5.166667  5.783133  5.515464  6.240506  6.280488  6.705128  5.511111  6.743243  5.888889  6.698630 
dram[31]:  5.772727  7.530303  6.277109  6.861111  5.955555  7.026667  5.157895  5.626506  5.525252  6.345679  5.793103  7.013514  6.746835  6.893333  5.463158  5.935065 
average row locality = 260518/43172 = 6.034420
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       508       504       488       504       528       524       456       444       496       500       508       492       496       468       484       476 
dram[1]:       488       480       496       480       500       516       460       456       488       484       456       472       496       476       484       488 
dram[2]:       484       496       492       504       524       504       444       436       492       492       492       480       484       504       508       484 
dram[3]:       496       484       492       488       524       520       460       452       488       492       488       488       472       496       484       476 
dram[4]:       480       500       500       492       524       508       460       448       472       480       480       484       460       492       488       496 
dram[5]:       484       488       484       496       540       508       432       452       488       496       500       492       492       492       500       480 
dram[6]:       500       488       496       484       496       516       460       452       508       484       468       484       500       496       476       480 
dram[7]:       496       492       492       512       528       520       452       432       496       484       496       492       496       484       496       488 
dram[8]:       496       496       504       488       524       532       452       452       460       488       484       480       460       496       488       504 
dram[9]:       464       488       504       496       516       520       448       436       492       504       496       488       480       496       488       480 
dram[10]:       504       476       488       480       508       500       436       456       496       476       480       468       500       472       496       492 
dram[11]:       496       488       500       496       528       524       444       456       492       504       472       500       500       492       468       468 
dram[12]:       492       484       504       484       500       536       460       436       492       508       496       496       504       480       464       484 
dram[13]:       500       488       488       488       508       528       456       448       500       464       484       472       484       472       484       504 
dram[14]:       472       476       500       508       532       524       424       452       496       492       480       492       484       508       496       464 
dram[15]:       488       488       492       488       528       508       436       464       480       492       484       500       476       480       496       492 
dram[16]:       492       484       472       508       520       480       448       456       492       496       476       456       488       496       500       504 
dram[17]:       512       496       488       500       544       520       440       444       480       496       508       488       480       476       476       500 
dram[18]:       488       500       496       484       488       532       452       456       496       488       464       496       488       500       488       496 
dram[19]:       480       504       500       500       532       532       456       424       500       468       492       496       496       492       500       472 
dram[20]:       496       496       500       496       536       532       444       444       492       488       496       500       484       480       500       460 
dram[21]:       480       500       504       484       500       524       460       448       492       480       460       492       472       508       500       480 
dram[22]:       488       488       488       508       540       512       448       452       480       496       500       480       488       472       488       500 
dram[23]:       496       480       488       488       504       504       456       460       500       500       488       468       508       492       464       500 
dram[24]:       476       500       500       484       488       516       460       428       496       496       480       500       488       496       488       480 
dram[25]:       488       500       500       484       508       536       464       448       488       476       480       492       480       500       508       492 
dram[26]:       504       488       492       500       532       504       432       456       492       500       484       480       492       480       472       492 
dram[27]:       492       472       484       496       528       500       432       464       496       492       496       480       508       460       496       500 
dram[28]:       492       468       488       504       528       508       444       448       480       484       488       468       488       488       500       500 
dram[29]:       496       488       508       496       516       504       448       448       476       508       496       496       496       476       460       492 
dram[30]:       496       488       500       480       516       520       452       452       496       472       480       500       464       484       500       484 
dram[31]:       484       496       504       492       520       524       444       440       504       492       468       496       504       500       492       452 
total dram reads = 249700
bank skew: 544/424 = 1.28
chip skew: 7876/7720 = 1.02
number of total write accesses:
dram[0]:        84        28        84         0        72         0       176       112       168       120       156        60       144        32        92        56 
dram[1]:        84        24        80         0        76         0       168       112       160       104       152        52       128        48        84        36 
dram[2]:        80        12        92         0        72         0       164       112       176       108       148        68       136        32       108        52 
dram[3]:        76        16        96         0        68         0       156       112       172       116       144        52       144        40       100        48 
dram[4]:        68        28        68         0        64         0       172       108       184       108       140        72       144        32        92        40 
dram[5]:        64        40        68         0        64         0       176       112       180       112       128        84       156        44       100        48 
dram[6]:        72        48        80         0        64         0       168       120       172       124       148        48       128        40        92        48 
dram[7]:        72        44        84         0        68         4       172       112       172       120       144        52       132        36        92        60 
dram[8]:        80         8        72         8        64        20       168       104       180        84       148       112       120        64       112        16 
dram[9]:        88        16        76        12        64        12       156       104       180        92       160       108       136        48       108        12 
dram[10]:        84         8        64         0        72         8       156       100       176        88       152        80       124        92       108         0 
dram[11]:        92        16        64        16        68        16       148       104       180        92       152        92       112        96       116         0 
dram[12]:        92         0        68        32        64        12       164       108       176        92       148        92       116        80       116        20 
dram[13]:        88         0        72        16        64        24       168        96       168        96       152        92       108        68       104        12 
dram[14]:        84         0        64         0        72        12       168       108       180        72       144        92       120        92       112        28 
dram[15]:        80         4        64         8        64        12       176       112       176        76       144       100       124        80       112        20 
dram[16]:        72        44        80         0        72         0       156       104       132        88       156        88       144        52       100        48 
dram[17]:        64        44        68         0        72         0       160       112       144       108       148        88       144        48       116        48 
dram[18]:        88        44        76         0        68         0       164       112       152       116       148        80       136        36        92        48 
dram[19]:        92        36        80         0        64         0       176       108       152       112       144        76       140        36        92        52 
dram[20]:        76        36        68         0        68         0       160       112       164       104       172        84       148        32        92        52 
dram[21]:        76        28        64         0        64         0       156       108       164       108       140        84       144        36       100        60 
dram[22]:        76        44        72         8        64         0       156       116       156       116       168        64       144        48        92        48 
dram[23]:        72        44        64         0        64         0       164       112       160       116       152        68       136        48        96        44 
dram[24]:        92         8        64         4        64         8       176       108       180        88       124        96       132        64       124        20 
dram[25]:       100         4        68        16        68         4       180       112       180        88       124        92       124        84       124         4 
dram[26]:       100        20        64        16        68         0       172       112       152        92       132       112       116        88       116         0 
dram[27]:        96         8        72         8        68         4       172        96       160        88       140       112       112        64       128         0 
dram[28]:        96         8        68        16        64        20       176       108       172        88       124        76       128        68       124         8 
dram[29]:       104         0        64         4        64        12       176       112       172        96       128        80       116        84       124        28 
dram[30]:        96        12        64        20        64         4       176       112       156        84       140        92       128        60       120        20 
dram[31]:        96         4        68         8        64        12       184       108       172        88       144        92       116        68       108        20 
total dram writes = 43272
min_bank_accesses = 0!
chip skew: 1384/1308 = 1.06
average mf latency per bank:
dram[0]:       4441      4391      4447      4912      3611      4562      1191      1430       893      1013       970      1300      1074      1511      1275      1340
dram[1]:       4341      4476      4517      5598      4411      4582      1341      1353       909      1039       994      1344      1074      1414      1217      1320
dram[2]:       4174      5439      4417      4899      3659      4854      1224      1274       911      1013      1030      1246      1149      1394      1167      1338
dram[3]:       3861      4861      4201      5624      3826      4371      1180      1474       875       973      1037      1273      1145      1384      1169      1372
dram[4]:       4397      4213      4493      5007      4096      4494      1187      1524       890      1023      1025      1256      1128      1375      1196      1357
dram[5]:       4467      4659      4602      4712      3509      4823      1276      1287       848       990      1004      1151      1047      1315      1183      1398
dram[6]:       4060      4279      4319      6029      4268      4642      1127      1251       852       950      1036      1296      1089      1362      1210      1333
dram[7]:       4185      5004      4359      5359      3620      4710      1122      1400       886      1015      1047      1369      1119      1456      1239      1329
dram[8]:       4107      5094      4159      5253      3945      4049      1208      1390       919      1128      1039      1107      1250      1323      1167      1419
dram[9]:       4504      4949      4437      5092      3997      3904      1222      1594       874      1034       984      1088      1099      1289      1169      1489
dram[10]:       3916      5053      4249      4989      3871      5097      1382      1386       857      1089       998      1233      1074      1227      1133      1439
dram[11]:       4053      4672      4776      5115      3816      4373      1207      1334       885      1073      1031      1153      1140      1205      1238      1573
dram[12]:       4084      5228      4242      5641      4185      3933      1185      1481       890      1024      1017      1152      1132      1262      1215      1474
dram[13]:       3974      5437      4234      5396      4155      4513      1178      1507       890      1104      1054      1218      1202      1314      1224      1486
dram[14]:       4581      5128      4966      4726      3932      4187      1345      1438       856      1172      1079      1152      1164      1148      1203      1528
dram[15]:       4046      4993      4542      4824      4078      4917      1370      1289       877      1090      1022      1078      1141      1205      1132      1402
dram[16]:       3933      4334      4612      5237      3708      5616      1191      1530       958      1072      1016      1248      1062      1336      1132      1253
dram[17]:       4115      4840      4507      5142      3445      5159      1282      1378       990      1019       991      1215      1052      1374      1217      1278
dram[18]:       4104      4350      4474      5621      4661      4079      1191      1238       941      1020      1066      1202      1103      1343      1199      1340
dram[19]:       4659      4495      4298      4884      3977      4104      1118      1403       939      1109      1068      1286      1089      1355      1210      1389
dram[20]:       4149      4511      4038      4909      3432      4367      1258      1304       907      1017      1005      1152      1014      1348      1171      1408
dram[21]:       4233      4279      4204      5614      4265      4459      1246      1535       897      1042      1062      1182      1076      1297      1102      1270
dram[22]:       4328      4817      4933      5067      3595      4428      1469      1329      1001       987       981      1339      1063      1429      1270      1284
dram[23]:       3990      4426      5203      5435      4420      4699      1189      1352       923       968      1031      1346      1070      1377      1280      1298
dram[24]:       4724      4716      4670      5433      4888      4271      1199      1456       874      1124      1074      1103      1115      1248      1102      1480
dram[25]:       4521      4860      4360      5321      4337      4083      1128      1413       879      1198      1167      1162      1200      1178      1068      1493
dram[26]:       3767      4944      4772      5177      3652      4979      1302      1426       962      1040      1077      1158      1144      1276      1202      1457
dram[27]:       3882      5759      4263      5110      3658      5541      1392      1323       895      1075      1024      1118      1119      1348      1087      1409
dram[28]:       3910      5340      4262      4997      3744      4444      1360      1358       873      1092      1091      1282      1109      1254      1105      1373
dram[29]:       3887      5021      4642      5259      4104      4305      1219      1395       948      1069      1100      1208      1117      1292      1197      1337
dram[30]:       4008      5001      4508      5080      3781      4822      1204      1658       890      1109      1078      1112      1177      1247      1057      1465
dram[31]:       4166      4698      4467      5053      4048      4429      1176      1393       877      1102      1081      1140      1119      1221      1133      1538
maximum mf latency per bank:
dram[0]:       1757      1672      1622      1389      1440      1568      1211      1342      1302      1233      1343      1534      1360      1436      1363      1314
dram[1]:       1898      1424      1854      1989      2025      1961      1597      1313      1133      1242      1371      1520      1335      1430      1398      1329
dram[2]:       1899      2001      1995      1365      1433      1984      1350      1300      1084      1070      1361      1486      1344      1430      1397      1253
dram[3]:       1343      1399      1384      1780      1434      1742      1338      1548      1083      1075      1362      1466      1359      1436      1360      1272
dram[4]:       1838      1422      1865      1488      1890      1499      1197      1540      1153      1254      1369      1527      1316      1466      1456      1451
dram[5]:       1901      1687      1981      1383      1413      1721      1193      1165      1142      1158      1336      1501      1272      1405      1417      1380
dram[6]:       1410      1452      1534      1805      1685      1962      1301      1242      1100      1180      1351      1517      1370      1471      1468      1363
dram[7]:       1686      2001      2005      1980      1384      1956      1331      1248      1080      1157      1344      1509      1404      1505      1529      1390
dram[8]:       1901      2001      1429      1539      1759      1961      1324      1491      1254      1338      1231      1304      1397      1291      1363      1445
dram[9]:       1694      1902      2013      2026      1745      1307      1296      1522      1278      1329      1221      1289      1392      1279      1367      1444
dram[10]:       1461      1760      1374      1413      2019      1896      1512      1337      1317      1455      1207      1357      1349      1323      1435      1441
dram[11]:       1815      1470      1865      2005      1771      1958      1216      1298      1267      1398      1207      1338      1329      1322      1425      1440
dram[12]:       1702      1895      1364      2011      1514      1420      1171      1325      1373      1440      1299      1312      1431      1370      1365      1419
dram[13]:       1454      1999      1346      1782      1756      1962      1190      1292      1321      1424      1224      1301      1420      1352      1369      1408
dram[14]:       1797      1487      1856      1462      1788      1435      1195      1315      1328      1485      1217      1243      1450      1272      1375      1399
dram[15]:       1481      1673      1989      1465      2027      1731      1506      1312      1342      1507      1218      1247      1457      1261      1395      1402
dram[16]:       1440      1763      1781      2002      2017      1975      1290      1503      1307      1183      1165      1288      1322      1528      1391      1334
dram[17]:       1542      1697      1648      1706      1379      1689      1299      1354      1309      1204      1282      1281      1341      1558      1385      1353
dram[18]:       1406      1372      1493      1799      1856      1323      1195      1148      1369      1268      1253      1393      1319      1502      1332      1350
dram[19]:       1756      1905      1976      1536      1727      1334      1198      1188      1379      1259      1234      1382      1308      1477      1308      1313
dram[20]:       1757      1629      1352      1443      1421      1686      1263      1319      1256      1131      1303      1490      1271      1487      1380      1360
dram[21]:       1922      1352      1482      1986      2021      1975      1268      1487      1251      1130      1293      1462      1256      1511      1373      1338
dram[22]:       1754      2007      2027      1533      1455      2008      1621      1196      1233      1084      1272      1431      1335      1528      1408      1393
dram[23]:       1321      1414      1768      1655      1774      1748      1313      1226      1309      1119      1272      1431      1368      1544      1443      1381
dram[24]:       1913      1429      2004      1655      1852      1448      1267      1186      1206      1363      1390      1316      1363      1284      1386      1457
dram[25]:       1757      1439      1482      1778      1714      1478      1264      1190      1232      1375      1406      1259      1333      1283      1342      1460
dram[26]:       1354      1434      1764      2024      1417      1978      1298      1337      1169      1295      1284      1157      1311      1308      1395      1500
dram[27]:       1381      1972      1415      1488      1437      2016      1612      1347      1174      1304      1310      1166      1320      1306      1391      1514
dram[28]:       1750      1975      1508      1780      1439      2024      1606      1315      1014      1213      1379      1292      1332      1347      1329      1447
dram[29]:       1532      1897      2002      1970      1743      1358      1299      1311      1007      1218      1350      1292      1343      1339      1340      1454
dram[30]:       1542      1757      1507      1455      1960      1866      1247      1555      1253      1236      1391      1214      1338      1350      1348      1441
dram[31]:       1905      1407      1602      2016      1792      2002      1232      1271      1117      1224      1385      1222      1320      1318      1343      1448
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77462 n_act=1338 n_pre=1322 n_ref_event=0 n_req=8222 n_rd=7876 n_rd_L2_A=0 n_write=0 n_wr_bk=1384 bw_util=0.1045
n_activity=30142 dram_eff=0.3072
bk0: 508a 85254i bk1: 504a 85931i bk2: 488a 85473i bk3: 504a 86084i bk4: 528a 85297i bk5: 524a 86037i bk6: 456a 84646i bk7: 444a 85456i bk8: 496a 84891i bk9: 500a 84939i bk10: 508a 84703i bk11: 492a 85796i bk12: 496a 85211i bk13: 468a 86062i bk14: 484a 85501i bk15: 476a 85805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837266
Row_Buffer_Locality_read = 0.852082
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.308098
Bank_Level_Parallism_Col = 1.864641
Bank_Level_Parallism_Ready = 1.257667
write_to_read_ratio_blp_rw_average = 0.176159
GrpLevelPara = 1.567776 

BW Util details:
bwutil = 0.104518 
total_CMD = 88597 
util_bw = 9260 
Wasted_Col = 11932 
Wasted_Row = 4235 
Idle = 63170 

BW Util Bottlenecks: 
RCDc_limit = 9673 
RCDWRc_limit = 1024 
WTRc_limit = 1081 
RTWc_limit = 3029 
CCDLc_limit = 5308 
rwq = 0 
CCDLc_limit_alone = 5112 
WTRc_limit_alone = 1010 
RTWc_limit_alone = 2904 

Commands details: 
total_CMD = 88597 
n_nop = 77462 
Read = 7876 
Write = 0 
L2_Alloc = 0 
L2_WB = 1384 
n_act = 1338 
n_pre = 1322 
n_ref = 0 
n_req = 8222 
total_req = 9260 

Dual Bus Interface Util: 
issued_total_row = 2660 
issued_total_col = 9260 
Row_Bus_Util =  0.030024 
CoL_Bus_Util = 0.104518 
Either_Row_CoL_Bus_Util = 0.125681 
Issued_on_Two_Bus_Simul_Util = 0.008860 
issued_two_Eff = 0.070498 
queue_avg = 1.512297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=1.5123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77726 n_act=1343 n_pre=1327 n_ref_event=0 n_req=8047 n_rd=7720 n_rd_L2_A=0 n_write=0 n_wr_bk=1308 bw_util=0.1019
n_activity=29831 dram_eff=0.3026
bk0: 488a 85356i bk1: 480a 85788i bk2: 496a 85385i bk3: 480a 86047i bk4: 500a 85042i bk5: 516a 86026i bk6: 460a 84897i bk7: 456a 85324i bk8: 488a 84878i bk9: 484a 85456i bk10: 456a 84527i bk11: 472a 85879i bk12: 496a 85006i bk13: 476a 86079i bk14: 484a 85482i bk15: 488a 86136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833106
Row_Buffer_Locality_read = 0.847668
Row_Buffer_Locality_write = 0.489297
Bank_Level_Parallism = 2.339219
Bank_Level_Parallism_Col = 1.856778
Bank_Level_Parallism_Ready = 1.263957
write_to_read_ratio_blp_rw_average = 0.170450
GrpLevelPara = 1.554611 

BW Util details:
bwutil = 0.101900 
total_CMD = 88597 
util_bw = 9028 
Wasted_Col = 11738 
Wasted_Row = 4153 
Idle = 63678 

BW Util Bottlenecks: 
RCDc_limit = 9499 
RCDWRc_limit = 992 
WTRc_limit = 968 
RTWc_limit = 2884 
CCDLc_limit = 5342 
rwq = 0 
CCDLc_limit_alone = 5105 
WTRc_limit_alone = 871 
RTWc_limit_alone = 2744 

Commands details: 
total_CMD = 88597 
n_nop = 77726 
Read = 7720 
Write = 0 
L2_Alloc = 0 
L2_WB = 1308 
n_act = 1343 
n_pre = 1327 
n_ref = 0 
n_req = 8047 
total_req = 9028 

Dual Bus Interface Util: 
issued_total_row = 2670 
issued_total_col = 9028 
Row_Bus_Util =  0.030136 
CoL_Bus_Util = 0.101900 
Either_Row_CoL_Bus_Util = 0.122702 
Issued_on_Two_Bus_Simul_Util = 0.009334 
issued_two_Eff = 0.076074 
queue_avg = 1.527670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.52767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77550 n_act=1359 n_pre=1343 n_ref_event=0 n_req=8160 n_rd=7820 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1036
n_activity=30191 dram_eff=0.3041
bk0: 484a 85377i bk1: 496a 86066i bk2: 492a 85200i bk3: 504a 86086i bk4: 524a 84773i bk5: 504a 85776i bk6: 444a 84737i bk7: 436a 85344i bk8: 492a 84713i bk9: 492a 85314i bk10: 492a 84772i bk11: 480a 85768i bk12: 484a 85118i bk13: 504a 86110i bk14: 508a 85172i bk15: 484a 85820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833456
Row_Buffer_Locality_read = 0.848466
Row_Buffer_Locality_write = 0.488235
Bank_Level_Parallism = 2.325253
Bank_Level_Parallism_Col = 1.886519
Bank_Level_Parallism_Ready = 1.267211
write_to_read_ratio_blp_rw_average = 0.179092
GrpLevelPara = 1.559794 

BW Util details:
bwutil = 0.103615 
total_CMD = 88597 
util_bw = 9180 
Wasted_Col = 11887 
Wasted_Row = 4550 
Idle = 62980 

BW Util Bottlenecks: 
RCDc_limit = 9692 
RCDWRc_limit = 1019 
WTRc_limit = 958 
RTWc_limit = 3242 
CCDLc_limit = 5404 
rwq = 0 
CCDLc_limit_alone = 5192 
WTRc_limit_alone = 896 
RTWc_limit_alone = 3092 

Commands details: 
total_CMD = 88597 
n_nop = 77550 
Read = 7820 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 1359 
n_pre = 1343 
n_ref = 0 
n_req = 8160 
total_req = 9180 

Dual Bus Interface Util: 
issued_total_row = 2702 
issued_total_col = 9180 
Row_Bus_Util =  0.030498 
CoL_Bus_Util = 0.103615 
Either_Row_CoL_Bus_Util = 0.124688 
Issued_on_Two_Bus_Simul_Util = 0.009425 
issued_two_Eff = 0.075586 
queue_avg = 1.537693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.53769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77532 n_act=1361 n_pre=1345 n_ref_event=0 n_req=8135 n_rd=7800 n_rd_L2_A=0 n_write=0 n_wr_bk=1340 bw_util=0.1032
n_activity=29557 dram_eff=0.3092
bk0: 496a 85466i bk1: 484a 86110i bk2: 492a 85346i bk3: 488a 86096i bk4: 524a 85171i bk5: 520a 85864i bk6: 460a 84598i bk7: 452a 85291i bk8: 488a 84701i bk9: 492a 85157i bk10: 488a 84835i bk11: 488a 85936i bk12: 472a 85044i bk13: 496a 85863i bk14: 484a 85348i bk15: 476a 85811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832698
Row_Buffer_Locality_read = 0.848205
Row_Buffer_Locality_write = 0.471642
Bank_Level_Parallism = 2.332241
Bank_Level_Parallism_Col = 1.871299
Bank_Level_Parallism_Ready = 1.247702
write_to_read_ratio_blp_rw_average = 0.179765
GrpLevelPara = 1.571207 

BW Util details:
bwutil = 0.103164 
total_CMD = 88597 
util_bw = 9140 
Wasted_Col = 11901 
Wasted_Row = 4278 
Idle = 63278 

BW Util Bottlenecks: 
RCDc_limit = 9814 
RCDWRc_limit = 1051 
WTRc_limit = 1008 
RTWc_limit = 3339 
CCDLc_limit = 5562 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 942 
RTWc_limit_alone = 3189 

Commands details: 
total_CMD = 88597 
n_nop = 77532 
Read = 7800 
Write = 0 
L2_Alloc = 0 
L2_WB = 1340 
n_act = 1361 
n_pre = 1345 
n_ref = 0 
n_req = 8135 
total_req = 9140 

Dual Bus Interface Util: 
issued_total_row = 2706 
issued_total_col = 9140 
Row_Bus_Util =  0.030543 
CoL_Bus_Util = 0.103164 
Either_Row_CoL_Bus_Util = 0.124891 
Issued_on_Two_Bus_Simul_Util = 0.008815 
issued_two_Eff = 0.070583 
queue_avg = 1.501891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=1.50189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77589 n_act=1345 n_pre=1329 n_ref_event=0 n_req=8094 n_rd=7764 n_rd_L2_A=0 n_write=0 n_wr_bk=1320 bw_util=0.1025
n_activity=30305 dram_eff=0.2998
bk0: 480a 85484i bk1: 500a 85786i bk2: 500a 85476i bk3: 492a 86127i bk4: 524a 85201i bk5: 508a 86098i bk6: 460a 84393i bk7: 448a 85874i bk8: 472a 84624i bk9: 480a 85629i bk10: 480a 84954i bk11: 484a 85604i bk12: 460a 84736i bk13: 492a 86177i bk14: 488a 85526i bk15: 496a 85607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833828
Row_Buffer_Locality_read = 0.848274
Row_Buffer_Locality_write = 0.493939
Bank_Level_Parallism = 2.278941
Bank_Level_Parallism_Col = 1.817193
Bank_Level_Parallism_Ready = 1.231616
write_to_read_ratio_blp_rw_average = 0.179939
GrpLevelPara = 1.535483 

BW Util details:
bwutil = 0.102532 
total_CMD = 88597 
util_bw = 9084 
Wasted_Col = 12208 
Wasted_Row = 4312 
Idle = 62993 

BW Util Bottlenecks: 
RCDc_limit = 9755 
RCDWRc_limit = 1055 
WTRc_limit = 991 
RTWc_limit = 3008 
CCDLc_limit = 5544 
rwq = 0 
CCDLc_limit_alone = 5326 
WTRc_limit_alone = 914 
RTWc_limit_alone = 2867 

Commands details: 
total_CMD = 88597 
n_nop = 77589 
Read = 7764 
Write = 0 
L2_Alloc = 0 
L2_WB = 1320 
n_act = 1345 
n_pre = 1329 
n_ref = 0 
n_req = 8094 
total_req = 9084 

Dual Bus Interface Util: 
issued_total_row = 2674 
issued_total_col = 9084 
Row_Bus_Util =  0.030182 
CoL_Bus_Util = 0.102532 
Either_Row_CoL_Bus_Util = 0.124248 
Issued_on_Two_Bus_Simul_Util = 0.008465 
issued_two_Eff = 0.068132 
queue_avg = 1.500435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=1.50043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77531 n_act=1323 n_pre=1307 n_ref_event=0 n_req=8168 n_rd=7824 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.1038
n_activity=30055 dram_eff=0.3061
bk0: 484a 85479i bk1: 488a 86107i bk2: 484a 85797i bk3: 496a 86101i bk4: 540a 85116i bk5: 508a 85736i bk6: 432a 84635i bk7: 452a 85656i bk8: 488a 84682i bk9: 496a 85488i bk10: 500a 84475i bk11: 492a 85492i bk12: 492a 85273i bk13: 492a 86113i bk14: 500a 85250i bk15: 480a 85943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838026
Row_Buffer_Locality_read = 0.852761
Row_Buffer_Locality_write = 0.502907
Bank_Level_Parallism = 2.313060
Bank_Level_Parallism_Col = 1.844429
Bank_Level_Parallism_Ready = 1.238587
write_to_read_ratio_blp_rw_average = 0.173286
GrpLevelPara = 1.534738 

BW Util details:
bwutil = 0.103841 
total_CMD = 88597 
util_bw = 9200 
Wasted_Col = 11907 
Wasted_Row = 4131 
Idle = 63359 

BW Util Bottlenecks: 
RCDc_limit = 9622 
RCDWRc_limit = 946 
WTRc_limit = 1107 
RTWc_limit = 2962 
CCDLc_limit = 5727 
rwq = 0 
CCDLc_limit_alone = 5457 
WTRc_limit_alone = 997 
RTWc_limit_alone = 2802 

Commands details: 
total_CMD = 88597 
n_nop = 77531 
Read = 7824 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 1323 
n_pre = 1307 
n_ref = 0 
n_req = 8168 
total_req = 9200 

Dual Bus Interface Util: 
issued_total_row = 2630 
issued_total_col = 9200 
Row_Bus_Util =  0.029685 
CoL_Bus_Util = 0.103841 
Either_Row_CoL_Bus_Util = 0.124903 
Issued_on_Two_Bus_Simul_Util = 0.008623 
issued_two_Eff = 0.069040 
queue_avg = 1.566328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=1.56633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77587 n_act=1341 n_pre=1325 n_ref_event=0 n_req=8126 n_rd=7788 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.1032
n_activity=29999 dram_eff=0.3047
bk0: 500a 85328i bk1: 488a 85852i bk2: 496a 85548i bk3: 484a 86073i bk4: 496a 85327i bk5: 516a 86170i bk6: 460a 84529i bk7: 452a 85377i bk8: 508a 84414i bk9: 484a 85080i bk10: 468a 84875i bk11: 484a 85794i bk12: 500a 85238i bk13: 496a 86045i bk14: 476a 85568i bk15: 480a 85950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834974
Row_Buffer_Locality_read = 0.851823
Row_Buffer_Locality_write = 0.446746
Bank_Level_Parallism = 2.314661
Bank_Level_Parallism_Col = 1.855064
Bank_Level_Parallism_Ready = 1.264442
write_to_read_ratio_blp_rw_average = 0.178999
GrpLevelPara = 1.574244 

BW Util details:
bwutil = 0.103164 
total_CMD = 88597 
util_bw = 9140 
Wasted_Col = 11835 
Wasted_Row = 4303 
Idle = 63319 

BW Util Bottlenecks: 
RCDc_limit = 9549 
RCDWRc_limit = 1153 
WTRc_limit = 1038 
RTWc_limit = 2982 
CCDLc_limit = 5307 
rwq = 0 
CCDLc_limit_alone = 5116 
WTRc_limit_alone = 993 
RTWc_limit_alone = 2836 

Commands details: 
total_CMD = 88597 
n_nop = 77587 
Read = 7788 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 1341 
n_pre = 1325 
n_ref = 0 
n_req = 8126 
total_req = 9140 

Dual Bus Interface Util: 
issued_total_row = 2666 
issued_total_col = 9140 
Row_Bus_Util =  0.030091 
CoL_Bus_Util = 0.103164 
Either_Row_CoL_Bus_Util = 0.124271 
Issued_on_Two_Bus_Simul_Util = 0.008985 
issued_two_Eff = 0.072298 
queue_avg = 1.488685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.48868
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77480 n_act=1337 n_pre=1321 n_ref_event=0 n_req=8197 n_rd=7856 n_rd_L2_A=0 n_write=0 n_wr_bk=1364 bw_util=0.1041
n_activity=30156 dram_eff=0.3057
bk0: 496a 85355i bk1: 492a 85930i bk2: 492a 85463i bk3: 512a 86091i bk4: 528a 84995i bk5: 520a 85883i bk6: 452a 85012i bk7: 432a 85344i bk8: 496a 84788i bk9: 484a 85253i bk10: 496a 84725i bk11: 492a 85879i bk12: 496a 85227i bk13: 484a 85983i bk14: 496a 85345i bk15: 488a 85945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836892
Row_Buffer_Locality_read = 0.851960
Row_Buffer_Locality_write = 0.489736
Bank_Level_Parallism = 2.294883
Bank_Level_Parallism_Col = 1.854439
Bank_Level_Parallism_Ready = 1.268113
write_to_read_ratio_blp_rw_average = 0.180396
GrpLevelPara = 1.560276 

BW Util details:
bwutil = 0.104067 
total_CMD = 88597 
util_bw = 9220 
Wasted_Col = 11912 
Wasted_Row = 4373 
Idle = 63092 

BW Util Bottlenecks: 
RCDc_limit = 9610 
RCDWRc_limit = 1062 
WTRc_limit = 1053 
RTWc_limit = 3136 
CCDLc_limit = 5319 
rwq = 0 
CCDLc_limit_alone = 5152 
WTRc_limit_alone = 1003 
RTWc_limit_alone = 3019 

Commands details: 
total_CMD = 88597 
n_nop = 77480 
Read = 7856 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 1337 
n_pre = 1321 
n_ref = 0 
n_req = 8197 
total_req = 9220 

Dual Bus Interface Util: 
issued_total_row = 2658 
issued_total_col = 9220 
Row_Bus_Util =  0.030001 
CoL_Bus_Util = 0.104067 
Either_Row_CoL_Bus_Util = 0.125478 
Issued_on_Two_Bus_Simul_Util = 0.008589 
issued_two_Eff = 0.068454 
queue_avg = 1.458390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.45839
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77545 n_act=1340 n_pre=1324 n_ref_event=0 n_req=8144 n_rd=7804 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1034
n_activity=30193 dram_eff=0.3035
bk0: 496a 85109i bk1: 496a 86199i bk2: 504a 84698i bk3: 488a 86262i bk4: 524a 85358i bk5: 532a 85831i bk6: 452a 84728i bk7: 452a 85410i bk8: 460a 85114i bk9: 488a 85653i bk10: 484a 84930i bk11: 480a 85559i bk12: 460a 85020i bk13: 496a 86010i bk14: 488a 85191i bk15: 504a 86052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835462
Row_Buffer_Locality_read = 0.851743
Row_Buffer_Locality_write = 0.461765
Bank_Level_Parallism = 2.304623
Bank_Level_Parallism_Col = 1.843445
Bank_Level_Parallism_Ready = 1.234068
write_to_read_ratio_blp_rw_average = 0.184939
GrpLevelPara = 1.552899 

BW Util details:
bwutil = 0.103435 
total_CMD = 88597 
util_bw = 9164 
Wasted_Col = 12042 
Wasted_Row = 4209 
Idle = 63182 

BW Util Bottlenecks: 
RCDc_limit = 9703 
RCDWRc_limit = 1078 
WTRc_limit = 1032 
RTWc_limit = 3373 
CCDLc_limit = 5467 
rwq = 0 
CCDLc_limit_alone = 5266 
WTRc_limit_alone = 973 
RTWc_limit_alone = 3231 

Commands details: 
total_CMD = 88597 
n_nop = 77545 
Read = 7804 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 1340 
n_pre = 1324 
n_ref = 0 
n_req = 8144 
total_req = 9164 

Dual Bus Interface Util: 
issued_total_row = 2664 
issued_total_col = 9164 
Row_Bus_Util =  0.030069 
CoL_Bus_Util = 0.103435 
Either_Row_CoL_Bus_Util = 0.124745 
Issued_on_Two_Bus_Simul_Util = 0.008759 
issued_two_Eff = 0.070214 
queue_avg = 1.459361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.45936
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77561 n_act=1343 n_pre=1327 n_ref_event=0 n_req=8139 n_rd=7796 n_rd_L2_A=0 n_write=0 n_wr_bk=1372 bw_util=0.1035
n_activity=30198 dram_eff=0.3036
bk0: 464a 85582i bk1: 488a 86486i bk2: 504a 85407i bk3: 496a 85749i bk4: 516a 85066i bk5: 520a 85627i bk6: 448a 84645i bk7: 436a 85624i bk8: 492a 84654i bk9: 504a 85444i bk10: 496a 85031i bk11: 488a 85464i bk12: 480a 85337i bk13: 496a 85930i bk14: 488a 85327i bk15: 480a 86219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834992
Row_Buffer_Locality_read = 0.850949
Row_Buffer_Locality_write = 0.472303
Bank_Level_Parallism = 2.287182
Bank_Level_Parallism_Col = 1.838576
Bank_Level_Parallism_Ready = 1.244328
write_to_read_ratio_blp_rw_average = 0.182770
GrpLevelPara = 1.565923 

BW Util details:
bwutil = 0.103480 
total_CMD = 88597 
util_bw = 9168 
Wasted_Col = 12008 
Wasted_Row = 4226 
Idle = 63195 

BW Util Bottlenecks: 
RCDc_limit = 9620 
RCDWRc_limit = 1131 
WTRc_limit = 951 
RTWc_limit = 3275 
CCDLc_limit = 5359 
rwq = 0 
CCDLc_limit_alone = 5203 
WTRc_limit_alone = 884 
RTWc_limit_alone = 3186 

Commands details: 
total_CMD = 88597 
n_nop = 77561 
Read = 7796 
Write = 0 
L2_Alloc = 0 
L2_WB = 1372 
n_act = 1343 
n_pre = 1327 
n_ref = 0 
n_req = 8139 
total_req = 9168 

Dual Bus Interface Util: 
issued_total_row = 2670 
issued_total_col = 9168 
Row_Bus_Util =  0.030136 
CoL_Bus_Util = 0.103480 
Either_Row_CoL_Bus_Util = 0.124564 
Issued_on_Two_Bus_Simul_Util = 0.009052 
issued_two_Eff = 0.072671 
queue_avg = 1.428897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=1.4289
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77583 n_act=1371 n_pre=1355 n_ref_event=0 n_req=8056 n_rd=7728 n_rd_L2_A=0 n_write=0 n_wr_bk=1312 bw_util=0.102
n_activity=30016 dram_eff=0.3012
bk0: 504a 85213i bk1: 476a 86027i bk2: 488a 85507i bk3: 480a 86110i bk4: 508a 84876i bk5: 500a 85891i bk6: 436a 85010i bk7: 456a 85587i bk8: 496a 84777i bk9: 476a 85535i bk10: 480a 84908i bk11: 468a 85606i bk12: 500a 84957i bk13: 472a 85480i bk14: 496a 85371i bk15: 492a 86263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829816
Row_Buffer_Locality_read = 0.847567
Row_Buffer_Locality_write = 0.411585
Bank_Level_Parallism = 2.292018
Bank_Level_Parallism_Col = 1.840616
Bank_Level_Parallism_Ready = 1.232190
write_to_read_ratio_blp_rw_average = 0.176004
GrpLevelPara = 1.577077 

BW Util details:
bwutil = 0.102035 
total_CMD = 88597 
util_bw = 9040 
Wasted_Col = 11868 
Wasted_Row = 4611 
Idle = 63078 

BW Util Bottlenecks: 
RCDc_limit = 9671 
RCDWRc_limit = 1195 
WTRc_limit = 1002 
RTWc_limit = 3075 
CCDLc_limit = 5216 
rwq = 0 
CCDLc_limit_alone = 5009 
WTRc_limit_alone = 947 
RTWc_limit_alone = 2923 

Commands details: 
total_CMD = 88597 
n_nop = 77583 
Read = 7728 
Write = 0 
L2_Alloc = 0 
L2_WB = 1312 
n_act = 1371 
n_pre = 1355 
n_ref = 0 
n_req = 8056 
total_req = 9040 

Dual Bus Interface Util: 
issued_total_row = 2726 
issued_total_col = 9040 
Row_Bus_Util =  0.030769 
CoL_Bus_Util = 0.102035 
Either_Row_CoL_Bus_Util = 0.124316 
Issued_on_Two_Bus_Simul_Util = 0.008488 
issued_two_Eff = 0.068277 
queue_avg = 1.429766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.42977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77459 n_act=1352 n_pre=1336 n_ref_event=0 n_req=8169 n_rd=7828 n_rd_L2_A=0 n_write=0 n_wr_bk=1364 bw_util=0.1038
n_activity=29829 dram_eff=0.3082
bk0: 496a 85096i bk1: 488a 86078i bk2: 500a 85385i bk3: 496a 85991i bk4: 528a 85101i bk5: 524a 85872i bk6: 444a 85010i bk7: 456a 85867i bk8: 492a 84757i bk9: 504a 85239i bk10: 472a 84823i bk11: 500a 85520i bk12: 500a 84953i bk13: 492a 85372i bk14: 468a 85108i bk15: 468a 86383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834496
Row_Buffer_Locality_read = 0.851942
Row_Buffer_Locality_write = 0.434018
Bank_Level_Parallism = 2.325799
Bank_Level_Parallism_Col = 1.875121
Bank_Level_Parallism_Ready = 1.252829
write_to_read_ratio_blp_rw_average = 0.180396
GrpLevelPara = 1.584886 

BW Util details:
bwutil = 0.103751 
total_CMD = 88597 
util_bw = 9192 
Wasted_Col = 11839 
Wasted_Row = 4408 
Idle = 63158 

BW Util Bottlenecks: 
RCDc_limit = 9584 
RCDWRc_limit = 1105 
WTRc_limit = 959 
RTWc_limit = 3332 
CCDLc_limit = 5360 
rwq = 0 
CCDLc_limit_alone = 5140 
WTRc_limit_alone = 884 
RTWc_limit_alone = 3187 

Commands details: 
total_CMD = 88597 
n_nop = 77459 
Read = 7828 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 1352 
n_pre = 1336 
n_ref = 0 
n_req = 8169 
total_req = 9192 

Dual Bus Interface Util: 
issued_total_row = 2688 
issued_total_col = 9192 
Row_Bus_Util =  0.030340 
CoL_Bus_Util = 0.103751 
Either_Row_CoL_Bus_Util = 0.125715 
Issued_on_Two_Bus_Simul_Util = 0.008375 
issued_two_Eff = 0.066619 
queue_avg = 1.473650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.47365
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77449 n_act=1369 n_pre=1353 n_ref_event=0 n_req=8165 n_rd=7820 n_rd_L2_A=0 n_write=0 n_wr_bk=1380 bw_util=0.1038
n_activity=30093 dram_eff=0.3057
bk0: 492a 85473i bk1: 484a 86313i bk2: 504a 85241i bk3: 484a 85995i bk4: 500a 84974i bk5: 536a 85617i bk6: 460a 85183i bk7: 436a 85707i bk8: 492a 84194i bk9: 508a 85285i bk10: 496a 84681i bk11: 496a 85196i bk12: 504a 85278i bk13: 480a 85568i bk14: 464a 85135i bk15: 484a 86211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832333
Row_Buffer_Locality_read = 0.847442
Row_Buffer_Locality_write = 0.489855
Bank_Level_Parallism = 2.334351
Bank_Level_Parallism_Col = 1.862061
Bank_Level_Parallism_Ready = 1.231522
write_to_read_ratio_blp_rw_average = 0.190450
GrpLevelPara = 1.570386 

BW Util details:
bwutil = 0.103841 
total_CMD = 88597 
util_bw = 9200 
Wasted_Col = 12041 
Wasted_Row = 4319 
Idle = 63037 

BW Util Bottlenecks: 
RCDc_limit = 9766 
RCDWRc_limit = 1034 
WTRc_limit = 914 
RTWc_limit = 3496 
CCDLc_limit = 5544 
rwq = 0 
CCDLc_limit_alone = 5336 
WTRc_limit_alone = 867 
RTWc_limit_alone = 3335 

Commands details: 
total_CMD = 88597 
n_nop = 77449 
Read = 7820 
Write = 0 
L2_Alloc = 0 
L2_WB = 1380 
n_act = 1369 
n_pre = 1353 
n_ref = 0 
n_req = 8165 
total_req = 9200 

Dual Bus Interface Util: 
issued_total_row = 2722 
issued_total_col = 9200 
Row_Bus_Util =  0.030723 
CoL_Bus_Util = 0.103841 
Either_Row_CoL_Bus_Util = 0.125828 
Issued_on_Two_Bus_Simul_Util = 0.008736 
issued_two_Eff = 0.069429 
queue_avg = 1.514961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.51496
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77609 n_act=1365 n_pre=1349 n_ref_event=0 n_req=8100 n_rd=7768 n_rd_L2_A=0 n_write=0 n_wr_bk=1328 bw_util=0.1027
n_activity=29486 dram_eff=0.3085
bk0: 500a 85478i bk1: 488a 86145i bk2: 488a 85053i bk3: 488a 86038i bk4: 508a 85293i bk5: 528a 85832i bk6: 456a 84772i bk7: 448a 85592i bk8: 500a 84847i bk9: 464a 85524i bk10: 484a 84887i bk11: 472a 85464i bk12: 484a 85336i bk13: 472a 85731i bk14: 484a 85414i bk15: 504a 85929i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831481
Row_Buffer_Locality_read = 0.846936
Row_Buffer_Locality_write = 0.469880
Bank_Level_Parallism = 2.340075
Bank_Level_Parallism_Col = 1.859555
Bank_Level_Parallism_Ready = 1.241425
write_to_read_ratio_blp_rw_average = 0.175962
GrpLevelPara = 1.579304 

BW Util details:
bwutil = 0.102667 
total_CMD = 88597 
util_bw = 9096 
Wasted_Col = 11675 
Wasted_Row = 4150 
Idle = 63676 

BW Util Bottlenecks: 
RCDc_limit = 9717 
RCDWRc_limit = 984 
WTRc_limit = 1024 
RTWc_limit = 2956 
CCDLc_limit = 5293 
rwq = 0 
CCDLc_limit_alone = 5151 
WTRc_limit_alone = 991 
RTWc_limit_alone = 2847 

Commands details: 
total_CMD = 88597 
n_nop = 77609 
Read = 7768 
Write = 0 
L2_Alloc = 0 
L2_WB = 1328 
n_act = 1365 
n_pre = 1349 
n_ref = 0 
n_req = 8100 
total_req = 9096 

Dual Bus Interface Util: 
issued_total_row = 2714 
issued_total_col = 9096 
Row_Bus_Util =  0.030633 
CoL_Bus_Util = 0.102667 
Either_Row_CoL_Bus_Util = 0.124022 
Issued_on_Two_Bus_Simul_Util = 0.009278 
issued_two_Eff = 0.074809 
queue_avg = 1.426087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=1.42609
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77503 n_act=1378 n_pre=1362 n_ref_event=0 n_req=8137 n_rd=7800 n_rd_L2_A=0 n_write=0 n_wr_bk=1348 bw_util=0.1033
n_activity=30306 dram_eff=0.3019
bk0: 472a 85290i bk1: 476a 86361i bk2: 500a 85241i bk3: 508a 85797i bk4: 532a 85020i bk5: 524a 85715i bk6: 424a 84543i bk7: 452a 85791i bk8: 496a 85031i bk9: 492a 85513i bk10: 480a 84765i bk11: 492a 85287i bk12: 484a 84829i bk13: 508a 85728i bk14: 496a 85236i bk15: 464a 86216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830650
Row_Buffer_Locality_read = 0.848077
Row_Buffer_Locality_write = 0.427300
Bank_Level_Parallism = 2.298834
Bank_Level_Parallism_Col = 1.841722
Bank_Level_Parallism_Ready = 1.224639
write_to_read_ratio_blp_rw_average = 0.183688
GrpLevelPara = 1.551148 

BW Util details:
bwutil = 0.103254 
total_CMD = 88597 
util_bw = 9148 
Wasted_Col = 12174 
Wasted_Row = 4485 
Idle = 62790 

BW Util Bottlenecks: 
RCDc_limit = 9878 
RCDWRc_limit = 1148 
WTRc_limit = 992 
RTWc_limit = 3377 
CCDLc_limit = 5530 
rwq = 0 
CCDLc_limit_alone = 5315 
WTRc_limit_alone = 935 
RTWc_limit_alone = 3219 

Commands details: 
total_CMD = 88597 
n_nop = 77503 
Read = 7800 
Write = 0 
L2_Alloc = 0 
L2_WB = 1348 
n_act = 1378 
n_pre = 1362 
n_ref = 0 
n_req = 8137 
total_req = 9148 

Dual Bus Interface Util: 
issued_total_row = 2740 
issued_total_col = 9148 
Row_Bus_Util =  0.030927 
CoL_Bus_Util = 0.103254 
Either_Row_CoL_Bus_Util = 0.125219 
Issued_on_Two_Bus_Simul_Util = 0.008962 
issued_two_Eff = 0.071570 
queue_avg = 1.468774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.46877
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77531 n_act=1341 n_pre=1325 n_ref_event=0 n_req=8130 n_rd=7792 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.1032
n_activity=29559 dram_eff=0.3093
bk0: 488a 85219i bk1: 488a 86072i bk2: 492a 85631i bk3: 488a 85793i bk4: 528a 85138i bk5: 508a 85728i bk6: 436a 85168i bk7: 464a 85519i bk8: 480a 84752i bk9: 492a 85898i bk10: 484a 84854i bk11: 500a 85336i bk12: 476a 85314i bk13: 480a 85840i bk14: 496a 85446i bk15: 492a 85933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835055
Row_Buffer_Locality_read = 0.850103
Row_Buffer_Locality_write = 0.488166
Bank_Level_Parallism = 2.322104
Bank_Level_Parallism_Col = 1.850669
Bank_Level_Parallism_Ready = 1.242892
write_to_read_ratio_blp_rw_average = 0.176549
GrpLevelPara = 1.562045 

BW Util details:
bwutil = 0.103209 
total_CMD = 88597 
util_bw = 9144 
Wasted_Col = 11590 
Wasted_Row = 4261 
Idle = 63602 

BW Util Bottlenecks: 
RCDc_limit = 9461 
RCDWRc_limit = 1059 
WTRc_limit = 1068 
RTWc_limit = 2823 
CCDLc_limit = 5443 
rwq = 0 
CCDLc_limit_alone = 5239 
WTRc_limit_alone = 978 
RTWc_limit_alone = 2709 

Commands details: 
total_CMD = 88597 
n_nop = 77531 
Read = 7792 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 1341 
n_pre = 1325 
n_ref = 0 
n_req = 8130 
total_req = 9144 

Dual Bus Interface Util: 
issued_total_row = 2666 
issued_total_col = 9144 
Row_Bus_Util =  0.030091 
CoL_Bus_Util = 0.103209 
Either_Row_CoL_Bus_Util = 0.124903 
Issued_on_Two_Bus_Simul_Util = 0.008398 
issued_two_Eff = 0.067233 
queue_avg = 1.477657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.47766
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77582 n_act=1349 n_pre=1333 n_ref_event=0 n_req=8102 n_rd=7768 n_rd_L2_A=0 n_write=0 n_wr_bk=1336 bw_util=0.1028
n_activity=30073 dram_eff=0.3027
bk0: 492a 85183i bk1: 484a 85768i bk2: 472a 85374i bk3: 508a 86011i bk4: 520a 85225i bk5: 480a 85961i bk6: 448a 84979i bk7: 456a 85482i bk8: 492a 84948i bk9: 496a 85339i bk10: 476a 85036i bk11: 456a 85605i bk12: 488a 85086i bk13: 496a 85853i bk14: 500a 85120i bk15: 504a 85850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833498
Row_Buffer_Locality_read = 0.847709
Row_Buffer_Locality_write = 0.502994
Bank_Level_Parallism = 2.298472
Bank_Level_Parallism_Col = 1.842759
Bank_Level_Parallism_Ready = 1.240334
write_to_read_ratio_blp_rw_average = 0.187801
GrpLevelPara = 1.540790 

BW Util details:
bwutil = 0.102757 
total_CMD = 88597 
util_bw = 9104 
Wasted_Col = 12087 
Wasted_Row = 4406 
Idle = 63000 

BW Util Bottlenecks: 
RCDc_limit = 9674 
RCDWRc_limit = 1087 
WTRc_limit = 970 
RTWc_limit = 3295 
CCDLc_limit = 5569 
rwq = 0 
CCDLc_limit_alone = 5370 
WTRc_limit_alone = 913 
RTWc_limit_alone = 3153 

Commands details: 
total_CMD = 88597 
n_nop = 77582 
Read = 7768 
Write = 0 
L2_Alloc = 0 
L2_WB = 1336 
n_act = 1349 
n_pre = 1333 
n_ref = 0 
n_req = 8102 
total_req = 9104 

Dual Bus Interface Util: 
issued_total_row = 2682 
issued_total_col = 9104 
Row_Bus_Util =  0.030272 
CoL_Bus_Util = 0.102757 
Either_Row_CoL_Bus_Util = 0.124327 
Issued_on_Two_Bus_Simul_Util = 0.008702 
issued_two_Eff = 0.069995 
queue_avg = 1.478109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=1.47811
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77455 n_act=1361 n_pre=1345 n_ref_event=0 n_req=8189 n_rd=7848 n_rd_L2_A=0 n_write=0 n_wr_bk=1364 bw_util=0.104
n_activity=30105 dram_eff=0.306
bk0: 512a 85522i bk1: 496a 85990i bk2: 488a 85511i bk3: 500a 86101i bk4: 544a 85038i bk5: 520a 85944i bk6: 440a 85057i bk7: 444a 85523i bk8: 480a 84931i bk9: 496a 85551i bk10: 508a 84697i bk11: 488a 85555i bk12: 480a 84958i bk13: 476a 85852i bk14: 476a 85443i bk15: 500a 86218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833801
Row_Buffer_Locality_read = 0.848751
Row_Buffer_Locality_write = 0.489736
Bank_Level_Parallism = 2.266761
Bank_Level_Parallism_Col = 1.797611
Bank_Level_Parallism_Ready = 1.238276
write_to_read_ratio_blp_rw_average = 0.175698
GrpLevelPara = 1.541949 

BW Util details:
bwutil = 0.103976 
total_CMD = 88597 
util_bw = 9212 
Wasted_Col = 12138 
Wasted_Row = 4171 
Idle = 63076 

BW Util Bottlenecks: 
RCDc_limit = 9875 
RCDWRc_limit = 1064 
WTRc_limit = 1100 
RTWc_limit = 2800 
CCDLc_limit = 5499 
rwq = 0 
CCDLc_limit_alone = 5326 
WTRc_limit_alone = 1029 
RTWc_limit_alone = 2698 

Commands details: 
total_CMD = 88597 
n_nop = 77455 
Read = 7848 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 1361 
n_pre = 1345 
n_ref = 0 
n_req = 8189 
total_req = 9212 

Dual Bus Interface Util: 
issued_total_row = 2706 
issued_total_col = 9212 
Row_Bus_Util =  0.030543 
CoL_Bus_Util = 0.103976 
Either_Row_CoL_Bus_Util = 0.125760 
Issued_on_Two_Bus_Simul_Util = 0.008759 
issued_two_Eff = 0.069646 
queue_avg = 1.378489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=1.37849
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77579 n_act=1302 n_pre=1286 n_ref_event=0 n_req=8152 n_rd=7812 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1035
n_activity=29953 dram_eff=0.3062
bk0: 488a 85380i bk1: 500a 85886i bk2: 496a 85281i bk3: 484a 86177i bk4: 488a 85401i bk5: 532a 85848i bk6: 452a 84592i bk7: 456a 85573i bk8: 496a 84339i bk9: 488a 85339i bk10: 464a 85369i bk11: 496a 85850i bk12: 488a 85348i bk13: 500a 86061i bk14: 488a 85632i bk15: 496a 85586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840285
Row_Buffer_Locality_read = 0.854327
Row_Buffer_Locality_write = 0.517647
Bank_Level_Parallism = 2.311970
Bank_Level_Parallism_Col = 1.887691
Bank_Level_Parallism_Ready = 1.273877
write_to_read_ratio_blp_rw_average = 0.175648
GrpLevelPara = 1.569532 

BW Util details:
bwutil = 0.103525 
total_CMD = 88597 
util_bw = 9172 
Wasted_Col = 11638 
Wasted_Row = 4295 
Idle = 63492 

BW Util Bottlenecks: 
RCDc_limit = 9401 
RCDWRc_limit = 995 
WTRc_limit = 999 
RTWc_limit = 3239 
CCDLc_limit = 5554 
rwq = 0 
CCDLc_limit_alone = 5288 
WTRc_limit_alone = 894 
RTWc_limit_alone = 3078 

Commands details: 
total_CMD = 88597 
n_nop = 77579 
Read = 7812 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 1302 
n_pre = 1286 
n_ref = 0 
n_req = 8152 
total_req = 9172 

Dual Bus Interface Util: 
issued_total_row = 2588 
issued_total_col = 9172 
Row_Bus_Util =  0.029211 
CoL_Bus_Util = 0.103525 
Either_Row_CoL_Bus_Util = 0.124361 
Issued_on_Two_Bus_Simul_Util = 0.008375 
issued_two_Eff = 0.067344 
queue_avg = 1.418423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=1.41842
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77437 n_act=1362 n_pre=1346 n_ref_event=0 n_req=8184 n_rd=7844 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1039
n_activity=29875 dram_eff=0.3081
bk0: 480a 85210i bk1: 504a 85875i bk2: 500a 85797i bk3: 500a 86002i bk4: 532a 85261i bk5: 532a 85460i bk6: 456a 84558i bk7: 424a 85402i bk8: 500a 84971i bk9: 468a 85303i bk10: 492a 84821i bk11: 496a 85693i bk12: 496a 85472i bk13: 492a 85956i bk14: 500a 85383i bk15: 472a 86005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833578
Row_Buffer_Locality_read = 0.847782
Row_Buffer_Locality_write = 0.505882
Bank_Level_Parallism = 2.290278
Bank_Level_Parallism_Col = 1.839501
Bank_Level_Parallism_Ready = 1.241743
write_to_read_ratio_blp_rw_average = 0.177014
GrpLevelPara = 1.544575 

BW Util details:
bwutil = 0.103886 
total_CMD = 88597 
util_bw = 9204 
Wasted_Col = 11878 
Wasted_Row = 4490 
Idle = 63025 

BW Util Bottlenecks: 
RCDc_limit = 9818 
RCDWRc_limit = 1036 
WTRc_limit = 937 
RTWc_limit = 2856 
CCDLc_limit = 5561 
rwq = 0 
CCDLc_limit_alone = 5376 
WTRc_limit_alone = 889 
RTWc_limit_alone = 2719 

Commands details: 
total_CMD = 88597 
n_nop = 77437 
Read = 7844 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 1362 
n_pre = 1346 
n_ref = 0 
n_req = 8184 
total_req = 9204 

Dual Bus Interface Util: 
issued_total_row = 2708 
issued_total_col = 9204 
Row_Bus_Util =  0.030565 
CoL_Bus_Util = 0.103886 
Either_Row_CoL_Bus_Util = 0.125964 
Issued_on_Two_Bus_Simul_Util = 0.008488 
issued_two_Eff = 0.067384 
queue_avg = 1.485863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.48586
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77398 n_act=1370 n_pre=1354 n_ref_event=0 n_req=8186 n_rd=7844 n_rd_L2_A=0 n_write=0 n_wr_bk=1368 bw_util=0.104
n_activity=30207 dram_eff=0.305
bk0: 496a 85476i bk1: 496a 85739i bk2: 500a 85314i bk3: 496a 85961i bk4: 536a 85020i bk5: 532a 85881i bk6: 444a 84750i bk7: 444a 85675i bk8: 492a 85130i bk9: 488a 85403i bk10: 496a 84772i bk11: 500a 85525i bk12: 484a 85441i bk13: 480a 86209i bk14: 500a 85048i bk15: 460a 85506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832641
Row_Buffer_Locality_read = 0.847527
Row_Buffer_Locality_write = 0.491228
Bank_Level_Parallism = 2.299684
Bank_Level_Parallism_Col = 1.842602
Bank_Level_Parallism_Ready = 1.230677
write_to_read_ratio_blp_rw_average = 0.176379
GrpLevelPara = 1.569704 

BW Util details:
bwutil = 0.103976 
total_CMD = 88597 
util_bw = 9212 
Wasted_Col = 12002 
Wasted_Row = 4393 
Idle = 62990 

BW Util Bottlenecks: 
RCDc_limit = 10038 
RCDWRc_limit = 953 
WTRc_limit = 990 
RTWc_limit = 3135 
CCDLc_limit = 5282 
rwq = 0 
CCDLc_limit_alone = 5092 
WTRc_limit_alone = 931 
RTWc_limit_alone = 3004 

Commands details: 
total_CMD = 88597 
n_nop = 77398 
Read = 7844 
Write = 0 
L2_Alloc = 0 
L2_WB = 1368 
n_act = 1370 
n_pre = 1354 
n_ref = 0 
n_req = 8186 
total_req = 9212 

Dual Bus Interface Util: 
issued_total_row = 2724 
issued_total_col = 9212 
Row_Bus_Util =  0.030746 
CoL_Bus_Util = 0.103976 
Either_Row_CoL_Bus_Util = 0.126404 
Issued_on_Two_Bus_Simul_Util = 0.008319 
issued_two_Eff = 0.065809 
queue_avg = 1.455512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.45551
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77555 n_act=1358 n_pre=1342 n_ref_event=0 n_req=8117 n_rd=7784 n_rd_L2_A=0 n_write=0 n_wr_bk=1332 bw_util=0.1029
n_activity=29869 dram_eff=0.3052
bk0: 480a 85605i bk1: 500a 86097i bk2: 504a 85159i bk3: 484a 86140i bk4: 500a 85074i bk5: 524a 85667i bk6: 460a 84725i bk7: 448a 85800i bk8: 492a 84545i bk9: 480a 85546i bk10: 460a 84910i bk11: 492a 85707i bk12: 472a 84943i bk13: 508a 86275i bk14: 500a 85676i bk15: 480a 85974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832697
Row_Buffer_Locality_read = 0.847765
Row_Buffer_Locality_write = 0.480480
Bank_Level_Parallism = 2.265465
Bank_Level_Parallism_Col = 1.784456
Bank_Level_Parallism_Ready = 1.207328
write_to_read_ratio_blp_rw_average = 0.176410
GrpLevelPara = 1.537471 

BW Util details:
bwutil = 0.102893 
total_CMD = 88597 
util_bw = 9116 
Wasted_Col = 12191 
Wasted_Row = 4218 
Idle = 63072 

BW Util Bottlenecks: 
RCDc_limit = 9853 
RCDWRc_limit = 1113 
WTRc_limit = 1025 
RTWc_limit = 2950 
CCDLc_limit = 5500 
rwq = 0 
CCDLc_limit_alone = 5283 
WTRc_limit_alone = 942 
RTWc_limit_alone = 2816 

Commands details: 
total_CMD = 88597 
n_nop = 77555 
Read = 7784 
Write = 0 
L2_Alloc = 0 
L2_WB = 1332 
n_act = 1358 
n_pre = 1342 
n_ref = 0 
n_req = 8117 
total_req = 9116 

Dual Bus Interface Util: 
issued_total_row = 2700 
issued_total_col = 9116 
Row_Bus_Util =  0.030475 
CoL_Bus_Util = 0.102893 
Either_Row_CoL_Bus_Util = 0.124632 
Issued_on_Two_Bus_Simul_Util = 0.008736 
issued_two_Eff = 0.070096 
queue_avg = 1.458187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=1.45819
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77409 n_act=1370 n_pre=1354 n_ref_event=0 n_req=8171 n_rd=7828 n_rd_L2_A=0 n_write=0 n_wr_bk=1372 bw_util=0.1038
n_activity=30494 dram_eff=0.3017
bk0: 488a 85615i bk1: 488a 85997i bk2: 488a 85315i bk3: 508a 86151i bk4: 540a 85125i bk5: 512a 85799i bk6: 448a 84604i bk7: 452a 85322i bk8: 480a 84984i bk9: 496a 85351i bk10: 500a 84726i bk11: 480a 86050i bk12: 488a 84860i bk13: 472a 86216i bk14: 488a 85508i bk15: 500a 85932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832334
Row_Buffer_Locality_read = 0.848365
Row_Buffer_Locality_write = 0.466472
Bank_Level_Parallism = 2.211543
Bank_Level_Parallism_Col = 1.760179
Bank_Level_Parallism_Ready = 1.195978
write_to_read_ratio_blp_rw_average = 0.185969
GrpLevelPara = 1.528110 

BW Util details:
bwutil = 0.103841 
total_CMD = 88597 
util_bw = 9200 
Wasted_Col = 12643 
Wasted_Row = 4459 
Idle = 62295 

BW Util Bottlenecks: 
RCDc_limit = 10031 
RCDWRc_limit = 1064 
WTRc_limit = 1046 
RTWc_limit = 3240 
CCDLc_limit = 5499 
rwq = 0 
CCDLc_limit_alone = 5277 
WTRc_limit_alone = 962 
RTWc_limit_alone = 3102 

Commands details: 
total_CMD = 88597 
n_nop = 77409 
Read = 7828 
Write = 0 
L2_Alloc = 0 
L2_WB = 1372 
n_act = 1370 
n_pre = 1354 
n_ref = 0 
n_req = 8171 
total_req = 9200 

Dual Bus Interface Util: 
issued_total_row = 2724 
issued_total_col = 9200 
Row_Bus_Util =  0.030746 
CoL_Bus_Util = 0.103841 
Either_Row_CoL_Bus_Util = 0.126280 
Issued_on_Two_Bus_Simul_Util = 0.008307 
issued_two_Eff = 0.065785 
queue_avg = 1.425330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=1.42533
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77546 n_act=1359 n_pre=1343 n_ref_event=0 n_req=8131 n_rd=7796 n_rd_L2_A=0 n_write=0 n_wr_bk=1340 bw_util=0.1031
n_activity=30389 dram_eff=0.3006
bk0: 496a 85278i bk1: 480a 85575i bk2: 488a 85399i bk3: 488a 86179i bk4: 504a 85283i bk5: 504a 86003i bk6: 456a 84930i bk7: 460a 85479i bk8: 500a 84724i bk9: 500a 85218i bk10: 488a 84591i bk11: 468a 85811i bk12: 508a 85434i bk13: 492a 86212i bk14: 464a 85521i bk15: 500a 85839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832862
Row_Buffer_Locality_read = 0.847871
Row_Buffer_Locality_write = 0.483582
Bank_Level_Parallism = 2.234605
Bank_Level_Parallism_Col = 1.782380
Bank_Level_Parallism_Ready = 1.203371
write_to_read_ratio_blp_rw_average = 0.173350
GrpLevelPara = 1.534074 

BW Util details:
bwutil = 0.103119 
total_CMD = 88597 
util_bw = 9136 
Wasted_Col = 12545 
Wasted_Row = 4367 
Idle = 62549 

BW Util Bottlenecks: 
RCDc_limit = 10127 
RCDWRc_limit = 1060 
WTRc_limit = 1079 
RTWc_limit = 3205 
CCDLc_limit = 5636 
rwq = 0 
CCDLc_limit_alone = 5439 
WTRc_limit_alone = 1003 
RTWc_limit_alone = 3084 

Commands details: 
total_CMD = 88597 
n_nop = 77546 
Read = 7796 
Write = 0 
L2_Alloc = 0 
L2_WB = 1340 
n_act = 1359 
n_pre = 1343 
n_ref = 0 
n_req = 8131 
total_req = 9136 

Dual Bus Interface Util: 
issued_total_row = 2702 
issued_total_col = 9136 
Row_Bus_Util =  0.030498 
CoL_Bus_Util = 0.103119 
Either_Row_CoL_Bus_Util = 0.124733 
Issued_on_Two_Bus_Simul_Util = 0.008883 
issued_two_Eff = 0.071215 
queue_avg = 1.450692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=1.45069
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77587 n_act=1356 n_pre=1340 n_ref_event=0 n_req=8114 n_rd=7776 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.103
n_activity=29662 dram_eff=0.3077
bk0: 476a 85679i bk1: 500a 86064i bk2: 500a 85087i bk3: 484a 86006i bk4: 488a 85531i bk5: 516a 85755i bk6: 460a 84267i bk7: 428a 85474i bk8: 496a 84648i bk9: 496a 85687i bk10: 480a 85076i bk11: 500a 85478i bk12: 488a 85126i bk13: 496a 85701i bk14: 488a 85155i bk15: 480a 86193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832881
Row_Buffer_Locality_read = 0.847865
Row_Buffer_Locality_write = 0.488166
Bank_Level_Parallism = 2.360039
Bank_Level_Parallism_Col = 1.877766
Bank_Level_Parallism_Ready = 1.260298
write_to_read_ratio_blp_rw_average = 0.170764
GrpLevelPara = 1.568550 

BW Util details:
bwutil = 0.103028 
total_CMD = 88597 
util_bw = 9128 
Wasted_Col = 11540 
Wasted_Row = 4221 
Idle = 63708 

BW Util Bottlenecks: 
RCDc_limit = 9562 
RCDWRc_limit = 1003 
WTRc_limit = 1003 
RTWc_limit = 2833 
CCDLc_limit = 5268 
rwq = 0 
CCDLc_limit_alone = 5055 
WTRc_limit_alone = 947 
RTWc_limit_alone = 2676 

Commands details: 
total_CMD = 88597 
n_nop = 77587 
Read = 7776 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 1356 
n_pre = 1340 
n_ref = 0 
n_req = 8114 
total_req = 9128 

Dual Bus Interface Util: 
issued_total_row = 2696 
issued_total_col = 9128 
Row_Bus_Util =  0.030430 
CoL_Bus_Util = 0.103028 
Either_Row_CoL_Bus_Util = 0.124271 
Issued_on_Two_Bus_Simul_Util = 0.009188 
issued_two_Eff = 0.073933 
queue_avg = 1.521699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=1.5217
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77494 n_act=1327 n_pre=1311 n_ref_event=0 n_req=8187 n_rd=7844 n_rd_L2_A=0 n_write=0 n_wr_bk=1372 bw_util=0.104
n_activity=30152 dram_eff=0.3057
bk0: 488a 85586i bk1: 500a 85966i bk2: 500a 85549i bk3: 484a 86094i bk4: 508a 85165i bk5: 536a 85620i bk6: 464a 84171i bk7: 448a 85346i bk8: 488a 85110i bk9: 476a 85710i bk10: 480a 85129i bk11: 492a 85698i bk12: 480a 85186i bk13: 500a 85415i bk14: 508a 85149i bk15: 492a 86085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837914
Row_Buffer_Locality_read = 0.854666
Row_Buffer_Locality_write = 0.454811
Bank_Level_Parallism = 2.302778
Bank_Level_Parallism_Col = 1.866053
Bank_Level_Parallism_Ready = 1.259115
write_to_read_ratio_blp_rw_average = 0.175162
GrpLevelPara = 1.565680 

BW Util details:
bwutil = 0.104022 
total_CMD = 88597 
util_bw = 9216 
Wasted_Col = 12077 
Wasted_Row = 4224 
Idle = 63080 

BW Util Bottlenecks: 
RCDc_limit = 9616 
RCDWRc_limit = 1068 
WTRc_limit = 1136 
RTWc_limit = 3415 
CCDLc_limit = 5516 
rwq = 0 
CCDLc_limit_alone = 5262 
WTRc_limit_alone = 1070 
RTWc_limit_alone = 3227 

Commands details: 
total_CMD = 88597 
n_nop = 77494 
Read = 7844 
Write = 0 
L2_Alloc = 0 
L2_WB = 1372 
n_act = 1327 
n_pre = 1311 
n_ref = 0 
n_req = 8187 
total_req = 9216 

Dual Bus Interface Util: 
issued_total_row = 2638 
issued_total_col = 9216 
Row_Bus_Util =  0.029775 
CoL_Bus_Util = 0.104022 
Either_Row_CoL_Bus_Util = 0.125320 
Issued_on_Two_Bus_Simul_Util = 0.008477 
issued_two_Eff = 0.067639 
queue_avg = 1.473921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=1.47392
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77575 n_act=1310 n_pre=1294 n_ref_event=0 n_req=8140 n_rd=7800 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.1034
n_activity=29910 dram_eff=0.3063
bk0: 504a 85246i bk1: 488a 86068i bk2: 492a 85680i bk3: 500a 86271i bk4: 532a 84864i bk5: 504a 85976i bk6: 432a 84783i bk7: 456a 85655i bk8: 492a 84755i bk9: 500a 85972i bk10: 484a 85181i bk11: 480a 85539i bk12: 492a 85321i bk13: 480a 85852i bk14: 472a 85180i bk15: 492a 86350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839066
Row_Buffer_Locality_read = 0.853846
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 2.256046
Bank_Level_Parallism_Col = 1.809436
Bank_Level_Parallism_Ready = 1.228930
write_to_read_ratio_blp_rw_average = 0.183812
GrpLevelPara = 1.552878 

BW Util details:
bwutil = 0.103390 
total_CMD = 88597 
util_bw = 9160 
Wasted_Col = 11886 
Wasted_Row = 4219 
Idle = 63332 

BW Util Bottlenecks: 
RCDc_limit = 9457 
RCDWRc_limit = 1032 
WTRc_limit = 908 
RTWc_limit = 3065 
CCDLc_limit = 5330 
rwq = 0 
CCDLc_limit_alone = 5128 
WTRc_limit_alone = 827 
RTWc_limit_alone = 2944 

Commands details: 
total_CMD = 88597 
n_nop = 77575 
Read = 7800 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 1310 
n_pre = 1294 
n_ref = 0 
n_req = 8140 
total_req = 9160 

Dual Bus Interface Util: 
issued_total_row = 2604 
issued_total_col = 9160 
Row_Bus_Util =  0.029392 
CoL_Bus_Util = 0.103390 
Either_Row_CoL_Bus_Util = 0.124406 
Issued_on_Two_Bus_Simul_Util = 0.008375 
issued_two_Eff = 0.067320 
queue_avg = 1.394189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.39419
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77518 n_act=1381 n_pre=1365 n_ref_event=0 n_req=8128 n_rd=7796 n_rd_L2_A=0 n_write=0 n_wr_bk=1328 bw_util=0.103
n_activity=30545 dram_eff=0.2987
bk0: 492a 85084i bk1: 472a 85953i bk2: 484a 85410i bk3: 496a 86128i bk4: 528a 85375i bk5: 500a 85992i bk6: 432a 84656i bk7: 464a 85600i bk8: 496a 84819i bk9: 492a 85573i bk10: 496a 85168i bk11: 480a 85661i bk12: 508a 85094i bk13: 460a 85856i bk14: 496a 84949i bk15: 500a 86187i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830094
Row_Buffer_Locality_read = 0.846845
Row_Buffer_Locality_write = 0.436747
Bank_Level_Parallism = 2.245879
Bank_Level_Parallism_Col = 1.774169
Bank_Level_Parallism_Ready = 1.211311
write_to_read_ratio_blp_rw_average = 0.185905
GrpLevelPara = 1.534019 

BW Util details:
bwutil = 0.102983 
total_CMD = 88597 
util_bw = 9124 
Wasted_Col = 12400 
Wasted_Row = 4379 
Idle = 62694 

BW Util Bottlenecks: 
RCDc_limit = 10039 
RCDWRc_limit = 1129 
WTRc_limit = 855 
RTWc_limit = 3230 
CCDLc_limit = 5513 
rwq = 0 
CCDLc_limit_alone = 5296 
WTRc_limit_alone = 782 
RTWc_limit_alone = 3086 

Commands details: 
total_CMD = 88597 
n_nop = 77518 
Read = 7796 
Write = 0 
L2_Alloc = 0 
L2_WB = 1328 
n_act = 1381 
n_pre = 1365 
n_ref = 0 
n_req = 8128 
total_req = 9124 

Dual Bus Interface Util: 
issued_total_row = 2746 
issued_total_col = 9124 
Row_Bus_Util =  0.030994 
CoL_Bus_Util = 0.102983 
Either_Row_CoL_Bus_Util = 0.125049 
Issued_on_Two_Bus_Simul_Util = 0.008928 
issued_two_Eff = 0.071396 
queue_avg = 1.432080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=1.43208
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77602 n_act=1329 n_pre=1313 n_ref_event=0 n_req=8112 n_rd=7776 n_rd_L2_A=0 n_write=0 n_wr_bk=1344 bw_util=0.1029
n_activity=30227 dram_eff=0.3017
bk0: 492a 85238i bk1: 468a 86285i bk2: 488a 85422i bk3: 504a 85937i bk4: 528a 85028i bk5: 508a 85984i bk6: 444a 84986i bk7: 448a 85588i bk8: 480a 85112i bk9: 484a 86140i bk10: 488a 84669i bk11: 468a 85634i bk12: 488a 85009i bk13: 488a 85772i bk14: 500a 85216i bk15: 500a 86267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836169
Row_Buffer_Locality_read = 0.849923
Row_Buffer_Locality_write = 0.517857
Bank_Level_Parallism = 2.265269
Bank_Level_Parallism_Col = 1.810748
Bank_Level_Parallism_Ready = 1.221930
write_to_read_ratio_blp_rw_average = 0.173535
GrpLevelPara = 1.545155 

BW Util details:
bwutil = 0.102938 
total_CMD = 88597 
util_bw = 9120 
Wasted_Col = 11915 
Wasted_Row = 4294 
Idle = 63268 

BW Util Bottlenecks: 
RCDc_limit = 9634 
RCDWRc_limit = 933 
WTRc_limit = 1049 
RTWc_limit = 2843 
CCDLc_limit = 5346 
rwq = 0 
CCDLc_limit_alone = 5154 
WTRc_limit_alone = 997 
RTWc_limit_alone = 2703 

Commands details: 
total_CMD = 88597 
n_nop = 77602 
Read = 7776 
Write = 0 
L2_Alloc = 0 
L2_WB = 1344 
n_act = 1329 
n_pre = 1313 
n_ref = 0 
n_req = 8112 
total_req = 9120 

Dual Bus Interface Util: 
issued_total_row = 2642 
issued_total_col = 9120 
Row_Bus_Util =  0.029820 
CoL_Bus_Util = 0.102938 
Either_Row_CoL_Bus_Util = 0.124101 
Issued_on_Two_Bus_Simul_Util = 0.008657 
issued_two_Eff = 0.069759 
queue_avg = 1.423829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=1.42383
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77466 n_act=1381 n_pre=1365 n_ref_event=0 n_req=8145 n_rd=7804 n_rd_L2_A=0 n_write=0 n_wr_bk=1364 bw_util=0.1035
n_activity=30064 dram_eff=0.3049
bk0: 496a 84771i bk1: 488a 86168i bk2: 508a 85336i bk3: 496a 86149i bk4: 516a 85174i bk5: 504a 85904i bk6: 448a 84760i bk7: 448a 85389i bk8: 476a 84516i bk9: 508a 85685i bk10: 496a 84958i bk11: 496a 85362i bk12: 496a 85013i bk13: 476a 85671i bk14: 460a 85185i bk15: 492a 86191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830448
Row_Buffer_Locality_read = 0.847514
Row_Buffer_Locality_write = 0.439883
Bank_Level_Parallism = 2.317781
Bank_Level_Parallism_Col = 1.826315
Bank_Level_Parallism_Ready = 1.224040
write_to_read_ratio_blp_rw_average = 0.181440
GrpLevelPara = 1.542754 

BW Util details:
bwutil = 0.103480 
total_CMD = 88597 
util_bw = 9168 
Wasted_Col = 12219 
Wasted_Row = 4269 
Idle = 62941 

BW Util Bottlenecks: 
RCDc_limit = 9892 
RCDWRc_limit = 1200 
WTRc_limit = 891 
RTWc_limit = 3459 
CCDLc_limit = 5508 
rwq = 0 
CCDLc_limit_alone = 5299 
WTRc_limit_alone = 840 
RTWc_limit_alone = 3301 

Commands details: 
total_CMD = 88597 
n_nop = 77466 
Read = 7804 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 1381 
n_pre = 1365 
n_ref = 0 
n_req = 8145 
total_req = 9168 

Dual Bus Interface Util: 
issued_total_row = 2746 
issued_total_col = 9168 
Row_Bus_Util =  0.030994 
CoL_Bus_Util = 0.103480 
Either_Row_CoL_Bus_Util = 0.125636 
Issued_on_Two_Bus_Simul_Util = 0.008838 
issued_two_Eff = 0.070344 
queue_avg = 1.474689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=1.47469
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77617 n_act=1332 n_pre=1316 n_ref_event=0 n_req=8121 n_rd=7784 n_rd_L2_A=0 n_write=0 n_wr_bk=1348 bw_util=0.1031
n_activity=29647 dram_eff=0.308
bk0: 496a 85414i bk1: 488a 86072i bk2: 500a 85088i bk3: 480a 86095i bk4: 516a 85179i bk5: 520a 86017i bk6: 452a 84444i bk7: 452a 85408i bk8: 496a 84948i bk9: 472a 85774i bk10: 480a 85188i bk11: 500a 85509i bk12: 464a 85168i bk13: 484a 85866i bk14: 500a 85115i bk15: 484a 86064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835981
Row_Buffer_Locality_read = 0.852261
Row_Buffer_Locality_write = 0.459941
Bank_Level_Parallism = 2.325240
Bank_Level_Parallism_Col = 1.863610
Bank_Level_Parallism_Ready = 1.243430
write_to_read_ratio_blp_rw_average = 0.186346
GrpLevelPara = 1.569175 

BW Util details:
bwutil = 0.103073 
total_CMD = 88597 
util_bw = 9132 
Wasted_Col = 11692 
Wasted_Row = 4259 
Idle = 63514 

BW Util Bottlenecks: 
RCDc_limit = 9530 
RCDWRc_limit = 986 
WTRc_limit = 913 
RTWc_limit = 3400 
CCDLc_limit = 5094 
rwq = 0 
CCDLc_limit_alone = 4865 
WTRc_limit_alone = 839 
RTWc_limit_alone = 3245 

Commands details: 
total_CMD = 88597 
n_nop = 77617 
Read = 7784 
Write = 0 
L2_Alloc = 0 
L2_WB = 1348 
n_act = 1332 
n_pre = 1316 
n_ref = 0 
n_req = 8121 
total_req = 9132 

Dual Bus Interface Util: 
issued_total_row = 2648 
issued_total_col = 9132 
Row_Bus_Util =  0.029888 
CoL_Bus_Util = 0.103073 
Either_Row_CoL_Bus_Util = 0.123932 
Issued_on_Two_Bus_Simul_Util = 0.009030 
issued_two_Eff = 0.072860 
queue_avg = 1.432486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=1.43249
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=88597 n_nop=77554 n_act=1319 n_pre=1303 n_ref_event=0 n_req=8150 n_rd=7812 n_rd_L2_A=0 n_write=0 n_wr_bk=1352 bw_util=0.1034
n_activity=30628 dram_eff=0.2992
bk0: 484a 85079i bk1: 496a 86307i bk2: 504a 85572i bk3: 492a 86265i bk4: 520a 85299i bk5: 524a 86012i bk6: 444a 84577i bk7: 440a 85614i bk8: 504a 84857i bk9: 492a 85842i bk10: 468a 85191i bk11: 496a 85907i bk12: 504a 85259i bk13: 500a 85900i bk14: 492a 85063i bk15: 452a 86130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838160
Row_Buffer_Locality_read = 0.852535
Row_Buffer_Locality_write = 0.505917
Bank_Level_Parallism = 2.201185
Bank_Level_Parallism_Col = 1.790758
Bank_Level_Parallism_Ready = 1.214753
write_to_read_ratio_blp_rw_average = 0.180865
GrpLevelPara = 1.526626 

BW Util details:
bwutil = 0.103435 
total_CMD = 88597 
util_bw = 9164 
Wasted_Col = 12010 
Wasted_Row = 4643 
Idle = 62780 

BW Util Bottlenecks: 
RCDc_limit = 9551 
RCDWRc_limit = 1015 
WTRc_limit = 1055 
RTWc_limit = 2942 
CCDLc_limit = 5240 
rwq = 0 
CCDLc_limit_alone = 5071 
WTRc_limit_alone = 988 
RTWc_limit_alone = 2840 

Commands details: 
total_CMD = 88597 
n_nop = 77554 
Read = 7812 
Write = 0 
L2_Alloc = 0 
L2_WB = 1352 
n_act = 1319 
n_pre = 1303 
n_ref = 0 
n_req = 8150 
total_req = 9164 

Dual Bus Interface Util: 
issued_total_row = 2622 
issued_total_col = 9164 
Row_Bus_Util =  0.029595 
CoL_Bus_Util = 0.103435 
Either_Row_CoL_Bus_Util = 0.124643 
Issued_on_Two_Bus_Simul_Util = 0.008386 
issued_two_Eff = 0.067282 
queue_avg = 1.412046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=1.41205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16640, Miss = 6480, Miss_rate = 0.389, Pending_hits = 851, Reservation_fails = 0
L2_cache_bank[1]: Access = 16640, Miss = 6516, Miss_rate = 0.392, Pending_hits = 811, Reservation_fails = 37
L2_cache_bank[2]: Access = 16640, Miss = 6432, Miss_rate = 0.387, Pending_hits = 899, Reservation_fails = 43
L2_cache_bank[3]: Access = 16640, Miss = 6408, Miss_rate = 0.385, Pending_hits = 996, Reservation_fails = 232
L2_cache_bank[4]: Access = 16640, Miss = 6476, Miss_rate = 0.389, Pending_hits = 984, Reservation_fails = 73
L2_cache_bank[5]: Access = 16640, Miss = 6464, Miss_rate = 0.388, Pending_hits = 892, Reservation_fails = 91
L2_cache_bank[6]: Access = 16640, Miss = 6452, Miss_rate = 0.388, Pending_hits = 854, Reservation_fails = 43
L2_cache_bank[7]: Access = 16640, Miss = 6468, Miss_rate = 0.389, Pending_hits = 824, Reservation_fails = 21
L2_cache_bank[8]: Access = 16640, Miss = 6400, Miss_rate = 0.385, Pending_hits = 922, Reservation_fails = 56
L2_cache_bank[9]: Access = 16640, Miss = 6484, Miss_rate = 0.390, Pending_hits = 854, Reservation_fails = 29
L2_cache_bank[10]: Access = 16640, Miss = 6452, Miss_rate = 0.388, Pending_hits = 828, Reservation_fails = 23
L2_cache_bank[11]: Access = 16640, Miss = 6492, Miss_rate = 0.390, Pending_hits = 839, Reservation_fails = 165
L2_cache_bank[12]: Access = 16640, Miss = 6512, Miss_rate = 0.391, Pending_hits = 840, Reservation_fails = 78
L2_cache_bank[13]: Access = 16640, Miss = 6396, Miss_rate = 0.384, Pending_hits = 821, Reservation_fails = 135
L2_cache_bank[14]: Access = 16640, Miss = 6520, Miss_rate = 0.392, Pending_hits = 894, Reservation_fails = 25
L2_cache_bank[15]: Access = 16640, Miss = 6456, Miss_rate = 0.388, Pending_hits = 878, Reservation_fails = 100
L2_cache_bank[16]: Access = 16640, Miss = 6472, Miss_rate = 0.389, Pending_hits = 871, Reservation_fails = 133
L2_cache_bank[17]: Access = 16640, Miss = 6452, Miss_rate = 0.388, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[18]: Access = 16640, Miss = 6460, Miss_rate = 0.388, Pending_hits = 949, Reservation_fails = 0
L2_cache_bank[19]: Access = 16640, Miss = 6456, Miss_rate = 0.388, Pending_hits = 850, Reservation_fails = 0
L2_cache_bank[20]: Access = 16640, Miss = 6416, Miss_rate = 0.386, Pending_hits = 960, Reservation_fails = 52
L2_cache_bank[21]: Access = 16640, Miss = 6432, Miss_rate = 0.387, Pending_hits = 901, Reservation_fails = 0
L2_cache_bank[22]: Access = 16640, Miss = 6484, Miss_rate = 0.390, Pending_hits = 829, Reservation_fails = 57
L2_cache_bank[23]: Access = 16640, Miss = 6464, Miss_rate = 0.388, Pending_hits = 818, Reservation_fails = 144
L2_cache_bank[24]: Access = 16640, Miss = 6500, Miss_rate = 0.391, Pending_hits = 847, Reservation_fails = 57
L2_cache_bank[25]: Access = 16640, Miss = 6440, Miss_rate = 0.387, Pending_hits = 836, Reservation_fails = 362
L2_cache_bank[26]: Access = 16640, Miss = 6444, Miss_rate = 0.387, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[27]: Access = 16640, Miss = 6444, Miss_rate = 0.387, Pending_hits = 793, Reservation_fails = 41
L2_cache_bank[28]: Access = 16640, Miss = 6432, Miss_rate = 0.387, Pending_hits = 920, Reservation_fails = 130
L2_cache_bank[29]: Access = 16640, Miss = 6488, Miss_rate = 0.390, Pending_hits = 879, Reservation_fails = 0
L2_cache_bank[30]: Access = 16640, Miss = 6444, Miss_rate = 0.387, Pending_hits = 896, Reservation_fails = 60
L2_cache_bank[31]: Access = 16640, Miss = 6468, Miss_rate = 0.389, Pending_hits = 883, Reservation_fails = 187
L2_cache_bank[32]: Access = 16640, Miss = 6460, Miss_rate = 0.388, Pending_hits = 808, Reservation_fails = 30
L2_cache_bank[33]: Access = 16640, Miss = 6428, Miss_rate = 0.386, Pending_hits = 916, Reservation_fails = 114
L2_cache_bank[34]: Access = 16640, Miss = 6484, Miss_rate = 0.390, Pending_hits = 841, Reservation_fails = 96
L2_cache_bank[35]: Access = 16640, Miss = 6484, Miss_rate = 0.390, Pending_hits = 800, Reservation_fails = 0
L2_cache_bank[36]: Access = 16640, Miss = 6464, Miss_rate = 0.388, Pending_hits = 762, Reservation_fails = 0
L2_cache_bank[37]: Access = 16640, Miss = 6468, Miss_rate = 0.389, Pending_hits = 804, Reservation_fails = 0
L2_cache_bank[38]: Access = 16640, Miss = 6488, Miss_rate = 0.390, Pending_hits = 1016, Reservation_fails = 47
L2_cache_bank[39]: Access = 16640, Miss = 6476, Miss_rate = 0.389, Pending_hits = 792, Reservation_fails = 0
L2_cache_bank[40]: Access = 16640, Miss = 6456, Miss_rate = 0.388, Pending_hits = 904, Reservation_fails = 0
L2_cache_bank[41]: Access = 16640, Miss = 6508, Miss_rate = 0.391, Pending_hits = 868, Reservation_fails = 43
L2_cache_bank[42]: Access = 16640, Miss = 6432, Miss_rate = 0.387, Pending_hits = 892, Reservation_fails = 84
L2_cache_bank[43]: Access = 16640, Miss = 6472, Miss_rate = 0.389, Pending_hits = 867, Reservation_fails = 0
L2_cache_bank[44]: Access = 16640, Miss = 6480, Miss_rate = 0.389, Pending_hits = 886, Reservation_fails = 81
L2_cache_bank[45]: Access = 16640, Miss = 6468, Miss_rate = 0.389, Pending_hits = 805, Reservation_fails = 47
L2_cache_bank[46]: Access = 16640, Miss = 6476, Miss_rate = 0.389, Pending_hits = 825, Reservation_fails = 18
L2_cache_bank[47]: Access = 16640, Miss = 6440, Miss_rate = 0.387, Pending_hits = 857, Reservation_fails = 203
L2_cache_bank[48]: Access = 16640, Miss = 6436, Miss_rate = 0.387, Pending_hits = 801, Reservation_fails = 127
L2_cache_bank[49]: Access = 16640, Miss = 6460, Miss_rate = 0.388, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[50]: Access = 16640, Miss = 6472, Miss_rate = 0.389, Pending_hits = 829, Reservation_fails = 51
L2_cache_bank[51]: Access = 16640, Miss = 6492, Miss_rate = 0.390, Pending_hits = 833, Reservation_fails = 0
L2_cache_bank[52]: Access = 16640, Miss = 6456, Miss_rate = 0.388, Pending_hits = 806, Reservation_fails = 8
L2_cache_bank[53]: Access = 16640, Miss = 6464, Miss_rate = 0.388, Pending_hits = 781, Reservation_fails = 32
L2_cache_bank[54]: Access = 16640, Miss = 6440, Miss_rate = 0.387, Pending_hits = 930, Reservation_fails = 31
L2_cache_bank[55]: Access = 16640, Miss = 6476, Miss_rate = 0.389, Pending_hits = 855, Reservation_fails = 54
L2_cache_bank[56]: Access = 16640, Miss = 6468, Miss_rate = 0.389, Pending_hits = 945, Reservation_fails = 40
L2_cache_bank[57]: Access = 16640, Miss = 6428, Miss_rate = 0.386, Pending_hits = 793, Reservation_fails = 54
L2_cache_bank[58]: Access = 16640, Miss = 6488, Miss_rate = 0.390, Pending_hits = 814, Reservation_fails = 63
L2_cache_bank[59]: Access = 16640, Miss = 6436, Miss_rate = 0.387, Pending_hits = 849, Reservation_fails = 106
L2_cache_bank[60]: Access = 16640, Miss = 6448, Miss_rate = 0.388, Pending_hits = 820, Reservation_fails = 111
L2_cache_bank[61]: Access = 16640, Miss = 6456, Miss_rate = 0.388, Pending_hits = 838, Reservation_fails = 0
L2_cache_bank[62]: Access = 16640, Miss = 6464, Miss_rate = 0.388, Pending_hits = 817, Reservation_fails = 18
L2_cache_bank[63]: Access = 16640, Miss = 6468, Miss_rate = 0.389, Pending_hits = 869, Reservation_fails = 0
L2_total_cache_accesses = 1064960
L2_total_cache_misses = 413540
L2_total_cache_miss_rate = 0.3883
L2_total_cache_pending_hits = 55268
L2_total_cache_reservation_fails = 3832
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 596152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 187275
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122880
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 901120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3832
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.033
average_pipeline_duty_cycle=4432.968750
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213440
	Total NON REG=307968
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216672
	Total NON REG=307968
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218880
	Total NON REG=307968
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217696
	Total NON REG=307968
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219200
	Total NON REG=307968
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220000
	Total NON REG=307968
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214976
	Total NON REG=307968
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222368
	Total NON REG=307968
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218656
	Total NON REG=307968
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219936
	Total NON REG=307968
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221952
	Total NON REG=307968
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219584
	Total NON REG=307968
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216032
	Total NON REG=307968
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214944
	Total NON REG=307968
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220736
	Total NON REG=307968
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219008
	Total NON REG=307968
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218976
	Total NON REG=307968
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218784
	Total NON REG=307968
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218784
	Total NON REG=307968
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217248
	Total NON REG=307968
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217376
	Total NON REG=307968
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221088
	Total NON REG=307968
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2214592
	Total NON REG=307968
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217632
	Total NON REG=307968
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218304
	Total NON REG=307968
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220928
	Total NON REG=307968
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220320
	Total NON REG=307968
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220384
	Total NON REG=307968
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2223648
	Total NON REG=307968
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2222560
	Total NON REG=307968
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2211712
	Total NON REG=307968
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221056
	Total NON REG=307968
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220864
	Total NON REG=307968
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218720
	Total NON REG=307968
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224608
	Total NON REG=307968
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218144
	Total NON REG=307968
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220672
	Total NON REG=307968
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218336
	Total NON REG=307968
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218112
	Total NON REG=307968
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220384
	Total NON REG=307968
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218816
	Total NON REG=307968
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2218368
	Total NON REG=307968
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220096
	Total NON REG=307968
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220416
	Total NON REG=307968
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217888
	Total NON REG=307968
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216832
	Total NON REG=307968
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2224480
	Total NON REG=307968
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217216
	Total NON REG=307968
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219360
	Total NON REG=307968
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219872
	Total NON REG=307968
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220288
	Total NON REG=307968
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216960
	Total NON REG=307968
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220704
	Total NON REG=307968
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221344
	Total NON REG=307968
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219264
	Total NON REG=307968
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219296
	Total NON REG=307968
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2219616
	Total NON REG=307968
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221760
	Total NON REG=307968
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220480
	Total NON REG=307968
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2213824
	Total NON REG=307968
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2217376
	Total NON REG=307968
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2221760
	Total NON REG=307968
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2216736
	Total NON REG=307968
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=30008
	Total FP Deocded Instructions=5248
	Total INT Deocded Instructions=23184
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=16801792
	Total FP Acesses=82176
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=90112
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=5242880
	Total SP Acesses=1282560
	Total MEM Acesses=118272
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3696
	Total REG Reads=3055616
	Total REG Writes=2220256
	Total NON REG=307968
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3766592
	Total NON REG=601088
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3766944
	Total NON REG=601088
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3768000
	Total NON REG=601088
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3757664
	Total NON REG=601088
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3767456
	Total NON REG=601088
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3765952
	Total NON REG=601088
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3761824
	Total NON REG=601088
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3766912
	Total NON REG=601088
core 72:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3762688
	Total NON REG=601088
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3761504
	Total NON REG=601088
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3772832
	Total NON REG=601088
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3759104
	Total NON REG=601088
core 76:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3756192
	Total NON REG=601088
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3761280
	Total NON REG=601088
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3764384
	Total NON REG=601088
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=59856
	Total FP Deocded Instructions=10304
	Total INT Deocded Instructions=46416
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=33488896
	Total FP Acesses=164352
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=180224
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=10485760
	Total SP Acesses=2534912
	Total MEM Acesses=221184
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=6912
	Total REG Reads=6065152
	Total REG Writes=3767552
	Total NON REG=601088


==========Power Metrics -- Memory==========
Total memory controller accesses: 249700
Total memory controller reads: 249700
Total memory controller writes: 0
!!!Total Shared memory access: 229376
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 901120
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 8320
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 163840
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 29217
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 901120
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 596152
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 55268
	Cache_stats[GLOBAL_ACC_R][MISS] = 62425
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 3832
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 187275
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 40960
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 122880
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 901120
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 163840

icnt_total_pkts_mem_to_simt=1064960
icnt_total_pkts_simt_to_mem=1064960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1064960
Req_Network_cycles = 117991
Req_Network_injected_packets_per_cycle =       9.0258 
Req_Network_conflicts_per_cycle =       7.1416
Req_Network_conflicts_per_cycle_util =      12.8796
Req_Bank_Level_Parallism =      16.2776
Req_Network_in_buffer_full_per_cycle =       0.3657
Req_Network_in_buffer_avg_util =      40.9767
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1752

Reply_Network_injected_packets_num = 1064960
Reply_Network_cycles = 117991
Reply_Network_injected_packets_per_cycle =        9.0258
Reply_Network_conflicts_per_cycle =       14.5851
Reply_Network_conflicts_per_cycle_util =      25.6042
Reply_Bank_Level_Parallism =      15.8448
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.8106
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1128
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 54 sec (594 sec)
gpgpu_simulation_rate = 148931 (inst/sec)
gpgpu_simulation_rate = 198 (cycle/sec)
gpgpu_silicon_slowdown = 5717171x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
