{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 04:11:32 2014 " "Info: Processing started: Wed Nov 26 04:11:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro -c micro " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off micro -c micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(16) " "Warning (10268): Verilog HDL information at pc.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "pc.v" "" { Text "C:/Users/sen/micro/pc.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/sen/micro/pc.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/sen/micro/alu.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file micro.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro " "Info: Found entity 1: micro" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/sen/micro/register_file.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_gen " "Info: Found entity 1: phase_gen" {  } { { "phase_gen.v" "" { Text "C:/Users/sen/micro/phase_gen.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embedded_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file embedded_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 embedded_ram " "Info: Found entity 1: embedded_ram" {  } { { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_dec " "Info: Found entity 1: ir_dec" {  } { { "ir_dec.v" "" { Text "C:/Users/sen/micro/ir_dec.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Info: Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sen/micro/testbench.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK micro.v(42) " "Warning (10236): Verilog HDL Implicit Net warning at micro.v(42): created implicit net for \"CLK\"" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we micro.v(50) " "Warning (10236): Verilog HDL Implicit Net warning at micro.v(50): created implicit net for \"we\"" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q memory.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at memory.v(24): created implicit net for \"q\"" {  } { { "memory.v" "" { Text "C:/Users/sen/micro/memory.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wd testbench.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for \"wd\"" {  } { { "testbench.v" "" { Text "C:/Users/sen/micro/testbench.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we testbench.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for \"we\"" {  } { { "testbench.v" "" { Text "C:/Users/sen/micro/testbench.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf testbench.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for \"rf\"" {  } { { "testbench.v" "" { Text "C:/Users/sen/micro/testbench.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro " "Info: Elaborating entity \"micro\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "micro.v(73) " "Info (10264): Verilog HDL Case Statement information at micro.v(73): all case item expressions in this case statement are onehot" {  } { { "micro.v" "" { Text "C:/Users/sen/micro/micro.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_gen phase_gen:phase_gen_obj " "Info: Elaborating entity \"phase_gen\" for hierarchy \"phase_gen:phase_gen_obj\"" {  } { { "micro.v" "phase_gen_obj" { Text "C:/Users/sen/micro/micro.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_obj " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc_obj\"" {  } { { "micro.v" "pc_obj" { Text "C:/Users/sen/micro/micro.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pc.v(18) " "Warning (10230): Verilog HDL assignment warning at pc.v(18): truncated value with size 32 to match size of target (8)" {  } { { "pc.v" "" { Text "C:/Users/sen/micro/pc.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_obj " "Info: Elaborating entity \"memory\" for hierarchy \"memory:memory_obj\"" {  } { { "micro.v" "memory_obj" { Text "C:/Users/sen/micro/micro.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embedded_ram memory:memory_obj\|embedded_ram:embedded_ram_obj " "Info: Elaborating entity \"embedded_ram\" for hierarchy \"memory:memory_obj\|embedded_ram:embedded_ram_obj\"" {  } { { "memory.v" "embedded_ram_obj" { Text "C:/Users/sen/micro/memory.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\"" {  } { { "embedded_ram.v" "altsyncram_component" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\"" {  } { { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "embedded_ram.v" "" { Text "C:/Users/sen/micro/embedded_ram.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1dl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1dl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1dl1 " "Info: Found entity 1: altsyncram_1dl1" {  } { { "db/altsyncram_1dl1.tdf" "" { Text "C:/Users/sen/micro/db/altsyncram_1dl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1dl1 memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated " "Info: Elaborating entity \"altsyncram_1dl1\" for hierarchy \"memory:memory_obj\|embedded_ram:embedded_ram_obj\|altsyncram:altsyncram_component\|altsyncram_1dl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_obj " "Info: Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_obj\"" {  } { { "micro.v" "register_file_obj" { Text "C:/Users/sen/micro/micro.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(23) " "Warning (10240): Verilog HDL Always Construct warning at register_file.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/sen/micro/register_file.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 register_file.v(39) " "Warning (10230): Verilog HDL assignment warning at register_file.v(39): truncated value with size 256 to match size of target (1)" {  } { { "register_file.v" "" { Text "C:/Users/sen/micro/register_file.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_dec register_file:register_file_obj\|ir_dec:ir_dec_obj " "Info: Elaborating entity \"ir_dec\" for hierarchy \"register_file:register_file_obj\|ir_dec:ir_dec_obj\"" {  } { { "register_file.v" "ir_dec_obj" { Text "C:/Users/sen/micro/register_file.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_obj " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_obj\"" {  } { { "micro.v" "alu_obj" { Text "C:/Users/sen/micro/micro.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[2\] " "Warning (12110): Net \"ra1\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[1\] " "Warning (12110): Net \"ra1\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[0\] " "Warning (12110): Net \"ra1\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[2\] " "Warning (12110): Net \"ra2\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[1\] " "Warning (12110): Net \"ra2\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[0\] " "Warning (12110): Net \"ra2\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[2\] " "Warning (12110): Net \"ra1\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[1\] " "Warning (12110): Net \"ra1\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[0\] " "Warning (12110): Net \"ra1\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[2\] " "Warning (12110): Net \"ra2\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[1\] " "Warning (12110): Net \"ra2\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[0\] " "Warning (12110): Net \"ra2\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[2\] " "Warning (12110): Net \"ra1\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[1\] " "Warning (12110): Net \"ra1\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[0\] " "Warning (12110): Net \"ra1\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[2\] " "Warning (12110): Net \"ra2\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[1\] " "Warning (12110): Net \"ra2\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[0\] " "Warning (12110): Net \"ra2\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CLK " "Warning (12110): Net \"CLK\" is missing source, defaulting to GND" {  } { { "micro.v" "CLK" { Text "C:/Users/sen/micro/micro.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[2\] " "Warning (12110): Net \"ra1\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[1\] " "Warning (12110): Net \"ra1\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra1\[0\] " "Warning (12110): Net \"ra1\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra1\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[2\] " "Warning (12110): Net \"ra2\[2\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[2\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[1\] " "Warning (12110): Net \"ra2\[1\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[1\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ra2\[0\] " "Warning (12110): Net \"ra2\[0\]\" is missing source, defaulting to GND" {  } { { "micro.v" "ra2\[0\]" { Text "C:/Users/sen/micro/micro.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra1\[2\] register_file:register_file_obj\|Mux0 " "Error: Net \"register_file:register_file_obj\|ra1\[2\]\", which fans out to \"register_file:register_file_obj\|Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra1\[2\] " "Error: Net is fed by \"register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra1\[2\]\"" {  } { { "ir_dec.v" "ra1\[2\]" { Text "C:/Users/sen/micro/ir_dec.v" 13 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra1\[2\] " "Error: Net is fed by \"register_file:register_file_obj\|ra1\[2\]\"" {  } { { "register_file.v" "ra1\[2\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "register_file.v" "ra1\[2\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } } { "register_file.v" "Mux0" { Text "C:/Users/sen/micro/register_file.v" 29 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra1\[1\] register_file:register_file_obj\|Mux0 " "Error: Net \"register_file:register_file_obj\|ra1\[1\]\", which fans out to \"register_file:register_file_obj\|Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra1\[1\] " "Error: Net is fed by \"register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra1\[1\]\"" {  } { { "ir_dec.v" "ra1\[1\]" { Text "C:/Users/sen/micro/ir_dec.v" 13 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra1\[1\] " "Error: Net is fed by \"register_file:register_file_obj\|ra1\[1\]\"" {  } { { "register_file.v" "ra1\[1\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "register_file.v" "ra1\[1\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } } { "register_file.v" "Mux0" { Text "C:/Users/sen/micro/register_file.v" 29 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra1\[0\] register_file:register_file_obj\|Mux0 " "Error: Net \"register_file:register_file_obj\|ra1\[0\]\", which fans out to \"register_file:register_file_obj\|Mux0\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra1\[0\] " "Error: Net is fed by \"register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra1\[0\]\"" {  } { { "ir_dec.v" "ra1\[0\]" { Text "C:/Users/sen/micro/ir_dec.v" 13 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra1\[0\] " "Error: Net is fed by \"register_file:register_file_obj\|ra1\[0\]\"" {  } { { "register_file.v" "ra1\[0\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "register_file.v" "ra1\[0\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } } { "register_file.v" "Mux0" { Text "C:/Users/sen/micro/register_file.v" 29 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra2\[2\] register_file:register_file_obj\|Mux32 " "Error: Net \"register_file:register_file_obj\|ra2\[2\]\", which fans out to \"register_file:register_file_obj\|Mux32\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra2\[2\] " "Error: Net is fed by \"register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra2\[2\]\"" {  } { { "ir_dec.v" "ra2\[2\]" { Text "C:/Users/sen/micro/ir_dec.v" 13 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra2\[2\] " "Error: Net is fed by \"register_file:register_file_obj\|ra2\[2\]\"" {  } { { "register_file.v" "ra2\[2\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "register_file.v" "ra2\[2\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } } { "register_file.v" "Mux32" { Text "C:/Users/sen/micro/register_file.v" 30 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra2\[1\] register_file:register_file_obj\|Mux32 " "Error: Net \"register_file:register_file_obj\|ra2\[1\]\", which fans out to \"register_file:register_file_obj\|Mux32\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra2\[1\] " "Error: Net is fed by \"register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra2\[1\]\"" {  } { { "ir_dec.v" "ra2\[1\]" { Text "C:/Users/sen/micro/ir_dec.v" 13 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra2\[1\] " "Error: Net is fed by \"register_file:register_file_obj\|ra2\[1\]\"" {  } { { "register_file.v" "ra2\[1\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "register_file.v" "ra2\[1\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } } { "register_file.v" "Mux32" { Text "C:/Users/sen/micro/register_file.v" 30 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra2\[0\] register_file:register_file_obj\|Mux32 " "Error: Net \"register_file:register_file_obj\|ra2\[0\]\", which fans out to \"register_file:register_file_obj\|Mux32\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra2\[0\] " "Error: Net is fed by \"register_file:register_file_obj\|ir_dec:ir_dec_obj\|ra2\[0\]\"" {  } { { "ir_dec.v" "ra2\[0\]" { Text "C:/Users/sen/micro/ir_dec.v" 13 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "register_file:register_file_obj\|ra2\[0\] " "Error: Net is fed by \"register_file:register_file_obj\|ra2\[0\]\"" {  } { { "register_file.v" "ra2\[0\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "register_file.v" "ra2\[0\]" { Text "C:/Users/sen/micro/register_file.v" 7 -1 0 } } { "register_file.v" "Mux32" { Text "C:/Users/sen/micro/register_file.v" 30 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sen/micro/micro.map.smsg " "Info: Generated suppressed messages file C:/Users/sen/micro/micro.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 40 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 18 errors, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Error: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 26 04:11:34 2014 " "Error: Processing ended: Wed Nov 26 04:11:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
