

================================================================
== Vitis HLS Report for 'LayerNorm_Pipeline_VITIS_LOOP_378_4'
================================================================
* Date:           Fri Nov 10 02:17:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  4.600 us|  4.600 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_378_4  |       90|       90|        12|          1|          1|    80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      144|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      2|        0|      226|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|      269|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      2|      269|      483|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |fadd_32ns_32ns_32_1_full_dsp_1_U3904  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|  0|  226|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   2|  0|  226|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln378_fu_161_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln379_1_fu_191_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln379_2_fu_167_p2      |         +|   0|  0|  21|          14|           8|
    |add_ln379_fu_173_p2        |         +|   0|  0|  22|          15|          15|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln378_fu_155_p2       |      icmp|   0|  0|  10|           7|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 144|         110|          99|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_10          |   9|          2|    7|         14|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|   14|         28|
    |c_fu_82                        |   9|          2|    7|         14|
    |gmem0_blk_n_AR                 |   9|          2|    1|          2|
    |gmem0_blk_n_R                  |   9|          2|    1|          2|
    |phi_mul_fu_74                  |   9|          2|   14|         28|
    |sum_3_fu_78                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  81|         18|   78|        156|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_82                            |   7|   0|    7|          0|
    |div_reg_286                        |  32|   0|   32|          0|
    |gmem0_addr_read_reg_276            |  32|   0|   32|          0|
    |gmem0_addr_reg_270                 |  64|   0|   64|          0|
    |icmp_ln378_reg_266                 |   1|   0|    1|          0|
    |phi_mul_fu_74                      |  14|   0|   14|          0|
    |sum_3_fu_78                        |  32|   0|   32|          0|
    |icmp_ln378_reg_266                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 269|  32|  206|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|grp_fu_912_p_din0     |  out|   32|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|grp_fu_912_p_din1     |  out|   32|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|grp_fu_912_p_dout0    |   in|   32|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|grp_fu_912_p_ce       |  out|    1|  ap_ctrl_hs|  LayerNorm_Pipeline_VITIS_LOOP_378_4|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                gmem0|       pointer|
|sext_ln378            |   in|    9|     ap_none|                           sext_ln378|        scalar|
|X_data                |   in|   64|     ap_none|                               X_data|        scalar|
|sum_6_out             |  out|   32|      ap_vld|                            sum_6_out|       pointer|
|sum_6_out_ap_vld      |  out|    1|      ap_vld|                            sum_6_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------+--------------+

