{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589109038813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589109038813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 14:10:38 2020 " "Processing started: Sun May 10 14:10:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589109038813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589109038813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589109038813 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1589109039475 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Multiplier.v(16) " "Verilog HDL information at Multiplier.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1589109039526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039531 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ap_function.v(11) " "Verilog HDL information at ap_function.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1589109039534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap_function.v 1 1 " "Found 1 design units, including 1 entities, in source file ap_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap_function " "Found entity 1: ap_function" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8 " "Found entity 1: DFF8" {  } { { "DFF8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "MUX4TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg8.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG8 " "Found entity 1: SHIFTREG8" {  } { { "SHIFTREG8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREGS " "Found entity 1: SHIFTREGS" {  } { { "SHIFTREGS.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "MUX2TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_8BIT " "Found entity 1: MUX2TO1_8BIT" {  } { { "MUX2TO1_8BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile8x8 " "Found entity 1: RegisterFile8x8" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Found entity 1: INSTMEM" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Found entity 1: DATAMEM" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext6t08.v 1 1 " "Found 1 design units, including 1 entities, in source file signext6t08.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT6T08 " "Found entity 1: SIGNEXT6T08" {  } { { "SIGNEXT6T08.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT6T08.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t016.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t016.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T016 " "Found entity 1: SIGNEXT8T016" {  } { { "SIGNEXT8T016.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T016.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus1_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file plus1_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLUS1_ADDER " "Found entity 1: PLUS1_ADDER" {  } { { "PLUS1_ADDER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_3BIT " "Found entity 1: MUX2TO1_3BIT" {  } { { "MUX2TO1_3BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_3BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_16BIT " "Found entity 1: MUX2TO1_16BIT" {  } { { "MUX2TO1_16BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_16BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.v 1 1 " "Found 1 design units, including 1 entities, in source file router.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROUTER " "Found entity 1: ROUTER" {  } { { "ROUTER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ROUTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCREG " "Found entity 1: PCREG" {  } { { "PCREG.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_10BIT " "Found entity 1: MUX2TO1_10BIT" {  } { { "MUX2TO1_10BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext8t010.v 1 1 " "Found 1 design units, including 1 entities, in source file signext8t010.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT8T010 " "Found entity 1: SIGNEXT8T010" {  } { { "SIGNEXT8T010.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SIGNEXT8T010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1_10BIT " "Found entity 1: MUX4TO1_10BIT" {  } { { "MUX4TO1_10BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1_10BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tst " "Found entity 1: tst" {  } { { "tst.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/tst.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concanitating.v 1 1 " "Found 1 design units, including 1 entities, in source file concanitating.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONCANITATING " "Found entity 1: CONCANITATING" {  } { { "CONCANITATING.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CONCANITATING.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039603 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "DFF2 DFF2.v " "Entity \"DFF2\" obtained from \"DFF2.v\" instead of from Quartus II megafunction library" {  } { { "DFF2.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1589109039606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff2.v 1 1 " "Found 1 design units, including 1 entities, in source file dff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF2 " "Found entity 1: DFF2" {  } { { "DFF2.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front_panel.v 1 1 " "Found 1 design units, including 1 entities, in source file front_panel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Front_Panel " "Found entity 1: Front_Panel" {  } { { "Front_Panel.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Front_Panel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/REG16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109039614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109039614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589109040289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:inst " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/CPU.bdf" { { 520 352 800 872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 Datapath:inst\|DFF1:REG_Qm1 " "Elaborating entity \"DFF1\" for hierarchy \"Datapath:inst\|DFF1:REG_Qm1\"" {  } { { "Datapath.bdf" "REG_Qm1" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -368 1616 1752 -256 "REG_Qm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG8 Datapath:inst\|SHIFTREG8:REG_Q " "Elaborating entity \"SHIFTREG8\" for hierarchy \"Datapath:inst\|SHIFTREG8:REG_Q\"" {  } { { "Datapath.bdf" "REG_Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -200 1576 1752 -24 "REG_Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 Datapath:inst\|MUX2TO1:MUX_S " "Elaborating entity \"MUX2TO1\" for hierarchy \"Datapath:inst\|MUX2TO1:MUX_S\"" {  } { { "Datapath.bdf" "MUX_S" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 280 1592 1744 392 "MUX_S" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_8BIT Datapath:inst\|MUX2TO1_8BIT:MULT_SEL_A " "Elaborating entity \"MUX2TO1_8BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_8BIT:MULT_SEL_A\"" {  } { { "Datapath.bdf" "MULT_SEL_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 120 1232 1416 232 "MULT_SEL_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap_function Datapath:inst\|ap_function:ALU " "Elaborating entity \"ap_function\" for hierarchy \"Datapath:inst\|ap_function:ALU\"" {  } { { "Datapath.bdf" "ALU" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 936 1096 192 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(11) " "Verilog HDL assignment warning at ap_function.v(11): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589109040305 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(12) " "Verilog HDL assignment warning at ap_function.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589109040305 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ap_function.v(11) " "Verilog HDL Always Construct warning at ap_function.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1589109040305 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[0\] ap_function.v(11) " "Inferred latch for \"carry\[0\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040305 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] ap_function.v(11) " "Inferred latch for \"carry\[1\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040305 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] ap_function.v(11) " "Inferred latch for \"carry\[2\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040306 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] ap_function.v(11) " "Inferred latch for \"carry\[3\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040306 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[4\] ap_function.v(11) " "Inferred latch for \"carry\[4\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040306 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[5\] ap_function.v(11) " "Inferred latch for \"carry\[5\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040306 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[6\] ap_function.v(11) " "Inferred latch for \"carry\[6\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1589109040306 "|Datapath|ap_function:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1 Datapath:inst\|MUX4TO1:MUX_A " "Elaborating entity \"MUX4TO1\" for hierarchy \"Datapath:inst\|MUX4TO1:MUX_A\"" {  } { { "Datapath.bdf" "MUX_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -48 672 864 96 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCREG Datapath:inst\|PCREG:REG_PC " "Elaborating entity \"PCREG\" for hierarchy \"Datapath:inst\|PCREG:REG_PC\"" {  } { { "Datapath.bdf" "REG_PC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1584 -1344 -72 "REG_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PCREG.v(14) " "Verilog HDL assignment warning at PCREG.v(14): truncated value with size 32 to match size of target (10)" {  } { { "PCREG.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PCREG.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589109040310 "|CPU|Datapath:inst|PCREG:REG_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1_10BIT Datapath:inst\|MUX4TO1_10BIT:MUX_PC " "Elaborating entity \"MUX4TO1_10BIT\" for hierarchy \"Datapath:inst\|MUX4TO1_10BIT:MUX_PC\"" {  } { { "Datapath.bdf" "MUX_PC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -424 -1568 -1376 -280 "MUX_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 Datapath:inst\|REG16:inst7 " "Elaborating entity \"REG16\" for hierarchy \"Datapath:inst\|REG16:inst7\"" {  } { { "Datapath.bdf" "inst7" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -40 -1128 -968 72 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM Datapath:inst\|INSTMEM:inst4 " "Elaborating entity \"INSTMEM\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\"" {  } { { "Datapath.bdf" "inst4" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -184 -1184 -968 -56 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "altsyncram_component" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\"" {  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.mif " "Parameter \"init_file\" = \"instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040367 ""}  } { { "INSTMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/INSTMEM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589109040367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ma1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ma1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ma1 " "Found entity 1: altsyncram_9ma1" {  } { { "db/altsyncram_9ma1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109040433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109040433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ma1 Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated " "Elaborating entity \"altsyncram_9ma1\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0a2 " "Found entity 1: altsyncram_s0a2" {  } { { "db/altsyncram_s0a2.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_s0a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109040502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109040502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0a2 Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|altsyncram_s0a2:altsyncram1 " "Elaborating entity \"altsyncram_s0a2\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|altsyncram_s0a2:altsyncram1\"" {  } { { "db/altsyncram_9ma1.tdf" "altsyncram1" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9ma1.tdf" "mgl_prim2" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9ma1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109040993 ""}  } { { "db/altsyncram_9ma1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_9ma1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589109040993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Datapath:inst\|INSTMEM:inst4\|altsyncram:altsyncram_component\|altsyncram_9ma1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONCANITATING Datapath:inst\|CONCANITATING:inst1 " "Elaborating entity \"CONCANITATING\" for hierarchy \"Datapath:inst\|CONCANITATING:inst1\"" {  } { { "Datapath.bdf" "inst1" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -360 -1216 -1016 -280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile8x8 Datapath:inst\|RegisterFile8x8:RF " "Elaborating entity \"RegisterFile8x8\" for hierarchy \"Datapath:inst\|RegisterFile8x8:RF\"" {  } { { "Datapath.bdf" "RF" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 136 -40 232 312 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(14) " "Verilog HDL assignment warning at RegisterFile8x8.v(14): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589109041037 "|CPU|Datapath:inst|RegisterFile8x8:RF"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(23) " "Verilog HDL assignment warning at RegisterFile8x8.v(23): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589109041037 "|CPU|Datapath:inst|RegisterFile8x8:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLUS1_ADDER Datapath:inst\|PLUS1_ADDER:PLUS1_ADDER3 " "Elaborating entity \"PLUS1_ADDER\" for hierarchy \"Datapath:inst\|PLUS1_ADDER:PLUS1_ADDER3\"" {  } { { "Datapath.bdf" "PLUS1_ADDER3" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -88 -304 -104 24 "PLUS1_ADDER3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 PLUS1_ADDER.v(12) " "Verilog HDL assignment warning at PLUS1_ADDER.v(12): truncated value with size 32 to match size of target (3)" {  } { { "PLUS1_ADDER.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/PLUS1_ADDER.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589109041040 "|CPU|Datapath:inst|PLUS1_ADDER:PLUS1_ADDER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_3BIT Datapath:inst\|MUX2TO1_3BIT:MUX_TYPE_SEL " "Elaborating entity \"MUX2TO1_3BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_3BIT:MUX_TYPE_SEL\"" {  } { { "Datapath.bdf" "MUX_TYPE_SEL" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -88 -608 -424 24 "MUX_TYPE_SEL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM Datapath:inst\|DATAMEM:inst5 " "Elaborating entity \"DATAMEM\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\"" {  } { { "Datapath.bdf" "inst5" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 184 -1184 -968 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "altsyncram_component" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\"" {  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041064 ""}  } { { "DATAMEM.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DATAMEM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589109041064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3se1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3se1 " "Found entity 1: altsyncram_3se1" {  } { { "db/altsyncram_3se1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109041125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109041125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3se1 Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated " "Elaborating entity \"altsyncram_3se1\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nca2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nca2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nca2 " "Found entity 1: altsyncram_nca2" {  } { { "db/altsyncram_nca2.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_nca2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589109041191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589109041191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nca2 Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|altsyncram_nca2:altsyncram1 " "Elaborating entity \"altsyncram_nca2\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|altsyncram_nca2:altsyncram1\"" {  } { { "db/altsyncram_3se1.tdf" "altsyncram1" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3se1.tdf" "mgl_prim2" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3se1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:inst\|DATAMEM:inst5\|altsyncram:altsyncram_component\|altsyncram_3se1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987569 " "Parameter \"NODE_NAME\" = \"1918987569\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041199 ""}  } { { "db/altsyncram_3se1.tdf" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/db/altsyncram_3se1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589109041199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 Datapath:inst\|DFF2:inst3 " "Elaborating entity \"DFF2\" for hierarchy \"Datapath:inst\|DFF2:inst3\"" {  } { { "Datapath.bdf" "inst3" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 312 -888 -736 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_16BIT Datapath:inst\|MUX2TO1_16BIT:inst11 " "Elaborating entity \"MUX2TO1_16BIT\" for hierarchy \"Datapath:inst\|MUX2TO1_16BIT:inst11\"" {  } { { "Datapath.bdf" "inst11" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 304 496 632 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT8T016 Datapath:inst\|SIGNEXT8T016:inst6 " "Elaborating entity \"SIGNEXT8T016\" for hierarchy \"Datapath:inst\|SIGNEXT8T016:inst6\"" {  } { { "Datapath.bdf" "inst6" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 520 632 864 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROUTER Datapath:inst\|ROUTER:ROUTER_LOGIC " "Elaborating entity \"ROUTER\" for hierarchy \"Datapath:inst\|ROUTER:ROUTER_LOGIC\"" {  } { { "Datapath.bdf" "ROUTER_LOGIC" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 720 288 496 832 "ROUTER_LOGIC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT6T08 Datapath:inst\|SIGNEXT6T08:SIGN_EXT_I_TYPE " "Elaborating entity \"SIGNEXT6T08\" for hierarchy \"Datapath:inst\|SIGNEXT6T08:SIGN_EXT_I_TYPE\"" {  } { { "Datapath.bdf" "SIGN_EXT_I_TYPE" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 -672 -448 128 "SIGN_EXT_I_TYPE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:inst\|Multiplier:Multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:inst\|Multiplier:Multiplier\"" {  } { { "Datapath.bdf" "Multiplier" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -624 448 664 -512 "Multiplier" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589109041218 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplier.v(30) " "Verilog HDL Case Statement information at Multiplier.v(30): all case item expressions in this case statement are onehot" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1589109041219 "|CPU|Datapath:inst|Multiplier:Multiplier"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "Count Multiplier.v(11) " "Verilog HDL error at Multiplier.v(11): variable \"Count\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 11 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Quartus II" 0 -1 1589109041219 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Datapath:inst\|Multiplier:Multiplier " "Can't elaborate user hierarchy \"Datapath:inst\|Multiplier:Multiplier\"" {  } { { "Datapath.bdf" "Multiplier" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -624 448 664 -512 "Multiplier" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589109041220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg " "Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1589109041374 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589109041591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 10 14:10:41 2020 " "Processing ended: Sun May 10 14:10:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589109041591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589109041591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589109041591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589109041591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589109042179 ""}
