<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -a -v system_modified.ncd

</twCmdLine><twDesign>system_modified.ncd</twDesign><twDesignPath>system_modified.ncd</twDesignPath><twDevInfo arch="virtex4" pkg="ff668"><twDevName>xc4vlx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2012-12-04, STEPPING level 1</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" dlyHyperLnks="t" ></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="1"><twSigConn><twSig>net_ring_osc_2</twSig><twDriver>SLICE_X4Y150.Y</twDriver><twLoad>SLICE_X6Y150.G3</twLoad></twSigConn></twCycles><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;fpga_0_clk_1_sys_clk_pin_IBUFG&quot; </twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.064</twMinPer></twConstHead><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.064</twTotDel><twSrc BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twDel>0.815</twDel><twSUTime>0.249</twSUTime><twTotPathDel>1.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X77Y203.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y203.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y203.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.820</twTotDel><twSrc BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twDel>0.563</twDel><twSUTime>0.249</twSUTime><twTotPathDel>0.812</twTotPathDel><twClkSkew dest = "0.089" src = "0.097">0.008</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y202.CLK</twSrcSite><twSrcClk twEdge ="twRising">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X77Y202.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y203.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y203.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.812</twTotDel><twDestClk twEdge ="twRising">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.809</twTotDel><twSrc BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twDel>0.563</twDel><twSUTime>0.238</twSUTime><twTotPathDel>0.801</twTotPathDel><twClkSkew dest = "0.096" src = "0.104">0.008</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising">fpga_0_clk_1_sys_clk_pin_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X75Y203.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y203.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y203.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.801</twTotDel><twDestClk twEdge ="twRising">fpga_0_clk_1_sys_clk_pin_IBUFG</twDestClk><twPctLog>66.0</twPctLog><twPctRoute>34.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="13" twConstType="PATH2SETUP" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_100_0000MHz&quot; </twConstName><twItemCnt>305026</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11529</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.200</twMinPer></twConstHead><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.200</twTotDel><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType="RAM">lmb_bram/lmb_bram/ramb16_9</twDest><twDel>8.770</twDel><twSUTime>0.370</twSUTime><twTotPathDel>9.140</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType='RAM'>lmb_bram/lmb_bram/ramb16_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y217.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y233.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y233.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y233.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y233.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift&lt;0&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y234.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y234.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y235.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y235.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y223.F1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y223.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mb_plb_M_ABus&lt;54&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y26.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.722</twDelInfo><twComp>ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>lmb_bram/lmb_bram/ramb16_9</twComp><twBEL>lmb_bram/lmb_bram/ramb16_9</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>7.310</twRouteDel><twTotDel>9.140</twTotDel><twDestClk twEdge ="twRising">clk_100_0000MHz</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.052</twTotDel><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType="RAM">lmb_bram/lmb_bram/ramb16_10</twDest><twDel>8.622</twDel><twSUTime>0.370</twSUTime><twTotPathDel>8.992</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType='RAM'>lmb_bram/lmb_bram/ramb16_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y217.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y233.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y233.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y233.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y233.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift&lt;0&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y234.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y234.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y235.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y235.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y223.F1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y223.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mb_plb_M_ABus&lt;54&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y26.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.574</twDelInfo><twComp>ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y26.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>lmb_bram/lmb_bram/ramb16_10</twComp><twBEL>lmb_bram/lmb_bram/ramb16_10</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>7.162</twRouteDel><twTotDel>8.992</twTotDel><twDestClk twEdge ="twRising">clk_100_0000MHz</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.038</twTotDel><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType="RAM">lmb_bram/lmb_bram/ramb16_11</twDest><twDel>8.608</twDel><twSUTime>0.370</twSUTime><twTotPathDel>8.978</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.060</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twSrc><twDest BELType='RAM'>lmb_bram/lmb_bram/ramb16_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y217.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y217.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y233.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.714</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y233.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/imm_reg&lt;5&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI21</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y233.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/force_DI2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y233.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.486</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift&lt;0&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y234.CIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y234.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y235.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y235.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/ex_jump_q&lt;0&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y223.F1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">1.541</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/O</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y223.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mb_plb_M_ABus&lt;54&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/new_pc&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y27.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.560</twDelInfo><twComp>ilmb_LMB_ABus&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y27.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>lmb_bram/lmb_bram/ramb16_11</twComp><twBEL>lmb_bram/lmb_bram/ramb16_11</twBEL></twPathDel><twLogDel>1.830</twLogDel><twRouteDel>7.148</twRouteDel><twTotDel>8.978</twTotDel><twDestClk twEdge ="twRising">clk_100_0000MHz</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="20" twConstType="OFFSETINCLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_100_0000MHz&quot; </twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.582</twMinOff></twConstHead><twPathRpt anchorID="21"><twUnconstOffIn anchorID="22" twDataPathType="twDataPathMaxDelay"><twOff>4.582</twOff><twSrc BELType="PAD">dut_uart_granted</twSrc><twDest BELType="FF">dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>dut_uart_granted</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>N8.PAD</twSrcSite><twPathDel><twSite>N8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>dut_uart_granted</twComp><twBEL>dut_uart_granted</twBEL><twBEL>dut_uart_granted_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y201.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>dut_uart_granted_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y201.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>dut_control_core_0/N20</twComp><twBEL>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/IP2Bus_Data&lt;29&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y203.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.852</twDelInfo><twComp>dut_control_core_0/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y203.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>mb_plb_Sl_rdDBus&lt;29&gt;</twComp><twBEL>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29_rstpot</twBEL><twBEL>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>3.127</twRouteDel><twTotDel>4.374</twTotDel><twDestClk twEdge ="twRising">clk_100_0000MHz</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>fpga_0_clk_1_sys_clk_pin</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>C13.PAD</twSrcSite><twPathDel><twSite>C13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin</twComp><twBEL>fpga_0_clk_1_sys_clk_pin</twBEL><twBEL>fpga_0_clk_1_sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.336</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_DCM0_CLK0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y203.CLK</twSite><twDelType>net</twDelType><twFanCnt>1824</twFanCnt><twDelInfo twEdge="twRising">2.034</twDelInfo><twComp>clk_100_0000MHz</twComp></twPathDel><twLogDel>-4.853</twLogDel><twRouteDel>4.825</twRouteDel><twTotDel>-0.028</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="23"><twUnconstOffIn anchorID="24" twDataPathType="twDataPathMaxDelay"><twOff>4.234</twOff><twSrc BELType="PAD">fpga_0_rst_1_sys_rst_pin</twSrc><twDest BELType="FF">proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>fpga_0_rst_1_sys_rst_pin</twSrc><twDest BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twLogLvls>1</twLogLvls><twSrcSite>R7.PAD</twSrcSite><twPathDel><twSite>R7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.892</twDelInfo><twComp>fpga_0_rst_1_sys_rst_pin</twComp><twBEL>fpga_0_rst_1_sys_rst_pin</twBEL><twBEL>fpga_0_rst_1_sys_rst_pin_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y212.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">2.855</twDelInfo><twComp>fpga_0_rst_1_sys_rst_pin_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y212.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twComp><twBEL>proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>2.855</twRouteDel><twTotDel>3.969</twTotDel><twDestClk twEdge ="twRising">clk_100_0000MHz</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>fpga_0_clk_1_sys_clk_pin</twSrc><twDest BELType='FF'>proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1</twDest><twLogLvls>3</twLogLvls><twSrcSite>C13.PAD</twSrcSite><twPathDel><twSite>C13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin</twComp><twBEL>fpga_0_clk_1_sys_clk_pin</twBEL><twBEL>fpga_0_clk_1_sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.336</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_DCM0_CLK0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y212.CLK</twSite><twDelType>net</twDelType><twFanCnt>1824</twFanCnt><twDelInfo twEdge="twRising">1.977</twDelInfo><twComp>clk_100_0000MHz</twComp></twPathDel><twLogDel>-4.853</twLogDel><twRouteDel>4.768</twRouteDel><twTotDel>-0.085</twTotDel></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="25"><twUnconstOffIn anchorID="26" twDataPathType="twDataPathMaxDelay"><twOff>3.481</twOff><twSrc BELType="PAD">dut_rst</twSrc><twDest BELType="FF">dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twDataPath maxSiteLen="17"><twSrc BELType='PAD'>dut_rst</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>dut_rst</twComp><twBEL>dut_rst</twBEL><twBEL>dut_rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>dut_rst_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>mb_plb_Sl_rdDBus&lt;31&gt;</twComp><twBEL>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/IP2Bus_Data&lt;31&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>dut_control_core_0/N22</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.199</twDelInfo><twComp>mb_plb_Sl_rdDBus&lt;31&gt;</twComp><twBEL>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31_rstpot</twBEL><twBEL>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31</twBEL></twPathDel><twLogDel>1.261</twLogDel><twRouteDel>2.050</twRouteDel><twTotDel>3.311</twTotDel><twDestClk twEdge ="twRising">clk_100_0000MHz</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>fpga_0_clk_1_sys_clk_pin</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>C13.PAD</twSrcSite><twPathDel><twSite>C13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin</twComp><twBEL>fpga_0_clk_1_sys_clk_pin</twBEL><twBEL>fpga_0_clk_1_sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.336</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_DCM0_CLK0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.CLK</twSite><twDelType>net</twDelType><twFanCnt>1824</twFanCnt><twDelInfo twEdge="twRising">2.072</twDelInfo><twComp>clk_100_0000MHz</twComp></twPathDel><twLogDel>-4.853</twLogDel><twRouteDel>4.863</twRouteDel><twTotDel>0.010</twTotDel></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="27" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_100_0000MHz&quot; </twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>6.410</twMaxOff></twConstHead><twPathRpt anchorID="28"><twUnconstOffOut anchorID="29" twDataPathType="twDataPathMaxDelay"><twOff>6.410</twOff><twSrc BELType="FF">dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1</twSrc><twDest BELType="PAD">dut_uart_request</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>fpga_0_clk_1_sys_clk_pin</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>C13.PAD</twSrcSite><twPathDel><twSite>C13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin</twComp><twBEL>fpga_0_clk_1_sys_clk_pin</twBEL><twBEL>fpga_0_clk_1_sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.206</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_DCM0_CLK0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CLK</twSite><twDelType>net</twDelType><twFanCnt>1824</twFanCnt><twDelInfo twEdge="twRising">2.593</twDelInfo><twComp>clk_100_0000MHz</twComp></twPathDel><twLogDel>-5.504</twLogDel><twRouteDel>5.626</twRouteDel><twTotDel>0.122</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1</twSrc><twDest BELType='PAD'>dut_uart_request</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X84Y200.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>dut_uart_request_OBUF</twComp><twBEL>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_1</twBEL></twPathDel><twPathDel><twSite>P8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.657</twDelInfo><twComp>dut_uart_request_OBUF</twComp></twPathDel><twPathDel><twSite>P8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.144</twDelInfo><twComp>dut_uart_request</twComp><twBEL>dut_uart_request_OBUF</twBEL><twBEL>dut_uart_request</twBEL></twPathDel><twLogDel>3.451</twLogDel><twRouteDel>2.657</twRouteDel><twTotDel>6.108</twTotDel><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="30"><twUnconstOffOut anchorID="31" twDataPathType="twDataPathMaxDelay"><twOff>6.381</twOff><twSrc BELType="FF">dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3</twSrc><twDest BELType="PAD">dut_uart_release</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>fpga_0_clk_1_sys_clk_pin</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>C13.PAD</twSrcSite><twPathDel><twSite>C13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin</twComp><twBEL>fpga_0_clk_1_sys_clk_pin</twBEL><twBEL>fpga_0_clk_1_sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.206</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_DCM0_CLK0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y203.CLK</twSite><twDelType>net</twDelType><twFanCnt>1824</twFanCnt><twDelInfo twEdge="twRising">2.590</twDelInfo><twComp>clk_100_0000MHz</twComp></twPathDel><twLogDel>-5.504</twLogDel><twRouteDel>5.623</twRouteDel><twTotDel>0.119</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3</twSrc><twDest BELType='PAD'>dut_uart_release</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X84Y203.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>dut_uart_release_OBUF</twComp><twBEL>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_3</twBEL></twPathDel><twPathDel><twSite>M7.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.638</twDelInfo><twComp>dut_uart_release_OBUF</twComp></twPathDel><twPathDel><twSite>M7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.137</twDelInfo><twComp>dut_uart_release</twComp><twBEL>dut_uart_release_OBUF</twBEL><twBEL>dut_uart_release</twBEL></twPathDel><twLogDel>3.444</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>6.082</twTotDel><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="32"><twUnconstOffOut anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>6.296</twOff><twSrc BELType="FF">dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4</twSrc><twDest BELType="PAD">dut_test_done</twDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.120" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.180</twClkUncert><twClkPath maxSiteLen="18"><twSrc BELType='PAD'>fpga_0_clk_1_sys_clk_pin</twSrc><twDest BELType='FF'>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>C13.PAD</twSrcSite><twPathDel><twSite>C13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.932</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin</twComp><twBEL>fpga_0_clk_1_sys_clk_pin</twBEL><twBEL>fpga_0_clk_1_sys_clk_pin_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>fpga_0_clk_1_sys_clk_pin_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM_ADV_X0Y7.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.206</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>clock_generator_0/clock_generator_0/SIG_DCM0_CLK0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbgcko_O</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twComp><twBEL>clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.CLK</twSite><twDelType>net</twDelType><twFanCnt>1824</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>clk_100_0000MHz</twComp></twPathDel><twLogDel>-5.504</twLogDel><twRouteDel>5.598</twRouteDel><twTotDel>0.094</twTotDel></twClkPath><twDataPath maxSiteLen="16"><twSrc BELType='FF'>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4</twSrc><twDest BELType='PAD'>dut_test_done</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X87Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>dut_test_done_OBUF</twComp><twBEL>dut_control_core_0/dut_control_core_0/USER_LOGIC_I/ctrl_reg_4</twBEL></twPathDel><twPathDel><twSite>P5.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>dut_test_done_OBUF</twComp></twPathDel><twPathDel><twSite>P5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.150</twDelInfo><twComp>dut_test_done</twComp><twBEL>dut_test_done_OBUF</twBEL><twBEL>dut_test_done</twBEL></twPathDel><twLogDel>3.441</twLogDel><twRouteDel>2.581</twRouteDel><twTotDel>6.022</twTotDel><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="34" twConstType="PATH2SETUP" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;mdm_0/Dbg_Update_1&quot; </twConstName><twItemCnt>320</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>53</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.998</twMinPer></twConstHead><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.499</twTotDel><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk</twDest><twDel>4.029</twDel><twSUTime>0.470</twSUTime><twTotPathDel>4.499</twTotPathDel><twClkSkew>0.000</twClkSkew><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y218.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mdm_0/Dbg_Update_1</twSrcClk><twPathDel><twSite>SLICE_X52Y218.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y219.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y219.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>microblaze_0_mdm_bus_Dbg_Reg_En&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y216.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y202.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y202.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>3.104</twRouteDel><twTotDel>4.499</twTotDel><twDestClk twEdge ="twRising">mdm_0/Dbg_Update_1</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.490</twTotDel><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk</twDest><twDel>4.020</twDel><twSUTime>0.470</twSUTime><twTotPathDel>4.490</twTotPathDel><twClkSkew>0.000</twClkSkew><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y218.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mdm_0/Dbg_Update_1</twSrcClk><twPathDel><twSite>SLICE_X52Y218.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y219.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y219.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>microblaze_0_mdm_bus_Dbg_Reg_En&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y216.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y203.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y203.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>3.095</twRouteDel><twTotDel>4.490</twTotDel><twDestClk twEdge ="twRising">mdm_0/Dbg_Update_1</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.336</twTotDel><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_4</twDest><twDel>3.866</twDel><twSUTime>0.470</twSUTime><twTotPathDel>4.336</twTotPathDel><twClkSkew>0.000</twClkSkew><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y218.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mdm_0/Dbg_Update_1</twSrcClk><twPathDel><twSite>SLICE_X52Y218.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y219.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y219.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>microblaze_0_mdm_bus_Dbg_Reg_En&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift1</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y216.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y216.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N16</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00002</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y203.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y203.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg&lt;4&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_4</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>2.941</twRouteDel><twTotDel>4.336</twTotDel><twDestClk twEdge ="twRising">mdm_0/Dbg_Update_1</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="41" twConstType="PATH2SETUP" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;mdm_0/Dbg_Clk_1&quot; </twConstName><twItemCnt>241</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>212</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.406</twMinPer></twConstHead><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.203</twTotDel><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_4</twDest><twDel>2.376</twDel><twSUTime>0.827</twSUTime><twTotPathDel>3.203</twTotPathDel><twClkSkew>0.000</twClkSkew><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y215.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mdm_0/Dbg_Clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y215.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y214.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y214.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y208.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y208.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count&lt;4&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_4</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>3.203</twTotDel><twDestClk twEdge ="twRising">mdm_0/Dbg_Clk_1</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.203</twTotDel><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_5</twDest><twDel>2.376</twDel><twSUTime>0.827</twSUTime><twTotPathDel>3.203</twTotPathDel><twClkSkew>0.000</twClkSkew><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y215.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mdm_0/Dbg_Clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y215.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y214.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y214.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y208.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y208.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count&lt;4&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_5</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>3.203</twTotDel><twDestClk twEdge ="twRising">mdm_0/Dbg_Clk_1</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.203</twTotDel><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twSrc><twDest BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_6</twDest><twDel>2.376</twDel><twSUTime>0.827</twSUTime><twTotPathDel>3.203</twTotPathDel><twClkSkew>0.000</twClkSkew><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twSrc><twDest BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y215.CLK</twSrcSite><twSrcClk twEdge ="twFalling">mdm_0/Dbg_Clk_1</twSrcClk><twPathDel><twSite>SLICE_X58Y215.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y214.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y214.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y214.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/shifting_Data</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y209.SR</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.351</twDelInfo><twComp>mdm_0/Dbg_Shift_1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y209.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count&lt;6&gt;</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_6</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>1.782</twRouteDel><twTotDel>3.203</twTotDel><twDestClk twEdge ="twRising">mdm_0/Dbg_Clk_1</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="48" twConstType="PATH2SETUP" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;ring_osc_0_ring_en_pin_OBUF&quot; </twConstName><twItemCnt>2144</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>222</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.441</twMinPer></twConstHead><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.441</twTotDel><twSrc BELType="FF">ring_osc_0/ring_osc_0/USER_LOGIC_I/count_0</twSrc><twDest BELType="FF">ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twDest><twDel>8.033</twDel><twSUTime>0.408</twSUTime><twTotPathDel>8.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_0</twSrc><twDest BELType='FF'>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twDest><twLogLvls>32</twLogLvls><twSrcSite>SLICE_X54Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising">ring_osc_0_ring_en_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X54Y176.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;0&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y176.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y176.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;0&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;0&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;2&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;2&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;4&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;6&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;8&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;10&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;12&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;14&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;16&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;18&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y176.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y176.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;20&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;22&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;24&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;24&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;26&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;26&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;28&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;28&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;30&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;30&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;32&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;32&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;34&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;34&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;36&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;36&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;37&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;38&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;38&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y176.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;40&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;40&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;41&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;42&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;42&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;44&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;44&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;45&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;46&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;46&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;48&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;48&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;49&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;50&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;50&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;52&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;52&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;53&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;54&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;54&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;56&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;56&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;57&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;58&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;58&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y178.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y178.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;60&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;60&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;61&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y179.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;62&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;62&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_xor&lt;63&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twBEL></twPathDel><twLogDel>4.599</twLogDel><twRouteDel>3.842</twRouteDel><twTotDel>8.441</twTotDel><twDestClk twEdge ="twRising">ring_osc_0_ring_en_pin_OBUF</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.434</twTotDel><twSrc BELType="FF">ring_osc_0/ring_osc_0/USER_LOGIC_I/count_6</twSrc><twDest BELType="FF">ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twDest><twDel>8.026</twDel><twSUTime>0.408</twSUTime><twTotPathDel>8.434</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_6</twSrc><twDest BELType='FF'>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twDest><twLogLvls>29</twLogLvls><twSrcSite>SLICE_X54Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising">ring_osc_0_ring_en_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X54Y179.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;6&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y179.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y179.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;6&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;6&gt;_rt</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;8&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;10&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;12&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;14&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;16&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;18&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y176.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y176.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;20&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;22&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;24&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;24&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;26&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;26&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;28&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;28&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;30&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;30&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;32&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;32&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;34&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;34&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;36&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;36&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;37&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;38&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;38&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y176.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;40&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;40&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;41&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;42&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;42&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;44&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;44&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;45&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;46&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;46&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;48&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;48&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;49&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;50&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;50&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;52&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;52&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;53&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;54&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;54&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;56&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;56&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;57&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;58&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;58&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y178.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y178.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;60&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;60&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;61&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y179.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;62&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;62&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_xor&lt;63&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twBEL></twPathDel><twLogDel>4.371</twLogDel><twRouteDel>4.063</twRouteDel><twTotDel>8.434</twTotDel><twDestClk twEdge ="twRising">ring_osc_0_ring_en_pin_OBUF</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.417</twTotDel><twSrc BELType="FF">ring_osc_0/ring_osc_0/USER_LOGIC_I/count_3</twSrc><twDest BELType="FF">ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twDest><twDel>8.009</twDel><twSUTime>0.408</twSUTime><twTotPathDel>8.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_3</twSrc><twDest BELType='FF'>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twDest><twLogLvls>31</twLogLvls><twSrcSite>SLICE_X54Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising">ring_osc_0_ring_en_pin_OBUF</twSrcClk><twPathDel><twSite>SLICE_X54Y177.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;2&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y177.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y177.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;2&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;3&gt;_rt</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;4&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;4&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;6&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;6&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;8&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;8&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;10&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;10&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;12&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;12&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;14&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;14&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;16&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;16&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;18&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;18&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y176.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.014</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y176.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;20&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;20&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;22&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;22&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;24&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;24&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;26&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;26&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;28&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;28&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;30&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;30&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;32&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;32&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;33&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;34&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;34&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;35&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;36&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;36&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;37&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;38&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;38&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;39&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y176.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y176.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;40&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;40&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;41&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y177.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;41&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y177.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;42&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;42&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;43&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y178.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;43&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y178.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;44&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;44&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;45&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;45&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y179.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;46&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;46&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;47&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y180.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y180.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;48&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;48&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;49&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y181.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;49&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y181.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;50&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;50&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;51&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y182.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;51&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y182.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;52&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;52&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;53&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;53&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y183.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;54&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;54&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;55&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y184.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y184.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;56&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;56&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;57&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y185.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y185.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;58&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;58&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;59&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y178.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y178.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;60&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;60&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;61&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y179.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;61&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y179.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ring_osc_0/ring_osc_0/USER_LOGIC_I/count&lt;62&gt;</twComp><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_cy&lt;62&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/Mcount_count_xor&lt;63&gt;</twBEL><twBEL>ring_osc_0/ring_osc_0/USER_LOGIC_I/count_63</twBEL></twPathDel><twLogDel>4.510</twLogDel><twRouteDel>3.907</twRouteDel><twTotDel>8.417</twTotDel><twDestClk twEdge ="twRising">ring_osc_0_ring_en_pin_OBUF</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="55">0</twUnmetConstCnt><twDataSheet anchorID="56" twNameLen="26"><twSUH2ClkList anchorID="57" twDestWidth="26" twPhaseWidth="15"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twSUH2Clk ><twSrc>dut_rst</twSrc><twSUHTime twInternalClk ="clk_100_0000MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.481</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.380</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dut_uart_granted</twSrc><twSUHTime twInternalClk ="clk_100_0000MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.582</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.404</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fpga_0_RS232_Uart_1_RX_pin</twSrc><twSUHTime twInternalClk ="clk_100_0000MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.319</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.545</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>fpga_0_rst_1_sys_rst_pin</twSrc><twSUHTime twInternalClk ="clk_100_0000MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.106</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="58" twDestWidth="26" twPhaseWidth="15"><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twClk2Out  twOutPad = "dut_test_done" twMinTime = "5.347" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100_0000MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dut_uart_release" twMinTime = "5.424" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.381" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100_0000MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dut_uart_request" twMinTime = "5.451" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.410" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100_0000MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "fpga_0_RS232_Uart_1_TX_pin" twMinTime = "3.092" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "3.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_100_0000MHz" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="59" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>9.200</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="60"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>307742</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18556</twConnCnt></twConstCov><twStats anchorID="61"><twMinPer>9.200</twMinPer><twFootnote number="1" /><twMaxFreq>108.696</twMaxFreq><twMinInBeforeClk>4.582</twMinInBeforeClk><twMaxOutBeforeClk>6.410</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr 28 10:47:21 2015 </twTimestamp></twFoot><twClientInfo anchorID="62"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 425 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
