{"title":"A FPGA friendly 32 bit RISC-V CPU implementation","link":"https://github.com/SpinalHDL/VexRiscv","date":1737558396000,"content":"<a href=\"https://news.ycombinator.com/item?id=42793580\">Comments</a>","author":"","siteTitle":"Hacker News","siteHash":"37bb545430005dba450c1e40307450d8e4e791b434e83f3d38915ebad510fd50","entryHash":"0a85ebb2732f0fa50e13cfcfdc33acf8e119ab69f11ac3e612695a9effbb373c","category":"Tech"}