#ifndef CONFIG_H_   
#define CONFIG_H_   


constexpr bool USE_PROFILER = false;
#define DATAWIDTH_IN                            16
#define DATAWIDTH_OUT                           32
#define CLASS_LABEL_BITS                        1
#define SEQUENCE_LENGTH                         7500
#define WINDOW_LENGTH                           7500
#define INPUT_CHANNELS                          2
#define INPUT_VAL_SKIP_FAC                      16
#define TRANSFORM_INPUTS                        1
#define INPUT_MASK                              0xf00f
#define INPUT_BITS_PER_VAL                      8
#define USE_ECG                                 1


#define CONV1D_DS_0_IFM_CH                      2
#define CONV1D_DS_0_OFM_CH                      8
#define CONV1D_DS_0_K                           8
#define CONV1D_DS_0_STRIDE                      4
#define CONV1D_DS_0_PADDING                     0
#define CONV1D_DS_0_BIAS_BITS                   10
#define CONV1D_DS_0_BIAS_INT_BITS               5
#define CONV1D_DS_0_DEPTHWISE_WEIGHT_BITS       10
#define CONV1D_DS_0_DEPTHWISE_WEIGHT_INT_BITS   5
#define CONV1D_DS_0_POINTWISE_WEIGHT_BITS       10
#define CONV1D_DS_0_POINTWISE_WEIGHT_INT_BITS   5
#define CONV1D_DS_0_PE                          1
#define CONV1D_DS_0_SIMD                        1
#define CONV1D_DS_0_DEPTHWISE_MUL_BITS          15
#define CONV1D_DS_0_DEPTHWISE_MUL_INT_BITS      5
#define CONV1D_DS_0_DEPTHWISE_ACC_BITS          17
#define CONV1D_DS_0_DEPTHWISE_ACC_INT_BITS      7
#define CONV1D_DS_0_DEPTHWISE_OA_BITS           17
#define CONV1D_DS_0_DEPTHWISE_OA_INT_BITS       7
#define CONV1D_DS_0_POINTWISE_MUL_BITS          15
#define CONV1D_DS_0_POINTWISE_MUL_INT_BITS      5
#define CONV1D_DS_0_POINTWISE_ACC_BITS          17
#define CONV1D_DS_0_POINTWISE_ACC_INT_BITS      7
#define CONV1D_DS_0_POINTWISE_OA_BITS           17
#define CONV1D_DS_0_POINTWISE_OA_INT_BITS       7
#define CONV1D_DS_0_IFM_DIM                     (WINDOW_LENGTH / CONV1D_DS_0_IFM_CH)
#define CONV1D_DS_0_IA_BITS                     16
#define CONV1D_DS_0_IA_INT_BITS                 8
#define CONV1D_DS_0_OFM_DIM                     ((CONV1D_DS_0_IFM_DIM - CONV1D_DS_0_K + 2 * CONV1D_DS_0_PADDING) / CONV1D_DS_0_STRIDE + 1)
#define CONV1D_DS_0_BMEM                        (CONV1D_DS_0_OFM_CH / CONV1D_DS_0_PE)
#define CONV1D_DEPTHWISE_0_WMEM                 ((CONV1D_DS_0_K * CONV1D_DS_0_IFM_CH) / CONV1D_DS_0_SIMD)
#define CONV1D_POINTWISE_0_WMEM                 ((CONV1D_DS_0_IFM_CH * CONV1D_DS_0_OFM_CH) / (CONV1D_DS_0_PE * CONV1D_DS_0_SIMD))

#define RELU1D_0_IFM_CH                         CONV1D_DS_0_OFM_CH
#define RELU1D_0_IFM_DIM                        CONV1D_DS_0_OFM_DIM
#define RELU1D_0_SIMD                           1
#define RELU1D_0_PE                             1
#define RELU1D_0_IA_BITS                        CONV1D_DS_0_POINTWISE_OA_BITS
#define RELU1D_0_IA_INT_BITS                    CONV1D_DS_0_POINTWISE_OA_INT_BITS
#define RELU1D_0_OFM_CH                         RELU1D_0_IFM_CH
#define RELU1D_0_OFM_DIM                        RELU1D_0_IFM_DIM
#define RELU1D_0_OA_BITS                        7
#define RELU1D_0_OA_INT_BITS                    2

#define CONV1D_DS_1_IFM_CH                      8
#define CONV1D_DS_1_OFM_CH                      16
#define CONV1D_DS_1_K                           5
#define CONV1D_DS_1_STRIDE                      1
#define CONV1D_DS_1_PADDING                     0
#define CONV1D_DS_1_BIAS_BITS                   8
#define CONV1D_DS_1_BIAS_INT_BITS               2
#define CONV1D_DS_1_DEPTHWISE_WEIGHT_BITS       8
#define CONV1D_DS_1_DEPTHWISE_WEIGHT_INT_BITS   2
#define CONV1D_DS_1_POINTWISE_WEIGHT_BITS       8
#define CONV1D_DS_1_POINTWISE_WEIGHT_INT_BITS   2
#define CONV1D_DS_1_PE                          1
#define CONV1D_DS_1_SIMD                        1
#define CONV1D_DS_1_DEPTHWISE_MUL_BITS          13
#define CONV1D_DS_1_DEPTHWISE_MUL_INT_BITS      3
#define CONV1D_DS_1_DEPTHWISE_ACC_BITS          13
#define CONV1D_DS_1_DEPTHWISE_ACC_INT_BITS      3
#define CONV1D_DS_1_DEPTHWISE_OA_BITS           13
#define CONV1D_DS_1_DEPTHWISE_OA_INT_BITS       3
#define CONV1D_DS_1_POINTWISE_MUL_BITS          13
#define CONV1D_DS_1_POINTWISE_MUL_INT_BITS      3
#define CONV1D_DS_1_POINTWISE_ACC_BITS          13
#define CONV1D_DS_1_POINTWISE_ACC_INT_BITS      3
#define CONV1D_DS_1_POINTWISE_OA_BITS           13
#define CONV1D_DS_1_POINTWISE_OA_INT_BITS       3
#define CONV1D_DS_1_IFM_DIM                     RELU1D_0_OFM_DIM
#define CONV1D_DS_1_IA_BITS                     RELU1D_0_OA_BITS
#define CONV1D_DS_1_IA_INT_BITS                 RELU1D_0_OA_INT_BITS
#define CONV1D_DS_1_OFM_DIM                     ((CONV1D_DS_1_IFM_DIM - CONV1D_DS_1_K + 2 * CONV1D_DS_1_PADDING) / CONV1D_DS_1_STRIDE + 1)
#define CONV1D_DS_1_BMEM                        (CONV1D_DS_1_OFM_CH / CONV1D_DS_1_PE)
#define CONV1D_DEPTHWISE_1_WMEM                 ((CONV1D_DS_1_K * CONV1D_DS_1_IFM_CH) / CONV1D_DS_1_SIMD)
#define CONV1D_POINTWISE_1_WMEM                 ((CONV1D_DS_1_IFM_CH * CONV1D_DS_1_OFM_CH) / (CONV1D_DS_1_PE * CONV1D_DS_1_SIMD))

#define RELU1D_1_IFM_CH                         CONV1D_DS_1_OFM_CH
#define RELU1D_1_IFM_DIM                        CONV1D_DS_1_OFM_DIM
#define RELU1D_1_SIMD                           1
#define RELU1D_1_PE                             1
#define RELU1D_1_IA_BITS                        CONV1D_DS_1_POINTWISE_OA_BITS
#define RELU1D_1_IA_INT_BITS                    CONV1D_DS_1_POINTWISE_OA_INT_BITS
#define RELU1D_1_OFM_CH                         RELU1D_1_IFM_CH
#define RELU1D_1_OFM_DIM                        RELU1D_1_IFM_DIM
#define RELU1D_1_OA_BITS                        6
#define RELU1D_1_OA_INT_BITS                    2

#define CONV1D_DS_2_IFM_CH                      16
#define CONV1D_DS_2_OFM_CH                      16
#define CONV1D_DS_2_K                           5
#define CONV1D_DS_2_STRIDE                      1
#define CONV1D_DS_2_PADDING                     0
#define CONV1D_DS_2_BIAS_BITS                   12
#define CONV1D_DS_2_BIAS_INT_BITS               6
#define CONV1D_DS_2_DEPTHWISE_WEIGHT_BITS       12
#define CONV1D_DS_2_DEPTHWISE_WEIGHT_INT_BITS   6
#define CONV1D_DS_2_POINTWISE_WEIGHT_BITS       12
#define CONV1D_DS_2_POINTWISE_WEIGHT_INT_BITS   6
#define CONV1D_DS_2_PE                          1
#define CONV1D_DS_2_SIMD                        1
#define CONV1D_DS_2_DEPTHWISE_MUL_BITS          13
#define CONV1D_DS_2_DEPTHWISE_MUL_INT_BITS      3
#define CONV1D_DS_2_DEPTHWISE_ACC_BITS          13
#define CONV1D_DS_2_DEPTHWISE_ACC_INT_BITS      3
#define CONV1D_DS_2_DEPTHWISE_OA_BITS           13
#define CONV1D_DS_2_DEPTHWISE_OA_INT_BITS       3
#define CONV1D_DS_2_POINTWISE_MUL_BITS          13
#define CONV1D_DS_2_POINTWISE_MUL_INT_BITS      3
#define CONV1D_DS_2_POINTWISE_ACC_BITS          13
#define CONV1D_DS_2_POINTWISE_ACC_INT_BITS      3
#define CONV1D_DS_2_POINTWISE_OA_BITS           13
#define CONV1D_DS_2_POINTWISE_OA_INT_BITS       3
#define CONV1D_DS_2_IFM_DIM                     RELU1D_1_OFM_DIM
#define CONV1D_DS_2_IA_BITS                     RELU1D_1_OA_BITS
#define CONV1D_DS_2_IA_INT_BITS                 RELU1D_1_OA_INT_BITS
#define CONV1D_DS_2_OFM_DIM                     ((CONV1D_DS_2_IFM_DIM - CONV1D_DS_2_K + 2 * CONV1D_DS_2_PADDING) / CONV1D_DS_2_STRIDE + 1)
#define CONV1D_DS_2_BMEM                        (CONV1D_DS_2_OFM_CH / CONV1D_DS_2_PE)
#define CONV1D_DEPTHWISE_2_WMEM                 ((CONV1D_DS_2_K * CONV1D_DS_2_IFM_CH) / CONV1D_DS_2_SIMD)
#define CONV1D_POINTWISE_2_WMEM                 ((CONV1D_DS_2_IFM_CH * CONV1D_DS_2_OFM_CH) / (CONV1D_DS_2_PE * CONV1D_DS_2_SIMD))

#define RELU1D_2_IFM_CH                         CONV1D_DS_2_OFM_CH
#define RELU1D_2_IFM_DIM                        CONV1D_DS_2_OFM_DIM
#define RELU1D_2_SIMD                           1
#define RELU1D_2_PE                             1
#define RELU1D_2_IA_BITS                        CONV1D_DS_2_POINTWISE_OA_BITS
#define RELU1D_2_IA_INT_BITS                    CONV1D_DS_2_POINTWISE_OA_INT_BITS
#define RELU1D_2_OFM_CH                         RELU1D_2_IFM_CH
#define RELU1D_2_OFM_DIM                        RELU1D_2_IFM_DIM
#define RELU1D_2_OA_BITS                        5
#define RELU1D_2_OA_INT_BITS                    2

#define CONV1D_DS_3_IFM_CH                      16
#define CONV1D_DS_3_OFM_CH                      32
#define CONV1D_DS_3_K                           5
#define CONV1D_DS_3_STRIDE                      4
#define CONV1D_DS_3_PADDING                     0
#define CONV1D_DS_3_BIAS_BITS                   8
#define CONV1D_DS_3_BIAS_INT_BITS               6
#define CONV1D_DS_3_DEPTHWISE_WEIGHT_BITS       8
#define CONV1D_DS_3_DEPTHWISE_WEIGHT_INT_BITS   6
#define CONV1D_DS_3_POINTWISE_WEIGHT_BITS       8
#define CONV1D_DS_3_POINTWISE_WEIGHT_INT_BITS   6
#define CONV1D_DS_3_PE                          1
#define CONV1D_DS_3_SIMD                        1
#define CONV1D_DS_3_DEPTHWISE_MUL_BITS          13
#define CONV1D_DS_3_DEPTHWISE_MUL_INT_BITS      3
#define CONV1D_DS_3_DEPTHWISE_ACC_BITS          13
#define CONV1D_DS_3_DEPTHWISE_ACC_INT_BITS      3
#define CONV1D_DS_3_DEPTHWISE_OA_BITS           13
#define CONV1D_DS_3_DEPTHWISE_OA_INT_BITS       3
#define CONV1D_DS_3_POINTWISE_MUL_BITS          13
#define CONV1D_DS_3_POINTWISE_MUL_INT_BITS      3
#define CONV1D_DS_3_POINTWISE_ACC_BITS          13
#define CONV1D_DS_3_POINTWISE_ACC_INT_BITS      3
#define CONV1D_DS_3_POINTWISE_OA_BITS           13
#define CONV1D_DS_3_POINTWISE_OA_INT_BITS       3
#define CONV1D_DS_3_IFM_DIM                     RELU1D_2_OFM_DIM
#define CONV1D_DS_3_IA_BITS                     RELU1D_2_OA_BITS
#define CONV1D_DS_3_IA_INT_BITS                 RELU1D_2_OA_INT_BITS
#define CONV1D_DS_3_OFM_DIM                     ((CONV1D_DS_3_IFM_DIM - CONV1D_DS_3_K + 2 * CONV1D_DS_3_PADDING) / CONV1D_DS_3_STRIDE + 1)
#define CONV1D_DS_3_BMEM                        (CONV1D_DS_3_OFM_CH / CONV1D_DS_3_PE)
#define CONV1D_DEPTHWISE_3_WMEM                 ((CONV1D_DS_3_K * CONV1D_DS_3_IFM_CH) / CONV1D_DS_3_SIMD)
#define CONV1D_POINTWISE_3_WMEM                 ((CONV1D_DS_3_IFM_CH * CONV1D_DS_3_OFM_CH) / (CONV1D_DS_3_PE * CONV1D_DS_3_SIMD))

#define RELU1D_3_IFM_CH                         CONV1D_DS_3_OFM_CH
#define RELU1D_3_IFM_DIM                        CONV1D_DS_3_OFM_DIM
#define RELU1D_3_SIMD                           1
#define RELU1D_3_PE                             1
#define RELU1D_3_IA_BITS                        CONV1D_DS_3_POINTWISE_OA_BITS
#define RELU1D_3_IA_INT_BITS                    CONV1D_DS_3_POINTWISE_OA_INT_BITS
#define RELU1D_3_OFM_CH                         RELU1D_3_IFM_CH
#define RELU1D_3_OFM_DIM                        RELU1D_3_IFM_DIM
#define RELU1D_3_OA_BITS                        4
#define RELU1D_3_OA_INT_BITS                    4

#define MAXPOOL1D_0_K                           2
#define MAXPOOL1D_0_STRIDE                      2
#define MAXPOOL1D_0_IFM_CH                      RELU1D_3_OFM_CH
#define MAXPOOL1D_0_IFM_DIM                     RELU1D_3_OFM_DIM
#define MAXPOOL1D_0_IA_BITS                     RELU1D_3_OA_BITS
#define MAXPOOL1D_0_IA_INT_BITS                 RELU1D_3_OA_INT_BITS
#define MAXPOOL1D_0_PADDING                     0
#define MAXPOOL1D_0_OFM_CH                      MAXPOOL1D_0_IFM_CH
#define MAXPOOL1D_0_OFM_DIM                     ((MAXPOOL1D_0_IFM_DIM - (MAXPOOL1D_0_K - 1) - 1) / (MAXPOOL1D_0_STRIDE) + 1)
#define MAXPOOL1D_0_OA_BITS                     MAXPOOL1D_0_IA_BITS
#define MAXPOOL1D_0_OA_INT_BITS                 MAXPOOL1D_0_IA_INT_BITS
#define MAXPOOL1D_0_SIMD                        1
#define MAXPOOL1D_0_PE                          1

#define MAXPOOL1D_1_K                           8
#define MAXPOOL1D_1_STRIDE                      8
#define MAXPOOL1D_1_IFM_CH                      MAXPOOL1D_0_OFM_CH
#define MAXPOOL1D_1_IFM_DIM                     MAXPOOL1D_0_OFM_DIM
#define MAXPOOL1D_1_IA_BITS                     MAXPOOL1D_0_OA_BITS
#define MAXPOOL1D_1_IA_INT_BITS                 MAXPOOL1D_0_OA_INT_BITS
#define MAXPOOL1D_1_PADDING                     0
#define MAXPOOL1D_1_OFM_CH                      MAXPOOL1D_1_IFM_CH
#define MAXPOOL1D_1_OFM_DIM                     ((MAXPOOL1D_1_IFM_DIM - (MAXPOOL1D_1_K - 1) - 1) / (MAXPOOL1D_1_STRIDE) + 1)
#define MAXPOOL1D_1_OA_BITS                     MAXPOOL1D_1_IA_BITS
#define MAXPOOL1D_1_OA_INT_BITS                 MAXPOOL1D_1_IA_INT_BITS
#define MAXPOOL1D_1_SIMD                        1
#define MAXPOOL1D_1_PE                          1

#define GLOBALAVERAGEPOOL1D_0_IFM_CH            MAXPOOL1D_1_OFM_CH
#define GLOBALAVERAGEPOOL1D_0_IFM_DIM           MAXPOOL1D_1_OFM_DIM
#define GLOBALAVERAGEPOOL1D_0_OFM_CH            GLOBALAVERAGEPOOL1D_0_IFM_CH
#define GLOBALAVERAGEPOOL1D_0_OFM_DIM           1
#define GLOBALAVERAGEPOOL1D_0_IA_BITS           MAXPOOL1D_1_OA_BITS
#define GLOBALAVERAGEPOOL1D_0_IA_INT_BITS       MAXPOOL1D_1_OA_INT_BITS
#define GLOBALAVERAGEPOOL1D_0_PE                1
#define GLOBALAVERAGEPOOL1D_0_SIMD              1
#define GLOBALAVERAGEPOOL1D_0_ACC_BITS          17
#define GLOBALAVERAGEPOOL1D_0_ACC_INT_BITS      7
#define GLOBALAVERAGEPOOL1D_0_OA_BITS           14
#define GLOBALAVERAGEPOOL1D_0_OA_INT_BITS       4

#define FC1D_0_INPUTS                           (GLOBALAVERAGEPOOL1D_0_OFM_DIM * GLOBALAVERAGEPOOL1D_0_OFM_CH)
#define FC1D_0_IA_BITS                          GLOBALAVERAGEPOOL1D_0_OA_BITS
#define FC1D_0_IA_INT_BITS                      GLOBALAVERAGEPOOL1D_0_OA_INT_BITS
#define FC1D_0_WEIGHT_BITS                      2
#define FC1D_0_WEIGHT_INT_BITS                  2
#define FC1D_0_BIAS_BITS                        2
#define FC1D_0_BIAS_INT_BITS                    2
#define FC1D_0_PE                               1
#define FC1D_0_SIMD                             1
#define FC1D_0_NEURONS                          1
#define FC1D_0_BIAS                             False
#define FC1D_0_MUL_BITS                         14
#define FC1D_0_MUL_INT_BITS                     4
#define FC1D_0_ACC_BITS                         15
#define FC1D_0_ACC_INT_BITS                     5
#define FC1D_0_OA_BITS                          15
#define FC1D_0_OA_INT_BITS                      5
#define FC1D_0_BMEM                             (FC1D_0_NEURONS / FC1D_0_PE)
#define FC1D_0_WMEM                             ((FC1D_0_INPUTS * FC1D_0_NEURONS) / (FC1D_0_PE * FC1D_0_SIMD))

static ap_uint<CONV1D_DS_0_DEPTHWISE_WEIGHT_BITS> conv1d_depthwise_0_weight[CONV1D_DS_0_SIMD][CONV1D_DEPTHWISE_0_WMEM] = 
{
{
0x1,
0x2,
0x3fb,
0x3f2,
0x3fe,
0x7,
0x6,
0x5,
0x3fe,
0x3f7,
0x11,
0xd,
0x3ef,
0x3f1,
0x6,
0x7
}
};
static ap_uint<CONV1D_DS_0_POINTWISE_WEIGHT_BITS> conv1d_pointwise_0_weight[CONV1D_DS_0_PE][CONV1D_DS_0_SIMD][CONV1D_POINTWISE_0_WMEM] = 
{
{
{
0x3d8,
0xa,
0x3e9,
0x25,
0x1b,
0x3e7,
0x3f7,
0x3de,
0x3f3,
0x3ec,
0x3ed,
0x20,
0x3fc,
0x3dc,
0x21,
0x8
}
}
};
static ap_uint<CONV1D_DS_0_BIAS_BITS> conv1d_ds_0_bias[CONV1D_DS_0_PE][CONV1D_DS_0_BMEM] = 
{
{
0x3,
0x0,
0x2,
0x0,
0x4,
0x1,
0x0,
0x0
}
};
static ap_uint<CONV1D_DS_1_DEPTHWISE_WEIGHT_BITS> conv1d_depthwise_1_weight[CONV1D_DS_1_SIMD][CONV1D_DEPTHWISE_1_WMEM] = 
{
{
0xed,
0xfd,
0x8,
0xf9,
0x8,
0xf6,
0xeb,
0xfe,
0x0,
0xe,
0x8,
0xe9,
0xf9,
0x2,
0x2,
0xf6,
0xf8,
0xf1,
0xf,
0xf9,
0xf7,
0x1,
0x0,
0xf3,
0xfc,
0x0,
0xf5,
0xf7,
0x8,
0xef,
0xf4,
0x3,
0xf9,
0xf7,
0x17,
0xf5,
0x1,
0x2,
0xfd,
0xf4
}
};
static ap_uint<CONV1D_DS_1_POINTWISE_WEIGHT_BITS> conv1d_pointwise_1_weight[CONV1D_DS_1_PE][CONV1D_DS_1_SIMD][CONV1D_POINTWISE_1_WMEM] = 
{
{
{
0x1f,
0xe3,
0xda,
0x31,
0xb,
0xe5,
0xca,
0x10,
0x12,
0x6,
0xcf,
0x7,
0x39,
0xce,
0xf8,
0xea,
0x4e,
0xbb,
0xe9,
0x38,
0x3f,
0x7f,
0x80,
0x73,
0xdd,
0xfb,
0x4a,
0xe1,
0xc5,
0xe7,
0xe7,
0xf7,
0xe2,
0x0,
0x20,
0xc9,
0xed,
0x1c,
0x9e,
0xf3,
0x40,
0xe7,
0xf7,
0xe9,
0x39,
0xe0,
0x1e,
0x2c,
0x61,
0x11,
0x16,
0x87,
0x44,
0xd6,
0x53,
0x47,
0x3b,
0x1e,
0x99,
0x2e,
0xff,
0xd3,
0x5a,
0x12,
0xe8,
0xd1,
0xf6,
0xd0,
0x22,
0xd3,
0x3e,
0x18,
0x80,
0x7f,
0x1e,
0x7f,
0xeb,
0x29,
0x26,
0x9e,
0x2a,
0x5d,
0x3,
0x23,
0xc0,
0x5f,
0x17,
0x3b,
0xc2,
0x7a,
0x8,
0x7f,
0x67,
0x64,
0x54,
0x23,
0xd5,
0xd1,
0xf3,
0xe2,
0x45,
0x1d,
0x21,
0x1a,
0xea,
0x11,
0x7f,
0x15,
0x2b,
0x79,
0xa2,
0xe2,
0xda,
0xee,
0xf4,
0xfe,
0xdc,
0xe2,
0xbf,
0xa,
0xfb,
0x8,
0x2f,
0x3f,
0x3,
0x2d,
0xe3,
0x43
}
}
};
static ap_uint<CONV1D_DS_1_BIAS_BITS> conv1d_ds_1_bias[CONV1D_DS_1_PE][CONV1D_DS_1_BMEM] = 
{
{
0x4,
0x0,
0xc,
0xfc,
0xfd,
0x4,
0x3,
0x2,
0xff,
0x0,
0x3,
0xa,
0x7,
0x7,
0xfc,
0xe
}
};
static ap_uint<CONV1D_DS_2_DEPTHWISE_WEIGHT_BITS> conv1d_depthwise_2_weight[CONV1D_DS_2_SIMD][CONV1D_DEPTHWISE_2_WMEM] = 
{
{
0xffa,
0x0,
0xffe,
0x5,
0xfff,
0xfff,
0xfff,
0xffe,
0xff9,
0xffc,
0xff4,
0xffb,
0x0,
0xd,
0x11,
0x5,
0x0,
0x1,
0xff9,
0xffd,
0xffc,
0xff5,
0xff9,
0xffc,
0xffa,
0xffc,
0x1,
0xffd,
0xffc,
0xffb,
0xff8,
0xff5,
0xffe,
0xb,
0xe,
0x6,
0x0,
0x4,
0x7,
0xf,
0xff9,
0xffb,
0x1,
0xff9,
0xffd,
0xff7,
0xffd,
0xff8,
0xff3,
0xff2,
0xe,
0xa,
0x5,
0xffe,
0xff6,
0x12,
0x7,
0x4,
0x9,
0x8,
0xffc,
0xff8,
0xffc,
0xfff,
0xfff,
0xff4,
0xff7,
0xff9,
0xff5,
0xff4,
0x0,
0x3,
0x2,
0xffc,
0x5,
0xff5,
0xffb,
0x0,
0x4,
0x6
}
};
static ap_uint<CONV1D_DS_2_POINTWISE_WEIGHT_BITS> conv1d_pointwise_2_weight[CONV1D_DS_2_PE][CONV1D_DS_2_SIMD][CONV1D_POINTWISE_2_WMEM] = 
{
{
{
0x2f,
0x5d,
0x114,
0x38,
0xf3,
0x89,
0xf59,
0xfdd,
0x2e,
0x188,
0xede,
0xe45,
0x18,
0xef2,
0xfb5,
0xca,
0x4c,
0x59,
0x103,
0x79,
0xfda,
0x60,
0xdc,
0xee5,
0xd8,
0x13,
0xda,
0x44,
0xce,
0x146,
0xfcd,
0xf4a,
0xfd1,
0x22,
0x2b,
0x2c,
0xffd,
0x13,
0x16,
0x19,
0x8,
0x1b,
0xc,
0x2e,
0x27,
0xfe0,
0x1c,
0xfd7,
0x21,
0x35,
0xb0,
0x1b,
0xff7,
0xfc6,
0x86,
0xf7f,
0x5e,
0x1a,
0x8,
0xa,
0x43,
0x16,
0xfed,
0x1e,
0x2a,
0xfdf,
0x10,
0x6,
0xfd5,
0xfd7,
0x21,
0xfd4,
0xfcc,
0xfce,
0x29,
0xb,
0xfe1,
0xd,
0xfee,
0x31,
0xfec,
0x45,
0xfbe,
0xfe0,
0x69,
0x46,
0xf5f,
0xb,
0x4b,
0x5c,
0xf83,
0x2a,
0xfd5,
0x49,
0xfe5,
0x29,
0xfe3,
0x3,
0xffd,
0xfe6,
0x24,
0x14,
0xfe5,
0xfd5,
0x1d,
0x25,
0xfe1,
0xfca,
0x36,
0xfc5,
0x18,
0x7,
0x26,
0xfda,
0x15,
0x2a,
0xfec,
0xffc,
0x20,
0x25,
0xfe0,
0xfe8,
0xfd4,
0x2a,
0x3,
0xff7,
0x0,
0x1d,
0x18,
0xfd3,
0x13,
0x1b,
0xfd8,
0xfd7,
0xfd5,
0x1e,
0x21,
0xfee,
0xfe7,
0xfd6,
0xfd3,
0x7,
0xfef,
0xfee,
0xfee,
0xfd5,
0x25,
0x39,
0x50,
0x3d,
0x1b,
0xfbc,
0xfba,
0x49,
0xfef,
0xfb1,
0xfd2,
0xfb1,
0xfc6,
0xffa,
0xffa,
0x14,
0x24,
0xf,
0xfef,
0x0,
0xff2,
0xfe5,
0x27,
0x20,
0xfe6,
0xfd9,
0x18,
0xfdc,
0x20,
0xfce,
0x5,
0x7,
0x2,
0xff1,
0xff4,
0x2,
0xfe9,
0x27,
0xfdb,
0xfd4,
0x18,
0xc,
0x2,
0xfd4,
0xfe8,
0x24,
0x12,
0x10,
0xff3,
0xff6,
0xfd7,
0xfe2,
0xc,
0x2a,
0xfe9,
0xfdb,
0xffb,
0xfe4,
0xfdc,
0xa,
0x5,
0x3,
0xfe2,
0xfdc,
0xfd6,
0x1b,
0x21,
0xff9,
0x7,
0x16,
0x11,
0x1,
0xfed,
0x1b,
0xfeb,
0xfd2,
0x1,
0x26,
0x2d,
0x13,
0x26,
0x2,
0xfe8,
0xff4,
0x1a,
0x16,
0x1,
0xfea,
0x6,
0xff2,
0x12,
0xfda,
0xff3,
0xff0,
0x26,
0x6,
0xfe9,
0x52,
0x13,
0x1c,
0xfbf,
0xfea,
0xfea,
0x23,
0xfe1,
0x8,
0xe,
0xff9,
0x3c,
0xc
}
}
};
static ap_uint<CONV1D_DS_2_BIAS_BITS> conv1d_ds_2_bias[CONV1D_DS_2_PE][CONV1D_DS_2_BMEM] = 
{
{
0x18,
0x14,
0xffe,
0x9,
0xffc,
0x14,
0x7,
0xffb,
0xffe,
0x4,
0x2,
0xffc,
0xffc,
0xffe,
0xffd,
0x5
}
};
static ap_uint<CONV1D_DS_3_DEPTHWISE_WEIGHT_BITS> conv1d_depthwise_3_weight[CONV1D_DS_3_SIMD][CONV1D_DEPTHWISE_3_WMEM] = 
{
{
0xff,
0xff,
0xfe,
0xff,
0xfe,
0x2,
0x1,
0x0,
0xff,
0xff,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0xff,
0xff,
0x0,
0x0,
0x0,
0x0,
0x0,
0x1,
0x1,
0x0,
0xff,
0xff,
0x0,
0x0,
0x0,
0x0,
0x1,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x1,
0x1,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x0,
0x1,
0x0
}
};
static ap_uint<CONV1D_DS_3_POINTWISE_WEIGHT_BITS> conv1d_pointwise_3_weight[CONV1D_DS_3_PE][CONV1D_DS_3_SIMD][CONV1D_POINTWISE_3_WMEM] = 
{
{
{
0x2,
0x1,
0x1,
0x1,
0xff,
0x2,
0x1,
0x0,
0x0,
0xfe,
0xfe,
0xfe,
0x1,
0x0,
0x0,
0x2,
0x2,
0x2,
0x1,
0xfe,
0xfe,
0x1,
0x0,
0x2,
0x2,
0xff,
0x2,
0xfe,
0xfe,
0xfe,
0xfe,
0xfe,
0x1,
0xfb,
0xfe,
0xfc,
0x0,
0x4,
0xff,
0x2,
0x1,
0x2,
0xfe,
0x3,
0xff,
0xfd,
0x0,
0x2,
0xfb,
0x0,
0x0,
0xff,
0x2,
0x2,
0xfe,
0xfe,
0x1,
0x0,
0x1,
0xfe,
0xff,
0x1,
0xfe,
0x0,
0x0,
0x8,
0xfc,
0x0,
0xff,
0xfc,
0xfe,
0x1,
0xfe,
0xff,
0x3,
0x3,
0xfe,
0x0,
0xff,
0x5,
0x0,
0x1,
0x3,
0xff,
0x1,
0xfd,
0xff,
0x0,
0x0,
0xff,
0xfd,
0x0,
0xff,
0xfe,
0x1,
0xfe,
0xf7,
0xfd,
0xfe,
0x0,
0xfe,
0xfd,
0x0,
0x0,
0x2,
0x4,
0x1,
0x0,
0x3,
0xff,
0x1,
0xff,
0xf5,
0xfd,
0x0,
0x0,
0x0,
0xff,
0x1,
0xfe,
0xff,
0x5,
0x4,
0x0,
0xff,
0x1,
0xfe,
0xff,
0xfa,
0xfe,
0x2,
0xfe,
0xfe,
0xfe,
0x3,
0xff,
0xff,
0x2,
0xff,
0xff,
0xff,
0xfe,
0x1,
0xff,
0x0,
0x1,
0x2,
0x2,
0x1,
0xfe,
0xfe,
0x2,
0xfe,
0x2,
0xff,
0x2,
0xfe,
0x0,
0xff,
0xff,
0x0,
0x8,
0xfd,
0x2,
0xff,
0xff,
0x3,
0xff,
0xff,
0xfd,
0x3,
0x0,
0x1,
0xff,
0x0,
0x4,
0xfc,
0xff,
0x1,
0xfe,
0x2,
0xff,
0xff,
0x1,
0x0,
0xff,
0xfe,
0xfe,
0xff,
0x2,
0xfe,
0x2,
0x1,
0x0,
0x2,
0x2,
0xff,
0x2,
0x2,
0x1,
0x0,
0xfe,
0x0,
0xfe,
0x2,
0x2,
0x1,
0x1,
0x1,
0xf8,
0x2,
0xf9,
0x1,
0x7,
0xfe,
0x3,
0x2,
0x0,
0x1,
0x0,
0x4,
0x0,
0x0,
0x1,
0x0,
0x4,
0x0,
0x0,
0x0,
0xfd,
0xfe,
0x0,
0x0,
0x0,
0xfe,
0x2,
0x0,
0x1,
0x1,
0xfe,
0x3,
0x1,
0x1,
0x1,
0x0,
0x0,
0xff,
0x2,
0x1,
0xff,
0x1,
0x0,
0x0,
0xff,
0x1,
0x1,
0x1,
0xfa,
0xfe,
0xfd,
0x1,
0x3,
0x2,
0xfe,
0x1,
0xfe,
0xff,
0x2,
0xfe,
0x1,
0xfd,
0xfc,
0xf9,
0xff,
0x0,
0xfd,
0x3,
0x0,
0x2,
0x1,
0x1,
0x1,
0x0,
0xfe,
0xff,
0xfe,
0x0,
0xff,
0x1,
0xf8,
0x1,
0xf8,
0x4,
0x7,
0xfd,
0x0,
0xff,
0xfd,
0x2,
0x0,
0x2,
0xfc,
0x3,
0x0,
0x0,
0x7,
0x3,
0x3,
0xff,
0xfe,
0xff,
0x0,
0xff,
0xff,
0xfe,
0xff,
0xff,
0x0,
0xfd,
0xfe,
0x0,
0x8,
0xff,
0x1,
0x1,
0xfb,
0x2,
0x1,
0x3,
0xfd,
0x0,
0xff,
0xfd,
0x0,
0x3,
0x3,
0x1,
0xf9,
0xfd,
0xf9,
0x0,
0x4,
0xfc,
0x1,
0x2,
0x3,
0xff,
0xff,
0x3,
0x0,
0xff,
0xff,
0xf4,
0xfd,
0x1,
0xfe,
0x1,
0x0,
0x2,
0x2,
0x2,
0x0,
0x4,
0xff,
0x2,
0x2,
0xfe,
0xff,
0x1,
0xfd,
0x1,
0x1,
0x2,
0x1,
0x1,
0xfe,
0xff,
0x0,
0xff,
0x1,
0xfe,
0x0,
0xff,
0xfe,
0x1,
0xf7,
0x1,
0xf8,
0x0,
0x7,
0xfd,
0xfd,
0xfe,
0xfe,
0xfe,
0x4,
0x0,
0x1,
0x0,
0x1,
0x0,
0xc,
0xfc,
0x3,
0x2,
0xfa,
0xff,
0xff,
0x1,
0xfc,
0xff,
0xfe,
0x3,
0xfe,
0xfc,
0x4,
0xf4,
0xfd,
0xfe,
0xfe,
0xfd,
0xff,
0x1,
0x2,
0xff,
0x3,
0xff,
0x0,
0xff,
0x0,
0xff,
0x1,
0x0,
0x8,
0x2,
0x1,
0x1,
0xfb,
0x2,
0xfe,
0xff,
0xfe,
0x2,
0x2,
0x1,
0xff,
0x0,
0xfe,
0x1,
0xfd,
0xff,
0xfc,
0xfe,
0x3,
0xfe,
0x1,
0xff,
0x2,
0xfe,
0x1,
0x0,
0xff,
0xfe,
0x0,
0xf4,
0xfc,
0xff,
0x2,
0xfc,
0xfd,
0x1,
0xfe,
0x0,
0x5,
0x1,
0x0,
0x2,
0x0,
0x3,
0xff,
0xf9,
0xff,
0xff,
0xfd,
0xfe,
0x0,
0x0,
0x0,
0xfe,
0x1,
0x0,
0xfe,
0xff,
0xfe,
0x0,
0xff,
0xf7,
0xfe,
0x0,
0xfd,
0xfe,
0xff,
0x3,
0xfe,
0x2,
0x3,
0x0,
0x2,
0xfe,
0xfe,
0xfe,
0x0
}
}
};
static ap_uint<CONV1D_DS_3_BIAS_BITS> conv1d_ds_3_bias[CONV1D_DS_3_PE][CONV1D_DS_3_BMEM] = 
{
{
0x0,
0x0,
0x0,
0xff,
0x0,
0x0,
0xff,
0xfe,
0xff,
0x0,
0x0,
0xff,
0x0,
0x0,
0x0,
0x0,
0x0,
0xff,
0x0,
0x0,
0x0,
0x0,
0xfe,
0x0,
0x1,
0x0,
0xfe,
0x0,
0x0,
0xfe,
0xff,
0xfe
}
};
static ap_uint<FC1D_0_WEIGHT_BITS> fc1d_0_weight[FC1D_0_PE][FC1D_0_SIMD][FC1D_0_WMEM] = 
{
{
{
0x0,
0x0,
0x0,
0x0,
0x3,
0x0,
0x1,
0x1,
0x0,
0x0,
0x3,
0x0,
0x0,
0x3,
0x0,
0x0,
0x0,
0x1,
0x3,
0x0,
0x3,
0x3,
0x1,
0x0,
0x3,
0x3,
0x1,
0x3,
0x0,
0x1,
0x0,
0x1
}
}
};


#endif
