ENOMEM	,	V_36
"pcm_bus"	,	L_20
reg_save	,	V_4
mout_audss_p	,	V_14
ASS_CLK_DIV	,	V_43
exynos_audss_clk_resume	,	F_4
CLK_SET_RATE_NO_REPARENT	,	V_39
exynos_audss_clk_probe	,	F_11
ASS_CLK_GATE	,	V_47
dev	,	V_2
lock	,	V_41
clk_hw_register_gate	,	F_24
ARRAY_SIZE	,	F_2
exynos_audss_clk_suspend	,	F_1
clk	,	V_17
has_adma_clk	,	V_52
"i2s_bus"	,	L_18
"failed to add clock provider\n"	,	L_25
EXYNOS_SCLK_PCM	,	V_51
clk_table	,	V_26
of_device_get_match_data	,	F_12
EXYNOS_MOUT_AUDSS	,	V_6
of_clk_hw_onecell_get	,	V_56
__clk_get_name	,	F_20
mout_i2s_p	,	V_15
of_node	,	V_55
GFP_KERNEL	,	V_35
EXYNOS_ADMA	,	V_53
device	,	V_1
sclk_audio	,	V_21
"dout_i2s"	,	L_16
ENODEV	,	V_33
epll	,	V_32
hws	,	V_9
exynos_audss_clk_teardown	,	F_6
clk_hw_unregister_mux	,	F_8
"cdclk0"	,	L_4
sclk_pcm_in	,	V_22
"dout_aud_bus"	,	L_15
EXYNOS_PCM_BUS	,	V_50
"sclk_audio"	,	L_12
clk_hw_unregister_divider	,	F_9
"mout_audss"	,	L_3
"failed to map audss registers\n"	,	L_7
clk_prepare_enable	,	F_21
clk_hw	,	V_25
devm_ioremap_resource	,	F_14
"pll_in"	,	L_9
enable_epll	,	V_38
i	,	V_3
"fin_pll"	,	L_1
EINVAL	,	V_30
EXYNOS_AUDSS_MAX_CLKS	,	V_34
of_clk_del_provider	,	F_28
clk_hw_register_divider	,	F_23
exynos_audss_clk_drvdata	,	V_23
CLK_SET_RATE_PARENT	,	V_46
"pll_ref"	,	L_8
"failed to register clock %d\n"	,	L_24
platform_device	,	V_12
ERR_PTR	,	F_17
"failed to prepare the epll clock\n"	,	L_10
EXYNOS_DOUT_I2S	,	V_45
cdclk	,	V_20
num	,	V_11
"fout_epll"	,	L_2
"mout_i2s"	,	L_13
pdev	,	V_13
clk_data	,	V_8
EXYNOS_SRP_CLK	,	V_10
pll_in	,	V_19
variant	,	V_24
"sclk_audio0"	,	L_5
exynos_audss_clk_remove	,	F_27
"dout_srp"	,	L_14
ret	,	V_29
res	,	V_28
"adma"	,	L_23
resource	,	V_27
EXYNOS_MOUT_I2S	,	V_42
EXYNOS_DOUT_AUD_BUS	,	V_44
PTR_ERR	,	F_16
"sclk_pcm"	,	L_21
platform_get_resource	,	F_13
"srp_clk"	,	L_17
devm_kzalloc	,	F_18
num_clks	,	V_37
"sclk_pcm_in"	,	L_22
dev_err	,	F_15
clk_hw_unregister_gate	,	F_10
reg_base	,	V_5
EXYNOS_I2S_BUS	,	V_48
IORESOURCE_MEM	,	V_31
pll_ref	,	V_18
clk_hw_register_mux	,	F_22
readl	,	F_3
devm_clk_get	,	F_19
writel	,	F_5
EXYNOS_DOUT_SRP	,	V_7
unregister	,	V_54
clk_disable_unprepare	,	F_26
"cdclk"	,	L_11
"sclk_i2s"	,	L_19
ASS_CLK_SRC	,	V_40
sclk_pcm_p	,	V_16
EXYNOS_SCLK_I2S	,	V_49
of_clk_add_hw_provider	,	F_25
"sclk_pcm0"	,	L_6
IS_ERR	,	F_7
