Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 20 19:40:39 2023
| Host         : LAPTOP-13911TMM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     394         
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (538)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (694)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (538)
--------------------------
 There are 247 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[2] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[3] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: model3/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (694)
--------------------------------------------------
 There are 694 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  725          inf        0.000                      0                  725           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           725 Endpoints
Min Delay           725 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.445ns  (logic 18.220ns (46.191%)  route 21.225ns (53.809%))
  Logic Levels:           62  (CARRY4=43 FDRE=1 LUT2=1 LUT3=14 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.218    25.580    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.909 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.909    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.442 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.442    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.559    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          0.777    27.493    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X56Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.296 r  model3/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.296    model3/studyer/score1/score_reg_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.413    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.570 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.046    29.616    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.332    29.948 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    29.948    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.498 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.498    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.612    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.769 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          1.276    32.045    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.329    32.374 r  model3/studyer/score1/score0__448_carry_i_23/O
                         net (fo=1, routed)           0.000    32.374    model3/studyer/score1/score0__448_carry_i_23_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.924 r  model3/studyer/score1/score0__448_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.924    model3/studyer/score1/score0__448_carry_i_11_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.038 r  model3/studyer/score1/score0__448_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.038    model3/studyer/score1/score0__448_carry_i_8_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.195 r  model3/studyer/score1/score_reg_i_15/CO[1]
                         net (fo=13, routed)          1.175    34.370    model3/studyer/score1/score_reg_i_15_n_2
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.329    34.699 r  model3/studyer/score1/score0__448_carry_i_15/O
                         net (fo=1, routed)           0.000    34.699    model3/studyer/score1/score0__448_carry_i_15_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.232 r  model3/studyer/score1/score0__448_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.232    model3/studyer/score1/score0__448_carry_i_2_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.349 r  model3/studyer/score1/score0__448_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.349    model3/studyer/score1/score0__448_carry__0_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.506 r  model3/studyer/score1/score0__448_carry_i_1/CO[1]
                         net (fo=13, routed)          1.083    36.589    model3/studyer/score1/score0__448_carry_i_1_n_2
    SLICE_X61Y65         LUT3 (Prop_lut3_I0_O)        0.332    36.921 r  model3/studyer/score1/score0__448_carry__0_i_4/O
                         net (fo=1, routed)           0.000    36.921    model3/studyer/score1/score0__448_carry__0_i_4_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.471 r  model3/studyer/score1/score0__448_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.471    model3/studyer/score1/score0__448_carry__0_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.742 r  model3/studyer/score1/score0__448_carry__1/CO[0]
                         net (fo=1, routed)           0.598    38.341    model3/studyer/score1/score0__448_carry__1_n_3
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.373    38.714 r  model3/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.731    39.445    model3/studyer/score1/score_reg_i_8_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.321ns  (logic 17.026ns (45.621%)  route 20.295ns (54.379%))
  Logic Levels:           59  (CARRY4=41 FDRE=1 LUT2=1 LUT3=13 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.218    25.580    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.909 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.909    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.442 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.442    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.559    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          0.777    27.493    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X56Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.296 r  model3/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.296    model3/studyer/score1/score_reg_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.413    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.570 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.046    29.616    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.332    29.948 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    29.948    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.498 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.498    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.612    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.769 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          1.276    32.045    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.329    32.374 r  model3/studyer/score1/score0__448_carry_i_23/O
                         net (fo=1, routed)           0.000    32.374    model3/studyer/score1/score0__448_carry_i_23_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.924 r  model3/studyer/score1/score0__448_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.924    model3/studyer/score1/score0__448_carry_i_11_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.038 r  model3/studyer/score1/score0__448_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.038    model3/studyer/score1/score0__448_carry_i_8_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.195 r  model3/studyer/score1/score_reg_i_15/CO[1]
                         net (fo=13, routed)          1.175    34.370    model3/studyer/score1/score_reg_i_15_n_2
    SLICE_X60Y64         LUT2 (Prop_lut2_I1_O)        0.329    34.699 r  model3/studyer/score1/score0__448_carry_i_15/O
                         net (fo=1, routed)           0.000    34.699    model3/studyer/score1/score0__448_carry_i_15_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.232 r  model3/studyer/score1/score0__448_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.232    model3/studyer/score1/score0__448_carry_i_2_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.349 r  model3/studyer/score1/score0__448_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.349    model3/studyer/score1/score0__448_carry__0_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.506 r  model3/studyer/score1/score0__448_carry_i_1/CO[1]
                         net (fo=13, routed)          0.602    36.108    model3/studyer/score1/score0__448_carry_i_1_n_2
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.332    36.440 r  model3/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.881    37.321    model3/studyer/score1/score_reg_i_7_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.563ns  (logic 15.887ns (44.672%)  route 19.676ns (55.328%))
  Logic Levels:           55  (CARRY4=38 FDRE=1 LUT3=13 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.218    25.580    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.909 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.909    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.442 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.442    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.559    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          0.777    27.493    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X56Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.296 r  model3/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.296    model3/studyer/score1/score_reg_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.413    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.570 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.046    29.616    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.332    29.948 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    29.948    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.498 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.498    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.612    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.769 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          1.276    32.045    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X58Y64         LUT3 (Prop_lut3_I0_O)        0.329    32.374 r  model3/studyer/score1/score0__448_carry_i_23/O
                         net (fo=1, routed)           0.000    32.374    model3/studyer/score1/score0__448_carry_i_23_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.924 r  model3/studyer/score1/score0__448_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.924    model3/studyer/score1/score0__448_carry_i_11_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.038 r  model3/studyer/score1/score0__448_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    33.038    model3/studyer/score1/score0__448_carry_i_8_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.195 r  model3/studyer/score1/score_reg_i_15/CO[1]
                         net (fo=13, routed)          1.172    34.367    model3/studyer/score1/score_reg_i_15_n_2
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.329    34.696 r  model3/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.867    35.563    model3/studyer/score1/score_reg_i_6_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.312ns  (logic 14.737ns (44.240%)  route 18.575ns (55.760%))
  Logic Levels:           51  (CARRY4=35 FDRE=1 LUT3=12 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.218    25.580    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.909 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.909    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.442 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.442    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.559    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          0.777    27.493    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X56Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.296 r  model3/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.296    model3/studyer/score1/score_reg_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.413    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.570 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          1.046    29.616    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X57Y64         LUT3 (Prop_lut3_I0_O)        0.332    29.948 r  model3/studyer/score1/score0__448_carry_i_26/O
                         net (fo=1, routed)           0.000    29.948    model3/studyer/score1/score0__448_carry_i_26_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.498 r  model3/studyer/score1/score0__448_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.498    model3/studyer/score1/score0__448_carry_i_16_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.612 r  model3/studyer/score1/score_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.612    model3/studyer/score1/score_reg_i_30_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.769 r  model3/studyer/score1/score_reg_i_14/CO[1]
                         net (fo=12, routed)          1.398    32.167    model3/studyer/score1/score_reg_i_14_n_2
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.329    32.496 r  model3/studyer/score1/score_reg_i_5/O
                         net (fo=1, routed)           0.816    33.312    model3/studyer/score1/score_reg_i_5_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.551ns  (logic 13.587ns (44.473%)  route 16.964ns (55.527%))
  Logic Levels:           47  (CARRY4=32 FDRE=1 LUT3=11 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.218    25.580    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.909 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.909    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.442 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.442    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.559    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          0.777    27.493    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X56Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    28.296 r  model3/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.296    model3/studyer/score1/score_reg_i_60_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.413 r  model3/studyer/score1/score_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.413    model3/studyer/score1/score_reg_i_27_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.570 r  model3/studyer/score1/score_reg_i_13/CO[1]
                         net (fo=12, routed)          0.811    29.381    model3/studyer/score1/score_reg_i_13_n_2
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.332    29.713 r  model3/studyer/score1/score_reg_i_4/O
                         net (fo=1, routed)           0.839    30.551    model3/studyer/score1/score_reg_i_4_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.338ns  (logic 12.510ns (42.641%)  route 16.828ns (57.359%))
  Logic Levels:           44  (CARRY4=29 FDRE=1 LUT3=11 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          1.218    25.580    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X54Y63         LUT3 (Prop_lut3_I0_O)        0.329    25.909 r  model3/studyer/score1/score_reg_i_92/O
                         net (fo=1, routed)           0.000    25.909    model3/studyer/score1/score_reg_i_92_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.442 r  model3/studyer/score1/score_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.442    model3/studyer/score1/score_reg_i_55_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.559 r  model3/studyer/score1/score_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.559    model3/studyer/score1/score_reg_i_24_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.716 r  model3/studyer/score1/score_reg_i_12/CO[1]
                         net (fo=12, routed)          1.426    28.141    model3/studyer/score1/score_reg_i_12_n_2
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.332    28.473 r  model3/studyer/score1/score_reg_i_3/O
                         net (fo=1, routed)           0.865    29.338    model3/studyer/score1/score_reg_i_3_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.663ns  (logic 11.371ns (42.648%)  route 15.292ns (57.352%))
  Logic Levels:           40  (CARRY4=26 FDRE=1 LUT3=10 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.447    23.212    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X55Y63         LUT3 (Prop_lut3_I0_O)        0.329    23.541 r  model3/studyer/score1/score_reg_i_89/O
                         net (fo=1, routed)           0.000    23.541    model3/studyer/score1/score_reg_i_89_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.091 r  model3/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000    24.091    model3/studyer/score1/score_reg_i_50_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.205 r  model3/studyer/score1/score_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.205    model3/studyer/score1/score_reg_i_21_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.362 r  model3/studyer/score1/score_reg_i_11/CO[1]
                         net (fo=12, routed)          0.999    25.362    model3/studyer/score1/score_reg_i_11_n_2
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.329    25.691 r  model3/studyer/score1/score_reg_i_2/O
                         net (fo=1, routed)           0.972    26.663    model3/studyer/score1/score_reg_i_2_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/score1/score_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.957ns  (logic 10.221ns (42.664%)  route 13.736ns (57.336%))
  Logic Levels:           36  (CARRY4=23 FDRE=1 LUT3=9 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE                         0.000     0.000 r  model3/studyer/counter_reg[2]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  model3/studyer/counter_reg[2]/Q
                         net (fo=31, routed)          0.832     1.251    model3/studyer/score1/counter[2]
    SLICE_X53Y63         LUT3 (Prop_lut3_I1_O)        0.295     1.546 r  model3/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.415     1.961    model3/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X53Y63         LUT4 (Prop_lut4_I3_O)        0.327     2.288 r  model3/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.288    model3/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.689 r  model3/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.689    model3/studyer/score1/score1__0_carry_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  model3/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.803    model3/studyer/score1/score1__0_carry__0_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.137 r  model3/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.888     4.025    model3/studyer/score1/score1[14]
    SLICE_X53Y69         LUT3 (Prop_lut3_I1_O)        0.303     4.328 r  model3/studyer/score1/score0__7_carry_i_10/O
                         net (fo=3, routed)           0.825     5.153    model3/studyer/score1/score0__7_carry_i_10_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.124     5.277 r  model3/studyer/score1/score0__7_carry_i_9/O
                         net (fo=15, routed)          1.021     6.299    model3/studyer/score1/score0__7_carry_i_9_n_0
    SLICE_X53Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.423 r  model3/studyer/score1/score0__7_carry_i_1/O
                         net (fo=1, routed)           0.523     6.946    model3/studyer/score1/score0__7_carry_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.541 r  model3/studyer/score1/score0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     7.541    model3/studyer/score1/score0__7_carry_n_0
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.658 r  model3/studyer/score1/score0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.658    model3/studyer/score1/score0__7_carry__0_n_0
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.912 r  model3/studyer/score1/score0__7_carry__1/CO[0]
                         net (fo=11, routed)          1.367     9.279    model3/studyer/score1/score0__7_carry__1_n_3
    SLICE_X53Y66         LUT3 (Prop_lut3_I0_O)        0.367     9.646 r  model3/studyer/score1/score_reg_i_126/O
                         net (fo=1, routed)           0.000     9.646    model3/studyer/score1/score_reg_i_126_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.047 r  model3/studyer/score1/score_reg_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.047    model3/studyer/score1/score_reg_i_112_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  model3/studyer/score1/score_reg_i_109/CO[3]
                         net (fo=1, routed)           0.000    10.161    model3/studyer/score1/score_reg_i_109_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.318 r  model3/studyer/score1/score_reg_i_108/CO[1]
                         net (fo=11, routed)          1.314    11.632    model3/studyer/score1/score_reg_i_108_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.329    11.961 r  model3/studyer/score1/score_reg_i_119/O
                         net (fo=1, routed)           0.000    11.961    model3/studyer/score1/score_reg_i_119_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.494 r  model3/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    12.494    model3/studyer/score1/score_reg_i_100_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.611 r  model3/studyer/score1/score_reg_i_97/CO[3]
                         net (fo=1, routed)           0.000    12.611    model3/studyer/score1/score_reg_i_97_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  model3/studyer/score1/score_reg_i_96/CO[1]
                         net (fo=11, routed)          1.341    14.108    model3/studyer/score1/score_reg_i_96_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.332    14.440 r  model3/studyer/score1/score_reg_i_105/O
                         net (fo=1, routed)           0.000    14.440    model3/studyer/score1/score_reg_i_105_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.816 r  model3/studyer/score1/score_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.816    model3/studyer/score1/score_reg_i_79_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.933 r  model3/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.933    model3/studyer/score1/score_reg_i_76_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.090 r  model3/studyer/score1/score_reg_i_75/CO[1]
                         net (fo=11, routed)          0.900    15.991    model3/studyer/score1/score_reg_i_75_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.332    16.323 r  model3/studyer/score1/score_reg_i_86/O
                         net (fo=1, routed)           0.000    16.323    model3/studyer/score1/score_reg_i_86_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.873 r  model3/studyer/score1/score_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.873    model3/studyer/score1/score_reg_i_45_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.987 r  model3/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.987    model3/studyer/score1/score_reg_i_42_n_0
    SLICE_X51Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.144 r  model3/studyer/score1/score_reg_i_41/CO[1]
                         net (fo=11, routed)          1.351    18.494    model3/studyer/score1/score_reg_i_41_n_2
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.329    18.823 r  model3/studyer/score1/score_reg_i_74/O
                         net (fo=1, routed)           0.000    18.823    model3/studyer/score1/score_reg_i_74_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.356 r  model3/studyer/score1/score_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.356    model3/studyer/score1/score_reg_i_36_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.473 r  model3/studyer/score1/score_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.473    model3/studyer/score1/score_reg_i_18_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.630 r  model3/studyer/score1/score_reg_i_17/CO[1]
                         net (fo=11, routed)          1.096    20.726    model3/studyer/score1/score_reg_i_17_n_2
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.332    21.058 r  model3/studyer/score1/score_reg_i_39/O
                         net (fo=1, routed)           0.000    21.058    model3/studyer/score1/score_reg_i_39_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.608 r  model3/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.608    model3/studyer/score1/score_reg_i_16_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.765 r  model3/studyer/score1/score_reg_i_10/CO[1]
                         net (fo=12, routed)          1.078    22.843    model3/studyer/score1/score_reg_i_10_n_2
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.329    23.172 r  model3/studyer/score1/score_reg_i_1/O
                         net (fo=1, routed)           0.785    23.957    model3/studyer/score1/score_reg_i_1_n_0
    RAMB18_X2Y26         RAMB18E1                                     r  model3/studyer/score1/score_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 small_dip_switches[0]
                            (input port)
  Destination:            speaker
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.089ns  (logic 5.382ns (41.117%)  route 7.707ns (58.883%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  small_dip_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[0]
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  small_dip_switches_IBUF[0]_inst/O
                         net (fo=2, routed)           1.747     3.233    model3/studyer/buzzer1/small_dip_switches_IBUF[0]
    SLICE_X65Y33         LUT5 (Prop_lut5_I2_O)        0.124     3.357 r  model3/studyer/buzzer1/speaker_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.390     4.747    model3/studyer/buzzer1/small_dip_switches[2]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.124     4.871 r  model3/studyer/buzzer1/speaker_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.946     5.818    model3/studyer/buzzer1/speaker_OBUF_inst_i_2_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124     5.942 r  model3/studyer/buzzer1/speaker_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.624     9.565    speaker_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    13.089 r  speaker_OBUF_inst/O
                         net (fo=0)                   0.000    13.089    speaker
    H17                                                               r  speaker (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 big_dip_switches[6]
                            (input port)
  Destination:            model3/studyer/buzzer1/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.990ns  (logic 3.321ns (25.563%)  route 9.669ns (74.437%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  big_dip_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    big_dip_switches[6]
    P4                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  big_dip_switches_IBUF[6]_inst/O
                         net (fo=11, routed)          2.506     3.972    model3/studyer/buzzer1/big_dip_switches_IBUF[6]
    SLICE_X65Y48         LUT4 (Prop_lut4_I3_O)        0.124     4.096 r  model3/studyer/buzzer1/counter[0]_i_21/O
                         net (fo=1, routed)           0.665     4.761    model3/studyer/buzzer1/counter[0]_i_21_n_0
    SLICE_X65Y48         LUT5 (Prop_lut5_I0_O)        0.124     4.885 r  model3/studyer/buzzer1/counter[0]_i_19/O
                         net (fo=8, routed)           1.605     6.490    model3_1/counter_reg[0]_i_3_1
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.124     6.614 r  model3_1/counter[0]_i_15/O
                         net (fo=1, routed)           0.808     7.422    model3_1/counter[0]_i_15_n_0
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.152     7.574 r  model3_1/counter[0]_i_6__3/O
                         net (fo=22, routed)          1.355     8.929    model3_1/counter[0]_i_6__3_n_0
    SLICE_X53Y46         LUT5 (Prop_lut5_I3_O)        0.332     9.261 r  model3_1/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     9.261    model3/studyer/buzzer1/S[0]
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.793 r  model3/studyer/buzzer1/counter2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.793    model3/studyer/buzzer1/counter2_inferred__1/i__carry_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.907 r  model3/studyer/buzzer1/counter2_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.907    model3/studyer/buzzer1/counter2_inferred__1/i__carry__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.021 r  model3/studyer/buzzer1/counter2_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.021    model3/studyer/buzzer1/counter2_inferred__1/i__carry__1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.135 f  model3/studyer/buzzer1/counter2_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           1.265    11.400    model3_1/CO[0]
    SLICE_X51Y51         LUT5 (Prop_lut5_I4_O)        0.124    11.524 r  model3_1/counter[0]_i_1__3/O
                         net (fo=32, routed)          1.465    12.990    model3/studyer/buzzer1/counter_reg[31]_0
    SLICE_X52Y44         FDRE                                         r  model3/studyer/buzzer1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model2/player/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.677%)  route 0.077ns (29.323%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  model2/player/counter_reg[0]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player/counter_reg[0]/Q
                         net (fo=21, routed)          0.077     0.218    model2/player/counter[0]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.263 r  model2/player/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.263    model2/player/counter[3]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  model2/player/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE                         0.000     0.000 r  model2/player/counter_reg[1]/C
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player/counter_reg[1]/Q
                         net (fo=20, routed)          0.109     0.250    model2/player/counter[1]
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  model2/player/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.295    model2/player/counter[4]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  model2/player/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_1/setting_display_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_1/setting_display_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE                         0.000     0.000 r  model3_1/setting_display_reg[0][1]/C
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_1/setting_display_reg[0][1]/Q
                         net (fo=2, routed)           0.122     0.263    model3_1/setting_display_reg_n_0_[0][1]
    SLICE_X49Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.308 r  model3_1/setting_display[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    model3_1/setting_display[0][1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  model3_1/setting_display_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/music_over_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE                         0.000     0.000 r  model3/studyer_rst_reg/C
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model3/studyer_rst_reg/Q
                         net (fo=11, routed)          0.123     0.264    model3/studyer/studyer_rst
    SLICE_X54Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  model3/studyer/music_over_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    model3/studyer/music_over_i_1__0_n_0
    SLICE_X54Y61         FDRE                                         r  model3/studyer/music_over_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/music_speed_play_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/music_speed_play_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.066%)  route 0.146ns (43.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE                         0.000     0.000 r  model3/music_speed_play_reg[1]/C
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/music_speed_play_reg[1]/Q
                         net (fo=9, routed)           0.146     0.287    model3/music_speed_play_reg_n_0_[1]
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.332 r  model3/music_speed_play[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.332    model3/music_speed_play[3]_i_2__0_n_0
    SLICE_X55Y52         FDRE                                         r  model3/music_speed_play_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_1/setting_display_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_1/note_setted_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.248ns (70.815%)  route 0.102ns (29.185%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE                         0.000     0.000 r  model3_1/setting_display_reg[3][1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_1/setting_display_reg[3][1]/Q
                         net (fo=2, routed)           0.102     0.243    model3_1/setting_display_reg_n_0_[3][1]
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.288 r  model3_1/note_setted[1]_i_2/O
                         net (fo=1, routed)           0.000     0.288    model3_1/note_setted[1]_i_2_n_0
    SLICE_X52Y56         MUXF7 (Prop_muxf7_I0_O)      0.062     0.350 r  model3_1/note_setted_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    model3_1/setting_display[1]
    SLICE_X52Y56         FDRE                                         r  model3_1/note_setted_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model2/player/music_over_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model2/player/music_over_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE                         0.000     0.000 r  model2/player/music_over_reg/C
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model2/player/music_over_reg/Q
                         net (fo=3, routed)           0.168     0.309    model2/player/music_over
    SLICE_X55Y51         LUT4 (Prop_lut4_I3_O)        0.042     0.351 r  model2/player/music_over_i_1/O
                         net (fo=1, routed)           0.000     0.351    model2/player/music_over_i_1_n_0
    SLICE_X55Y51         FDRE                                         r  model2/player/music_over_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_1/note_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_1/note_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.767%)  route 0.166ns (47.233%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE                         0.000     0.000 r  model3_1/note_reg[2]/C
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_1/note_reg[2]/Q
                         net (fo=31, routed)          0.166     0.307    model3_1/note[2]
    SLICE_X49Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.352 r  model3_1/note[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    model3_1/note[2]_i_1_n_0
    SLICE_X49Y58         FDRE                                         r  model3_1/note_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_1/setting_display_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_1/setting_display_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE                         0.000     0.000 r  model3_1/setting_display_reg[3][1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_1/setting_display_reg[3][1]/Q
                         net (fo=2, routed)           0.167     0.308    model3_1/setting_display_reg_n_0_[3][1]
    SLICE_X53Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  model3_1/setting_display[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    model3_1/setting_display[3][1]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  model3_1/setting_display_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3/studyer/note_code_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE                         0.000     0.000 r  model3/studyer/note_code_reg[4]/C
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3/studyer/note_code_reg[4]/Q
                         net (fo=4, routed)           0.168     0.309    model3/studyer/note_code[4]
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  model3/studyer/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    model3/studyer/note_code[4]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  model3/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------





