

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Oct 21 13:15:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   331268|   331268|  3.313 ms|  3.313 ms|  331269|  331269|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86  |dft_Pipeline_VITIS_LOOP_11_1  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94  |dft_Pipeline_VITIS_LOOP_17_3  |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |   331008|   331008|      1293|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|     863|   1113|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    157|    -|
|Register         |        -|    -|     153|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    5|    1016|   1295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86  |dft_Pipeline_VITIS_LOOP_11_1  |        0|   0|   21|    63|    0|
    |grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94  |dft_Pipeline_VITIS_LOOP_17_3  |        2|   5|  842|  1050|    0|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+
    |Total                                   |                              |        2|   5|  863|  1113|    0|
    +----------------------------------------+------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |temp_U  |temp_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_125_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln15_fu_119_p2  |      icmp|   0|  0|  11|           9|          10|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  25|          18|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  37|          7|    1|          7|
    |imag_output_address0  |  14|          3|    8|         24|
    |imag_output_ce0       |  14|          3|    1|          3|
    |imag_output_we0       |   9|          2|    1|          2|
    |k_fu_52               |   9|          2|    9|         18|
    |real_output_address0  |  14|          3|    8|         24|
    |real_output_ce0       |  14|          3|    1|          3|
    |real_output_we0       |   9|          2|    1|          2|
    |temp_address0         |  14|          3|    8|         24|
    |temp_ce0              |  14|          3|    1|          3|
    |temp_we0              |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 157|         33|   40|        112|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |   6|   0|    6|          0|
    |bitcast_ln19_reg_190                                 |  32|   0|   32|          0|
    |bitcast_ln20_reg_195                                 |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_11_1_fu_86_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_17_3_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |imag_output_load_reg_185                             |  32|   0|   32|          0|
    |k_fu_52                                              |   9|   0|    9|          0|
    |real_output_load_reg_180                             |  32|   0|   32|          0|
    |trunc_ln18_reg_164                                   |   8|   0|    8|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 153|   0|  153|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|imag_sample_address1  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we1       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d1        |  out|   32|   ap_memory|   imag_sample|         array|
|imag_sample_q1        |   in|   32|   ap_memory|   imag_sample|         array|
|real_output_address0  |  out|    8|   ap_memory|   real_output|         array|
|real_output_ce0       |  out|    1|   ap_memory|   real_output|         array|
|real_output_we0       |  out|    1|   ap_memory|   real_output|         array|
|real_output_d0        |  out|   32|   ap_memory|   real_output|         array|
|real_output_q0        |   in|   32|   ap_memory|   real_output|         array|
|imag_output_address0  |  out|    8|   ap_memory|   imag_output|         array|
|imag_output_ce0       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_we0       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_d0        |  out|   32|   ap_memory|   imag_output|         array|
|imag_output_q0        |   in|   32|   ap_memory|   imag_output|         array|
+----------------------+-----+-----+------------+--------------+--------------+

