# freezing-spice
A pipelined MIPS implementation in VHDL
