<profile>

<section name = "Vivado HLS Report for 'data_read3710'" level="0">
<item name = "Date">Thu Nov  7 01:37:40 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">tancoeff</item>
<item name = "Solution">tancoeff</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-fsgd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33, 2.433, 0.90</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">26, 26, 26, 26, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_popcnt_fu_959">popcnt, 6, 6, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_read_loop">17, 17, 11, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3299, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1839, 3743, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 536, -</column>
<column name="Register">0, -, 9492, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 1, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_popcnt_fu_959">popcnt, 0, 0, 1839, 3471, 0</column>
<column name="tancalc_mux_42_1024_1_1_U128">tancalc_mux_42_1024_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1024_1_1_U129">tancalc_mux_42_1024_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1024_1_1_U130">tancalc_mux_42_1024_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1024_1_1_U131">tancalc_mux_42_1024_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_11_1_1_U132">tancalc_mux_42_11_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_11_1_1_U133">tancalc_mux_42_11_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_11_1_1_U134">tancalc_mux_42_11_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_11_1_1_U135">tancalc_mux_42_11_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U120">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U121">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U122">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U123">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U124">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U125">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U126">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
<column name="tancalc_mux_42_1_1_1_U127">tancalc_mux_42_1_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln219_fu_983_p2">+, 0, 0, 59, 59, 59</column>
<column name="data_part_num_fu_1005_p2">+, 0, 0, 6, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_1_fu_1178_p2">and, 0, 0, 1023, 1024, 1024</column>
<column name="icmp_ln27_fu_999_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="lshr_ln647_fu_1172_p2">lshr, 0, 0, 2171, 2, 1024</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="num_hi_fu_1145_p2">or, 0, 0, 10, 10, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln647_fu_1162_p2">xor, 0, 0, 11, 11, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter10">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_data_part_num_0_i_i_i_i_i_i_phi_fu_767_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_ref_local_0_V1_011_i_i_i_phi_fu_905_p4">9, 2, 1024, 2048</column>
<column name="ap_phi_mux_ref_local_1_V2_014_i_i_i_phi_fu_836_p4">9, 2, 1024, 2048</column>
<column name="ap_phi_mux_ref_local_2_V3_016_i_i_i_phi_fu_779_p4">9, 2, 1024, 2048</column>
<column name="ap_phi_mux_ref_local_3_V4_015_i_i_i_phi_fu_813_p4">9, 2, 1024, 2048</column>
<column name="cmpr_chunk_num_0_i_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_0_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_10_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_11_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_12_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_13_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_14_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_15_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_1_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_2_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_3_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_4_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_5_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_6_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_7_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_8_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmpr_local_9_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_0_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_10_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_11_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_12_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_13_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_14_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_15_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_1_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_2_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_3_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_4_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_5_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_6_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_7_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_8_V_c_blk_n">9, 2, 1, 2</column>
<column name="cmprpop_local_9_V_c_blk_n">9, 2, 1, 2</column>
<column name="data_num_0_i_c_blk_n">9, 2, 1, 2</column>
<column name="data_part_num_0_i_i_i_i_i_i_reg_763">9, 2, 4, 8</column>
<column name="input_V_blk_n_AR">9, 2, 1, 2</column>
<column name="input_V_blk_n_R">9, 2, 1, 2</column>
<column name="output_V_offset_out_blk_n">9, 2, 1, 2</column>
<column name="write_flag12_0_i_i_i_reg_821">9, 2, 1, 2</column>
<column name="write_flag15_0_i_i_i_reg_856">9, 2, 1, 2</column>
<column name="write_flag18_0_i_i_i_reg_890">9, 2, 1, 2</column>
<column name="write_flag21_0_i_i_i_reg_925">9, 2, 1, 2</column>
<column name="write_flag3_0_i_i_i_reg_867">9, 2, 1, 2</column>
<column name="write_flag6_0_i_i_i_reg_798">9, 2, 1, 2</column>
<column name="write_flag9_0_i_i_i_reg_787">9, 2, 1, 2</column>
<column name="write_flag_0_i_i_i_reg_936">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln219_reg_1344">59, 0, 59, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="data_part_num_0_i_i_i_i_i_i_reg_763">4, 0, 4, 0</column>
<column name="data_part_num_0_i_i_i_i_i_i_reg_763_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="data_part_num_reg_1359">4, 0, 4, 0</column>
<column name="icmp_ln27_reg_1355">1, 0, 1, 0</column>
<column name="ref_local_0_V1_011_i_i_i_reg_901">1024, 0, 1024, 0</column>
<column name="ref_local_0_V1_1_i_i_i_reg_1426">1024, 0, 1024, 0</column>
<column name="ref_local_1_V2_014_i_i_i_reg_832">1024, 0, 1024, 0</column>
<column name="ref_local_1_V2_1_i_i_i_reg_1431">1024, 0, 1024, 0</column>
<column name="ref_local_2_V3_016_i_i_i_reg_775">1024, 0, 1024, 0</column>
<column name="ref_local_2_V3_1_i_i_i_reg_1441">1024, 0, 1024, 0</column>
<column name="ref_local_3_V4_015_i_i_i_reg_809">1024, 0, 1024, 0</column>
<column name="ref_local_3_V4_1_i_i_i_reg_1436">1024, 0, 1024, 0</column>
<column name="refpop_local_0_V5_013_i_i_i_reg_844">11, 0, 11, 0</column>
<column name="refpop_local_1_V6_012_i_i_i_reg_878">11, 0, 11, 0</column>
<column name="refpop_local_2_V7_010_i_i_i_reg_913">11, 0, 11, 0</column>
<column name="refpop_local_3_V8_09_i_i_i_reg_947">11, 0, 11, 0</column>
<column name="temp_input_V_reg_1376">512, 0, 512, 0</column>
<column name="trunc_ln29_1_i_i_i_reg_1364">2, 0, 2, 0</column>
<column name="trunc_ln364_reg_1421">512, 0, 512, 0</column>
<column name="write_flag12_0_i_i_i_reg_821">1, 0, 1, 0</column>
<column name="write_flag15_0_i_i_i_reg_856">1, 0, 1, 0</column>
<column name="write_flag18_0_i_i_i_reg_890">1, 0, 1, 0</column>
<column name="write_flag21_0_i_i_i_reg_925">1, 0, 1, 0</column>
<column name="write_flag3_0_i_i_i_reg_867">1, 0, 1, 0</column>
<column name="write_flag6_0_i_i_i_reg_798">1, 0, 1, 0</column>
<column name="write_flag9_0_i_i_i_reg_787">1, 0, 1, 0</column>
<column name="write_flag_0_i_i_i_reg_936">1, 0, 1, 0</column>
<column name="icmp_ln27_reg_1355">64, 32, 1, 0</column>
<column name="trunc_ln29_1_i_i_i_reg_1364">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_0">out, 1024, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_1">out, 1024, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_2">out, 1024, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_3">out, 1024, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_4">out, 11, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_5">out, 11, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_6">out, 11, ap_ctrl_hs, data_read3710, return value</column>
<column name="ap_return_7">out, 11, ap_ctrl_hs, data_read3710, return value</column>
<column name="m_axi_input_V_AWVALID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWREADY">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWADDR">out, 64, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWLEN">out, 32, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWSIZE">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWBURST">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWLOCK">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWCACHE">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWPROT">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWQOS">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWREGION">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWUSER">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WVALID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WREADY">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WDATA">out, 512, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WSTRB">out, 64, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WLAST">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WUSER">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARVALID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARREADY">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARADDR">out, 64, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARLEN">out, 32, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARSIZE">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARBURST">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARLOCK">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARCACHE">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARPROT">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARQOS">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARREGION">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARUSER">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RVALID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RREADY">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RDATA">in, 512, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RLAST">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RUSER">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RRESP">in, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BVALID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BREADY">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BRESP">in, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BUSER">in, 1, m_axi, input_V, pointer</column>
<column name="input_V_offset">in, 58, ap_none, input_V_offset, scalar</column>
<column name="data_num_0_i">in, 7, ap_none, data_num_0_i, scalar</column>
<column name="p_read">in, 1024, ap_none, p_read, scalar</column>
<column name="p_read1">in, 1024, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 1024, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 1024, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 1024, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 1024, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 1024, ap_none, p_read6, scalar</column>
<column name="p_read7">in, 1024, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 1024, ap_none, p_read8, scalar</column>
<column name="p_read9">in, 1024, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 1024, ap_none, p_read10, scalar</column>
<column name="p_read11">in, 1024, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 1024, ap_none, p_read12, scalar</column>
<column name="p_read13">in, 1024, ap_none, p_read13, scalar</column>
<column name="p_read14">in, 1024, ap_none, p_read14, scalar</column>
<column name="p_read15">in, 1024, ap_none, p_read15, scalar</column>
<column name="p_read16">in, 11, ap_none, p_read16, scalar</column>
<column name="p_read17">in, 11, ap_none, p_read17, scalar</column>
<column name="p_read18">in, 11, ap_none, p_read18, scalar</column>
<column name="p_read19">in, 11, ap_none, p_read19, scalar</column>
<column name="p_read20">in, 11, ap_none, p_read20, scalar</column>
<column name="p_read21">in, 11, ap_none, p_read21, scalar</column>
<column name="p_read22">in, 11, ap_none, p_read22, scalar</column>
<column name="p_read23">in, 11, ap_none, p_read23, scalar</column>
<column name="p_read24">in, 11, ap_none, p_read24, scalar</column>
<column name="p_read25">in, 11, ap_none, p_read25, scalar</column>
<column name="p_read26">in, 11, ap_none, p_read26, scalar</column>
<column name="p_read27">in, 11, ap_none, p_read27, scalar</column>
<column name="p_read28">in, 11, ap_none, p_read28, scalar</column>
<column name="p_read29">in, 11, ap_none, p_read29, scalar</column>
<column name="p_read30">in, 11, ap_none, p_read30, scalar</column>
<column name="p_read31">in, 10, ap_none, p_read31, scalar</column>
<column name="cmpr_chunk_num_0_i">in, 2, ap_none, cmpr_chunk_num_0_i, scalar</column>
<column name="data_num_0_i_c_din">out, 6, ap_fifo, data_num_0_i_c, pointer</column>
<column name="data_num_0_i_c_full_n">in, 1, ap_fifo, data_num_0_i_c, pointer</column>
<column name="data_num_0_i_c_write">out, 1, ap_fifo, data_num_0_i_c, pointer</column>
<column name="cmpr_local_0_V_c_din">out, 1024, ap_fifo, cmpr_local_0_V_c, pointer</column>
<column name="cmpr_local_0_V_c_full_n">in, 1, ap_fifo, cmpr_local_0_V_c, pointer</column>
<column name="cmpr_local_0_V_c_write">out, 1, ap_fifo, cmpr_local_0_V_c, pointer</column>
<column name="cmpr_local_1_V_c_din">out, 1024, ap_fifo, cmpr_local_1_V_c, pointer</column>
<column name="cmpr_local_1_V_c_full_n">in, 1, ap_fifo, cmpr_local_1_V_c, pointer</column>
<column name="cmpr_local_1_V_c_write">out, 1, ap_fifo, cmpr_local_1_V_c, pointer</column>
<column name="cmpr_local_2_V_c_din">out, 1024, ap_fifo, cmpr_local_2_V_c, pointer</column>
<column name="cmpr_local_2_V_c_full_n">in, 1, ap_fifo, cmpr_local_2_V_c, pointer</column>
<column name="cmpr_local_2_V_c_write">out, 1, ap_fifo, cmpr_local_2_V_c, pointer</column>
<column name="cmpr_local_3_V_c_din">out, 1024, ap_fifo, cmpr_local_3_V_c, pointer</column>
<column name="cmpr_local_3_V_c_full_n">in, 1, ap_fifo, cmpr_local_3_V_c, pointer</column>
<column name="cmpr_local_3_V_c_write">out, 1, ap_fifo, cmpr_local_3_V_c, pointer</column>
<column name="cmpr_local_4_V_c_din">out, 1024, ap_fifo, cmpr_local_4_V_c, pointer</column>
<column name="cmpr_local_4_V_c_full_n">in, 1, ap_fifo, cmpr_local_4_V_c, pointer</column>
<column name="cmpr_local_4_V_c_write">out, 1, ap_fifo, cmpr_local_4_V_c, pointer</column>
<column name="cmpr_local_5_V_c_din">out, 1024, ap_fifo, cmpr_local_5_V_c, pointer</column>
<column name="cmpr_local_5_V_c_full_n">in, 1, ap_fifo, cmpr_local_5_V_c, pointer</column>
<column name="cmpr_local_5_V_c_write">out, 1, ap_fifo, cmpr_local_5_V_c, pointer</column>
<column name="cmpr_local_6_V_c_din">out, 1024, ap_fifo, cmpr_local_6_V_c, pointer</column>
<column name="cmpr_local_6_V_c_full_n">in, 1, ap_fifo, cmpr_local_6_V_c, pointer</column>
<column name="cmpr_local_6_V_c_write">out, 1, ap_fifo, cmpr_local_6_V_c, pointer</column>
<column name="cmpr_local_7_V_c_din">out, 1024, ap_fifo, cmpr_local_7_V_c, pointer</column>
<column name="cmpr_local_7_V_c_full_n">in, 1, ap_fifo, cmpr_local_7_V_c, pointer</column>
<column name="cmpr_local_7_V_c_write">out, 1, ap_fifo, cmpr_local_7_V_c, pointer</column>
<column name="cmpr_local_8_V_c_din">out, 1024, ap_fifo, cmpr_local_8_V_c, pointer</column>
<column name="cmpr_local_8_V_c_full_n">in, 1, ap_fifo, cmpr_local_8_V_c, pointer</column>
<column name="cmpr_local_8_V_c_write">out, 1, ap_fifo, cmpr_local_8_V_c, pointer</column>
<column name="cmpr_local_9_V_c_din">out, 1024, ap_fifo, cmpr_local_9_V_c, pointer</column>
<column name="cmpr_local_9_V_c_full_n">in, 1, ap_fifo, cmpr_local_9_V_c, pointer</column>
<column name="cmpr_local_9_V_c_write">out, 1, ap_fifo, cmpr_local_9_V_c, pointer</column>
<column name="cmpr_local_10_V_c_din">out, 1024, ap_fifo, cmpr_local_10_V_c, pointer</column>
<column name="cmpr_local_10_V_c_full_n">in, 1, ap_fifo, cmpr_local_10_V_c, pointer</column>
<column name="cmpr_local_10_V_c_write">out, 1, ap_fifo, cmpr_local_10_V_c, pointer</column>
<column name="cmpr_local_11_V_c_din">out, 1024, ap_fifo, cmpr_local_11_V_c, pointer</column>
<column name="cmpr_local_11_V_c_full_n">in, 1, ap_fifo, cmpr_local_11_V_c, pointer</column>
<column name="cmpr_local_11_V_c_write">out, 1, ap_fifo, cmpr_local_11_V_c, pointer</column>
<column name="cmpr_local_12_V_c_din">out, 1024, ap_fifo, cmpr_local_12_V_c, pointer</column>
<column name="cmpr_local_12_V_c_full_n">in, 1, ap_fifo, cmpr_local_12_V_c, pointer</column>
<column name="cmpr_local_12_V_c_write">out, 1, ap_fifo, cmpr_local_12_V_c, pointer</column>
<column name="cmpr_local_13_V_c_din">out, 1024, ap_fifo, cmpr_local_13_V_c, pointer</column>
<column name="cmpr_local_13_V_c_full_n">in, 1, ap_fifo, cmpr_local_13_V_c, pointer</column>
<column name="cmpr_local_13_V_c_write">out, 1, ap_fifo, cmpr_local_13_V_c, pointer</column>
<column name="cmpr_local_14_V_c_din">out, 1024, ap_fifo, cmpr_local_14_V_c, pointer</column>
<column name="cmpr_local_14_V_c_full_n">in, 1, ap_fifo, cmpr_local_14_V_c, pointer</column>
<column name="cmpr_local_14_V_c_write">out, 1, ap_fifo, cmpr_local_14_V_c, pointer</column>
<column name="cmpr_local_15_V_c_din">out, 1024, ap_fifo, cmpr_local_15_V_c, pointer</column>
<column name="cmpr_local_15_V_c_full_n">in, 1, ap_fifo, cmpr_local_15_V_c, pointer</column>
<column name="cmpr_local_15_V_c_write">out, 1, ap_fifo, cmpr_local_15_V_c, pointer</column>
<column name="cmprpop_local_0_V_c_din">out, 11, ap_fifo, cmprpop_local_0_V_c, pointer</column>
<column name="cmprpop_local_0_V_c_full_n">in, 1, ap_fifo, cmprpop_local_0_V_c, pointer</column>
<column name="cmprpop_local_0_V_c_write">out, 1, ap_fifo, cmprpop_local_0_V_c, pointer</column>
<column name="cmprpop_local_1_V_c_din">out, 11, ap_fifo, cmprpop_local_1_V_c, pointer</column>
<column name="cmprpop_local_1_V_c_full_n">in, 1, ap_fifo, cmprpop_local_1_V_c, pointer</column>
<column name="cmprpop_local_1_V_c_write">out, 1, ap_fifo, cmprpop_local_1_V_c, pointer</column>
<column name="cmprpop_local_2_V_c_din">out, 11, ap_fifo, cmprpop_local_2_V_c, pointer</column>
<column name="cmprpop_local_2_V_c_full_n">in, 1, ap_fifo, cmprpop_local_2_V_c, pointer</column>
<column name="cmprpop_local_2_V_c_write">out, 1, ap_fifo, cmprpop_local_2_V_c, pointer</column>
<column name="cmprpop_local_3_V_c_din">out, 11, ap_fifo, cmprpop_local_3_V_c, pointer</column>
<column name="cmprpop_local_3_V_c_full_n">in, 1, ap_fifo, cmprpop_local_3_V_c, pointer</column>
<column name="cmprpop_local_3_V_c_write">out, 1, ap_fifo, cmprpop_local_3_V_c, pointer</column>
<column name="cmprpop_local_4_V_c_din">out, 11, ap_fifo, cmprpop_local_4_V_c, pointer</column>
<column name="cmprpop_local_4_V_c_full_n">in, 1, ap_fifo, cmprpop_local_4_V_c, pointer</column>
<column name="cmprpop_local_4_V_c_write">out, 1, ap_fifo, cmprpop_local_4_V_c, pointer</column>
<column name="cmprpop_local_5_V_c_din">out, 11, ap_fifo, cmprpop_local_5_V_c, pointer</column>
<column name="cmprpop_local_5_V_c_full_n">in, 1, ap_fifo, cmprpop_local_5_V_c, pointer</column>
<column name="cmprpop_local_5_V_c_write">out, 1, ap_fifo, cmprpop_local_5_V_c, pointer</column>
<column name="cmprpop_local_6_V_c_din">out, 11, ap_fifo, cmprpop_local_6_V_c, pointer</column>
<column name="cmprpop_local_6_V_c_full_n">in, 1, ap_fifo, cmprpop_local_6_V_c, pointer</column>
<column name="cmprpop_local_6_V_c_write">out, 1, ap_fifo, cmprpop_local_6_V_c, pointer</column>
<column name="cmprpop_local_7_V_c_din">out, 11, ap_fifo, cmprpop_local_7_V_c, pointer</column>
<column name="cmprpop_local_7_V_c_full_n">in, 1, ap_fifo, cmprpop_local_7_V_c, pointer</column>
<column name="cmprpop_local_7_V_c_write">out, 1, ap_fifo, cmprpop_local_7_V_c, pointer</column>
<column name="cmprpop_local_8_V_c_din">out, 11, ap_fifo, cmprpop_local_8_V_c, pointer</column>
<column name="cmprpop_local_8_V_c_full_n">in, 1, ap_fifo, cmprpop_local_8_V_c, pointer</column>
<column name="cmprpop_local_8_V_c_write">out, 1, ap_fifo, cmprpop_local_8_V_c, pointer</column>
<column name="cmprpop_local_9_V_c_din">out, 11, ap_fifo, cmprpop_local_9_V_c, pointer</column>
<column name="cmprpop_local_9_V_c_full_n">in, 1, ap_fifo, cmprpop_local_9_V_c, pointer</column>
<column name="cmprpop_local_9_V_c_write">out, 1, ap_fifo, cmprpop_local_9_V_c, pointer</column>
<column name="cmprpop_local_10_V_c_din">out, 11, ap_fifo, cmprpop_local_10_V_c, pointer</column>
<column name="cmprpop_local_10_V_c_full_n">in, 1, ap_fifo, cmprpop_local_10_V_c, pointer</column>
<column name="cmprpop_local_10_V_c_write">out, 1, ap_fifo, cmprpop_local_10_V_c, pointer</column>
<column name="cmprpop_local_11_V_c_din">out, 11, ap_fifo, cmprpop_local_11_V_c, pointer</column>
<column name="cmprpop_local_11_V_c_full_n">in, 1, ap_fifo, cmprpop_local_11_V_c, pointer</column>
<column name="cmprpop_local_11_V_c_write">out, 1, ap_fifo, cmprpop_local_11_V_c, pointer</column>
<column name="cmprpop_local_12_V_c_din">out, 11, ap_fifo, cmprpop_local_12_V_c, pointer</column>
<column name="cmprpop_local_12_V_c_full_n">in, 1, ap_fifo, cmprpop_local_12_V_c, pointer</column>
<column name="cmprpop_local_12_V_c_write">out, 1, ap_fifo, cmprpop_local_12_V_c, pointer</column>
<column name="cmprpop_local_13_V_c_din">out, 11, ap_fifo, cmprpop_local_13_V_c, pointer</column>
<column name="cmprpop_local_13_V_c_full_n">in, 1, ap_fifo, cmprpop_local_13_V_c, pointer</column>
<column name="cmprpop_local_13_V_c_write">out, 1, ap_fifo, cmprpop_local_13_V_c, pointer</column>
<column name="cmprpop_local_14_V_c_din">out, 11, ap_fifo, cmprpop_local_14_V_c, pointer</column>
<column name="cmprpop_local_14_V_c_full_n">in, 1, ap_fifo, cmprpop_local_14_V_c, pointer</column>
<column name="cmprpop_local_14_V_c_write">out, 1, ap_fifo, cmprpop_local_14_V_c, pointer</column>
<column name="cmprpop_local_15_V_c_din">out, 10, ap_fifo, cmprpop_local_15_V_c, pointer</column>
<column name="cmprpop_local_15_V_c_full_n">in, 1, ap_fifo, cmprpop_local_15_V_c, pointer</column>
<column name="cmprpop_local_15_V_c_write">out, 1, ap_fifo, cmprpop_local_15_V_c, pointer</column>
<column name="cmpr_chunk_num_0_i_c_din">out, 2, ap_fifo, cmpr_chunk_num_0_i_c, pointer</column>
<column name="cmpr_chunk_num_0_i_c_full_n">in, 1, ap_fifo, cmpr_chunk_num_0_i_c, pointer</column>
<column name="cmpr_chunk_num_0_i_c_write">out, 1, ap_fifo, cmpr_chunk_num_0_i_c, pointer</column>
<column name="output_V_offset">in, 58, ap_none, output_V_offset, scalar</column>
<column name="output_V_offset_out_din">out, 58, ap_fifo, output_V_offset_out, pointer</column>
<column name="output_V_offset_out_full_n">in, 1, ap_fifo, output_V_offset_out, pointer</column>
<column name="output_V_offset_out_write">out, 1, ap_fifo, output_V_offset_out, pointer</column>
</table>
</item>
</section>
</profile>
