$date
	Tue Jan 09 16:03:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module DUT $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' gnd $end
$var wire 1 ! out $end
$var wire 1 ( vdd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
x&
x%
x$
x#
x"
x!
$end
#5
0#
1!
0%
0"
1&
0$
#10
1#
0!
1%
#15
0#
0%
1"
z&
1$
#20
1#
1%
#120
