#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000a8fbf0 .scope module, "main" "main" 2 14;
 .timescale 0 0;
v000000000035c580_0 .var "clk", 0 0;
v000000000035c620_0 .net "out", 2 0, v000000000035c440_0;  1 drivers
v000000000035c6c0_0 .var "rst", 0 0;
S_0000000000a8fd70 .scope module, "DUT" "counter" 2 19, 2 2 0, S_0000000000a8fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 3 "out"
v0000000000a8fef0_0 .net "clk", 0 0, v000000000035c580_0;  1 drivers
v000000000035c440_0 .var "out", 2 0;
v000000000035c4e0_0 .net "rst", 0 0, v000000000035c6c0_0;  1 drivers
E_0000000000a8b390/0 .event edge, v000000000035c4e0_0;
E_0000000000a8b390/1 .event posedge, v0000000000a8fef0_0;
E_0000000000a8b390 .event/or E_0000000000a8b390/0, E_0000000000a8b390/1;
    .scope S_0000000000a8fd70;
T_0 ;
    %wait E_0000000000a8b390;
    %load/vec4 v000000000035c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000035c440_0, 0, 3;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000035c440_0;
    %addi 1, 0, 3;
    %store/vec4 v000000000035c440_0, 0, 3;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000a8fbf0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000035c580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000035c6c0_0, 0, 1;
    %vpi_call 2 24 "$dumpfile", "counter.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000000a8fbf0;
T_2 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000035c6c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000000a8fbf0;
T_3 ;
    %delay 50, 0;
    %load/vec4 v000000000035c580_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v000000000035c580_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000a8fbf0;
T_4 ;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000035c6c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000000000a8fbf0;
T_5 ;
    %delay 525, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000035c6c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000000a8fbf0;
T_6 ;
    %delay 2000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:/Users/User/Desktop/verilog-practice/Counter/counter.v";
