
;; Function HAL_DMA_Init (HAL_DMA_Init, funcdef_no=329, decl_uid=7607, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 17 count 14 (    1)


HAL_DMA_Init

Dataflow summary:
def_info->table_size = 100, use_info->table_size = 194
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,13u} r103={1d,12u} r113={1d,8u,1e} r117={2d,3u} r120={1d,2u} r133={1d,2u} r134={1d,4u} r136={1d,2u} r137={2d,3u} r138={1d,2u} r145={1d,1u} r147={1d,3u} r150={1d,2u} r153={1d,2u} r154={1d,3u} r155={2d,1u} r156={2d,1u} r157={1d,27u} r158={1d,1u} r159={2d,2u,1e} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={2d,2u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r187={1d,1u} r188={1d,1u} r189={1d,1u,1e} r191={1d,1u} r192={1d,1u} r193={1d,1u,1e} r194={1d,2u} r195={1d,2u} r199={1d,1u} r200={2d,2u} r202={1d,1u} r203={1d,1u} r204={1d,1u,1e} r206={1d,1u} r207={1d,1u} r208={1d,3u} r211={1d,3u} r212={1d,1u} r219={1d,3u} r220={1d,1u} r221={1d,2u} 
;;    total ref usage 286{99d,181u,6e} in 174{174 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d29(102){ }d30(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 157 221
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 157 221
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 113 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 100 [cc] 113 158
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(7){ }u17(13){ }u18(102){ }u19(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 117 155 159 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; live  gen 	 117 155 159 161 162 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113
;; lr  def 	 117 155 164 166 167 168
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; live  gen 	 117 155 164 166 167 168
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; lr  def 	 100 [cc] 120 136 137 138 145 147 154 169 172 173 174 175 176 177 178 179 180 181 182 183 184 185 187 188 189 191 192 193 194 219 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
;; live  gen 	 100 [cc] 120 136 137 138 145 147 154 169 172 173 174 175 176 177 178 179 180 181 182 183 184 185 187 188 189 191 192 193 194 219 220
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; lr  def 	 195
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; live  gen 	 195
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157

( 6 )->[8]->( 9 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 219
;; lr  def 	 100 [cc] 133 134 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
;; live  gen 	 100 [cc] 133 134 199
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194

( 8 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u134(7){ }u135(13){ }u136(102){ }u137(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; lr  def 	 150 153 200 202 203 204 206 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
;; live  gen 	 150 153 200 202 203 204 206 207
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157

( 8 7 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u159(7){ }u160(13){ }u161(102){ }u162(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 208
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157

( 10 9 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u169(7){ }u170(13){ }u171(102){ }u172(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 211 212
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 211 212
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 2 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u180(7){ }u181(13){ }u182(102){ }u183(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 156
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 156
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u190(0){ }u191(7){ }u192(13){ }u193(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 33 to worklist
  Adding insn 266 to worklist
  Adding insn 132 to worklist
  Adding insn 125 to worklist
  Adding insn 115 to worklist
  Adding insn 112 to worklist
  Adding insn 87 to worklist
  Adding insn 64 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 268 to worklist
  Adding insn 142 to worklist
  Adding insn 139 to worklist
  Adding insn 136 to worklist
  Adding insn 160 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 270 to worklist
  Adding insn 188 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 201 to worklist
  Adding insn 198 to worklist
  Adding insn 195 to worklist
  Adding insn 272 to worklist
  Adding insn 214 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 223 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 222 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 9 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 8 to worklist
  Adding insn 208 to worklist
  Adding insn 205 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
  Adding insn 194 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
  Adding insn 135 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
  Adding insn 187 to worklist
  Adding insn 184 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 173 to worklist
  Adding insn 170 to worklist
  Adding insn 275 to worklist
  Adding insn 274 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134 157 194
  Adding insn 159 to worklist
  Adding insn 156 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 147 154 157 185 194 219
  Adding insn 131 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 114 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 264 to worklist
  Adding insn 262 to worklist
  Adding insn 261 to worklist
  Adding insn 97 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 60 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
  Adding insn 4 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 292 to worklist
  Adding insn 291 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 155 157
  Adding insn 5 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 287 to worklist
  Adding insn 286 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
  Adding insn 14 to worklist
  Adding insn 265 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 17 count 14 (    1)

Pass 0 for finding pseudo/allocno costs


  r221 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r220 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r219 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36021 VFP_LO_REGS:36021 ALL_REGS:36021 MEM:20465
  r212 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12285
  r211 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 MEM:21294
  r208 costs: LO_REGS:0 HI_REGS:2454 CALLER_SAVE_REGS:2454 EVEN_REG:2454 GENERAL_REGS:2454 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r207 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r206 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r204 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r203 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r202 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r200 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16200 VFP_LO_REGS:16200 ALL_REGS:16200 MEM:10800
  r195 costs: LO_REGS:0 HI_REGS:1112 CALLER_SAVE_REGS:1112 EVEN_REG:1112 GENERAL_REGS:1112 VFP_D0_D7_REGS:12232 VFP_LO_REGS:12232 ALL_REGS:12232 MEM:6950
  r194 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29886 VFP_LO_REGS:29886 ALL_REGS:29886 MEM:16375
  r193 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r192 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r191 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r189 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r188 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r187 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24555 VFP_LO_REGS:24555 ALL_REGS:24555 MEM:16370
  r184 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r183 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r182 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r181 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r180 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r179 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r178 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r177 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r176 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r175 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r173 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r172 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:12285
  r168 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r167 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r166 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r164 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r163 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r161 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r159 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r158 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:267925 VFP_LO_REGS:267925 ALL_REGS:267925 MEM:172950
  r156 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25710 VFP_LO_REGS:25710 ALL_REGS:25710 MEM:11719
  r155 costs: LO_REGS:0 HI_REGS:3274 CALLER_SAVE_REGS:3274 EVEN_REG:3274 GENERAL_REGS:3274 VFP_D0_D7_REGS:23737 VFP_LO_REGS:23737 ALL_REGS:23737 MEM:12280
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:36840 VFP_LO_REGS:36840 ALL_REGS:36840 MEM:24560
  r153 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:18405 VFP_LO_REGS:18405 ALL_REGS:18405 MEM:12270
  r150 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:18405 VFP_LO_REGS:18405 ALL_REGS:18405 MEM:12270
  r147 costs: LO_REGS:0 HI_REGS:3274 CALLER_SAVE_REGS:3274 EVEN_REG:3274 GENERAL_REGS:3274 VFP_D0_D7_REGS:36840 VFP_LO_REGS:36840 ALL_REGS:36840 MEM:24560
  r145 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r138 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r136 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r134 costs: LO_REGS:0 HI_REGS:1080 CALLER_SAVE_REGS:1080 EVEN_REG:1080 GENERAL_REGS:1080 VFP_D0_D7_REGS:28470 VFP_LO_REGS:28470 ALL_REGS:28470 MEM:18980
  r133 costs: LO_REGS:0 HI_REGS:1080 CALLER_SAVE_REGS:1080 EVEN_REG:1080 GENERAL_REGS:1080 MEM:11340
  r120 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r117 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49125 VFP_LO_REGS:49125 ALL_REGS:49125 MEM:32750
  r113 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 MEM:49949


Pass 1 for finding pseudo/allocno costs

    r221: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r217: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r214: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r211: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r209: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r208: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r204: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r200: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r197: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r196: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r141: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r221 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r220 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r219 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36840 VFP_LO_REGS:36840 ALL_REGS:36840 MEM:24560
  r212 costs: GENERAL_REGS:0 MEM:16380
  r211 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 MEM:32760
  r208 costs: LO_REGS:0 HI_REGS:2454 CALLER_SAVE_REGS:2454 EVEN_REG:2454 GENERAL_REGS:2454 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r207 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r206 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r204 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r203 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r202 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r200 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16200 VFP_LO_REGS:16200 ALL_REGS:16200 MEM:10800
  r195 costs: LO_REGS:0 HI_REGS:1112 CALLER_SAVE_REGS:1112 EVEN_REG:1112 GENERAL_REGS:1112 VFP_D0_D7_REGS:12510 VFP_LO_REGS:12510 ALL_REGS:12510 MEM:8340
  r194 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r193 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r192 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r191 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r189 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r188 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r187 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r185 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24555 VFP_LO_REGS:24555 ALL_REGS:24555 MEM:16370
  r184 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r183 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r182 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r181 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r180 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r179 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r178 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r177 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r176 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r175 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r173 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r172 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r169 costs: GENERAL_REGS:0 MEM:16380
  r168 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r167 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r166 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r164 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r163 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r161 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r159 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r158 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:272925 VFP_LO_REGS:272925 ALL_REGS:272925 MEM:181950
  r156 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r155 costs: LO_REGS:0 HI_REGS:3274 CALLER_SAVE_REGS:3274 EVEN_REG:3274 GENERAL_REGS:3274 VFP_D0_D7_REGS:24555 VFP_LO_REGS:24555 ALL_REGS:24555 MEM:16370
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:36840 VFP_LO_REGS:36840 ALL_REGS:36840 MEM:24560
  r153 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:18405 VFP_LO_REGS:18405 ALL_REGS:18405 MEM:12270
  r150 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:18405 VFP_LO_REGS:18405 ALL_REGS:18405 MEM:12270
  r147 costs: LO_REGS:0 HI_REGS:3274 CALLER_SAVE_REGS:3274 EVEN_REG:3274 GENERAL_REGS:3274 VFP_D0_D7_REGS:36840 VFP_LO_REGS:36840 ALL_REGS:36840 MEM:24560
  r145 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r138 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:49140 VFP_LO_REGS:49140 ALL_REGS:49140 MEM:32760
  r136 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r134 costs: LO_REGS:0 HI_REGS:1080 CALLER_SAVE_REGS:1080 EVEN_REG:1080 GENERAL_REGS:1080 VFP_D0_D7_REGS:28470 VFP_LO_REGS:28470 ALL_REGS:28470 MEM:18980
  r133 costs: LO_REGS:0 HI_REGS:1080 CALLER_SAVE_REGS:1080 EVEN_REG:1080 GENERAL_REGS:1080 MEM:16200
  r120 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r117 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:49125 VFP_LO_REGS:49125 ALL_REGS:49125 MEM:32750
  r113 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 MEM:57320

;;   ======================================================
;;   -- basic block 2 from 265 to 15 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 265 r221=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  14 r157=r221                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  15 {pc={(r221==0)?L228:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 12
;;   new tail = 15

;;   ======================================================
;;   -- basic block 3 from 17 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  27 r113=[r157]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r158=0x40020407                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 cc=cmp(r113,r158)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 pc={(gtu(cc,0))?L45:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 17
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 35 to 266 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 291 r159=0xffffffffbffdfff8                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 r163=0xffffffffcccccccd                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 292 r159=r113+r159                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  39 {r162=trn(zxn(r159)*zxn(r163) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  40 r161=r162 0>>0x4                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   4 r155=0x40020000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  41 r117=r161<<0x2                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 266 pc=L55                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 35
;;   new tail = 266

;;   ======================================================
;;   -- basic block 5 from 47 to 5 -- before reload
;;   ======================================================

;;	  0--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 286 r164=0xffffffffbffdfbf8                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  50 r168=0xffffffffcccccccd                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 287 r164=r113+r164                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  51 {r167=trn(zxn(r164)*zxn(r168) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  52 r166=r167 0>>0x4                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   5 r155=0x40020400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  53 r117=r166<<0x2                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 47
;;   new tail = 54

;;   ======================================================
;;   -- basic block 6 from 57 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i  71 r120=[r157+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 r169=0x2                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  62 [r157+0x25]=r169#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  57 [r157+0x40]=r155                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  58 [r157+0x44]=r117                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  72 r173=[r157+0xc]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  73 r172=r120|r173                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  74 r175=[r157+0x10]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  75 r174=r172|r175                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  76 r177=[r157+0x14]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  77 r176=r174|r177                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  78 r179=[r157+0x18]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i  79 r178=r176|r179                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  64 r136=[r113]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 17--> b  0: i  65 loc r136                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 19--> b  0: i 279 r137=r136&0xffffffffffff807f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 280 r137=r137&0xffffffffffffff8f            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  69 loc r137                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  80 r181=[r157+0x1c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 23--> b  0: i  81 r180=r178|r181                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 24--> b  0: i 119 r192=0xffffffffcccccccd                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 25--> b  0: i 117 r188=zxn(r113#0)                        :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 26--> b  0: i 118 r189=r188-0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 27--> b  0: i 120 {r191=trn(zxn(r189)*zxn(r192) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 28--> b  0: i 122 r193=zxt(r191,0x5,0x4)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 29--> b  0: i  82 r183=[r157+0x20]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 31--> b  0: i  83 r182=r180|r183                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  84 r138=r182|r137                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  85 loc r138                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 32--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  87 [r113]=r138                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  89 loc r157                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 33--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 34--> b  0: i  97 r184=0x40020407                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 35--> b  0: i 261 r219=0x40020800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 36--> b  0: i 262 r220=0x40020820                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 264 {r154={(leu(r113,r184))?r219:r220};clobber cc;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 103 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 105 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 106 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 107 loc udiv(r113&0xff-0x8,0x14)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 38--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 39--> b  0: i 123 r194=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 40--> b  0: i 124 r147=r194<<r193                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 41--> b  0: i 125 [r157+0x50]=r147                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 42--> b  0: i 114 r187=0x40020880                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 43--> b  0: i 115 [r157+0x4c]=r187                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 44--> b  0: i 111 r145=r117+r154                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 45--> b  0: i 112 [r157+0x48]=r145                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 126 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 127 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 128 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 129 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 45--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 46--> b  0: i 109 r185=r117 0>>0x2                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 47--> b  0: i 131 cc=cmp(r120,0x4000)                     :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 48--> b  0: i 132 pc={(cc!=0)?L146:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 48
;;   new head = 71
;;   new tail = 132

;;   ======================================================
;;   -- basic block 7 from 134 to 268 -- before reload
;;   ======================================================

;;	  0--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 r195=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 136 [r157+0x4]=r195                         :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 139 [r185*0x4+r154]=r195                    :cortex_m4_a*2:GENERAL_REGS+0(-3)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 [r219+0x84]=r147                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 143 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 268 pc=L191                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 134
;;   new tail = 268

;;   ======================================================
;;   -- basic block 8 from 148 to 160 -- before reload
;;   ======================================================

;;	  0--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 149 r133=[r157+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 150 r134=zxn(r133#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 151 [r185*0x4+r154]=r134                    :cortex_m4_a*2:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 154 [r219+0x84]=r147                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 155 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 156 r199=r133-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 159 cc=cmp(r199,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 160 pc={(gtu(cc,0))?L191:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 148
;;   new tail = 160

;;   ======================================================
;;   -- basic block 9 from 162 to 270 -- before reload
;;   ======================================================

;;	  0--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 163 loc r157                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 164 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 166 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 167 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 274 r200=0x1000823f                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 173 r202=0x40020940                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 275 r200=r134+r200                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 176 r203=r134-0x1                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 170 r150=r200<<0x2                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 177 r204=r203&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 179 r153=r194<<r204                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 184 r206=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 171 [r157+0x54]=r150                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 172 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 174 [r157+0x58]=r202                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 175 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 180 [r157+0x5c]=r153                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 181 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 182 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 185 [r150]=r206                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 187 r207=0x40020900                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 188 [r207+0x44]=r153                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 270 pc=L202                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 162
;;   new tail = 270

;;   ======================================================
;;   -- basic block 10 from 193 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i 193 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 194 r208=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 [r157+0x54]=r208                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 196 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 198 [r157+0x58]=r208                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 199 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 201 [r157+0x5c]=r208                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 193
;;   new tail = 201

;;   ======================================================
;;   -- basic block 11 from 204 to 272 -- before reload
;;   ======================================================

;;	  0--> b  0: i 204 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 205 r211=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 208 r212=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 206 [r157+0x3c]=r211                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 207 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 214 [r157+0x24]=r211#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 210 [r157+0x25]=r212#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 215 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   8 r156=r211                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 272 pc=L216                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 204
;;   new tail = 272

;;   ======================================================
;;   -- basic block 12 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r156=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 13 from 222 to 223 -- before reload
;;   ======================================================

;;	  0--> b  0: i 222 r0=r156                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 223 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 222
;;   new tail = 223


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} r102={1d,13u} r103={1d,12u} r113={1d,8u,1e} r117={2d,3u} r120={1d,2u} r133={1d,2u} r134={1d,4u} r136={1d,2u} r137={2d,3u} r138={1d,2u} r145={1d,1u} r147={1d,3u} r150={1d,2u} r153={1d,2u} r154={1d,3u} r155={2d,1u} r156={2d,1u} r157={1d,27u} r158={1d,1u} r159={2d,2u,1e} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={2d,2u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r187={1d,1u} r188={1d,1u} r189={1d,1u,1e} r191={1d,1u} r192={1d,1u} r193={1d,1u,1e} r194={1d,2u} r195={1d,2u} r199={1d,1u} r200={2d,2u} r202={1d,1u} r203={1d,1u} r204={1d,1u,1e} r206={1d,1u} r207={1d,1u} r208={1d,3u} r211={1d,3u} r212={1d,1u} r219={1d,3u} r220={1d,1u} r221={1d,2u} 
;;    total ref usage 286{99d,181u,6e} in 174{174 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 10 3 2 NOTE_INSN_DELETED)
(note 3 2 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 3 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":154:3 -1
     (nil))
(debug_insn 13 12 265 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":157:3 -1
     (nil))
(insn 265 13 14 2 (set (reg:SI 221)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":153:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 14 265 15 2 (set (reg/v/f:SI 157 [ hdma ])
        (reg:SI 221)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":157:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 15 14 16 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 221)
                        (const_int 0 [0]))
                    (label_ref:SI 228)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":157:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 221)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 228)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":163:3 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":164:3 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":165:3 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":166:3 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":167:3 -1
     (nil))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":168:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":169:3 -1
     (nil))
(debug_insn 24 23 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":170:3 -1
     (nil))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":172:3 -1
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:3 -1
     (nil))
(insn 27 26 31 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 157 [ hdma ]) [6 hdma_30(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 27 32 3 (set (reg:SI 158)
        (const_int 1073873927 [0x40020407])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073873927 [0x40020407]))
            (nil))))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":175:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 45)
(note 34 33 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 36 34 35 4 NOTE_INSN_DELETED)
(debug_insn 35 36 291 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:5 -1
     (nil))
(insn 291 35 38 4 (set (reg:SI 159)
        (const_int -1073872904 [0xffffffffbffdfff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 291 292 4 (set (reg:SI 163)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 292 38 39 4 (set (reg:SI 159)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:53 7 {*arm_addsi3}
     (nil))
(insn 39 292 40 4 (parallel [
            (set (reg:SI 162)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 159))
                            (zero_extend:DI (reg:SI 163)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 159)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 159))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 40 39 4 4 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 162)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 4 40 41 4 (set (reg/f:SI 155 [ cstore_85 ])
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":179:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 4 42 4 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 161)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":178:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 42 41 266 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":179:5 -1
     (nil))
(jump_insn 266 42 267 4 (set (pc)
        (label_ref 55)) 284 {*arm_jump}
     (nil)
 -> 55)
(barrier 267 266 45)
(code_label 45 267 46 5 3 (nil) [1 uses])
(note 46 45 48 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 48 46 47 5 NOTE_INSN_DELETED)
(debug_insn 47 48 286 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:5 -1
     (nil))
(insn 286 47 50 5 (set (reg:SI 164)
        (const_int -1073873928 [0xffffffffbffdfbf8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 286 287 5 (set (reg:SI 168)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 287 50 51 5 (set (reg:SI 164)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 164))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:53 7 {*arm_addsi3}
     (nil))
(insn 51 287 52 5 (parallel [
            (set (reg:SI 167)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (zero_extend:DI (reg:SI 168)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 164)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 164))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 52 51 5 5 (set (reg:SI 166)
        (lshiftrt:SI (reg:SI 167)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 5 52 53 5 (set (reg/f:SI 155 [ cstore_85 ])
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":185:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 5 54 5 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 166)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":184:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 54 53 55 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":185:5 -1
     (nil))
(code_label 55 54 56 6 4 (nil) [1 uses])
(note 56 55 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 67 56 263 6 NOTE_INSN_DELETED)
(note 263 67 110 6 NOTE_INSN_DELETED)
(note 110 263 121 6 NOTE_INSN_DELETED)
(note 121 110 71 6 NOTE_INSN_DELETED)
(insn 71 121 60 6 (set (reg:SI 120 [ _9 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 8 [0x8])) [1 hdma_30(D)->Init.Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 71 62 6 (set (reg:SI 169)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":189:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 60 57 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_30(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 169) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":189:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 57 62 58 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_30(D)->DmaBaseAddress+0 S4 A32])
        (reg/f:SI 155 [ cstore_85 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155 [ cstore_85 ])
        (nil)))
(insn 58 57 59 6 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_30(D)->ChannelIndex+0 S4 A32])
        (reg:SI 117 [ _5 ])) 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 59 58 63 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":189:3 -1
     (nil))
(debug_insn 63 59 72 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":192:3 -1
     (nil))
(insn 72 63 73 6 (set (reg:SI 173 [ hdma_30(D)->Init.PeriphInc ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 12 [0xc])) [1 hdma_30(D)->Init.PeriphInc+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 74 6 (set (reg:SI 172)
        (ior:SI (reg:SI 120 [ _9 ])
            (reg:SI 173 [ hdma_30(D)->Init.PeriphInc ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:39 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 173 [ hdma_30(D)->Init.PeriphInc ])
        (nil)))
(insn 74 73 75 6 (set (reg:SI 175 [ hdma_30(D)->Init.MemInc ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 16 [0x10])) [1 hdma_30(D)->Init.MemInc+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 6 (set (reg:SI 174)
        (ior:SI (reg:SI 172)
            (reg:SI 175 [ hdma_30(D)->Init.MemInc ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ hdma_30(D)->Init.MemInc ])
        (expr_list:REG_DEAD (reg:SI 172)
            (nil))))
(insn 76 75 77 6 (set (reg:SI 177 [ hdma_30(D)->Init.PeriphDataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 20 [0x14])) [1 hdma_30(D)->Init.PeriphDataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 6 (set (reg:SI 176)
        (ior:SI (reg:SI 174)
            (reg:SI 177 [ hdma_30(D)->Init.PeriphDataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":201:72 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 177 [ hdma_30(D)->Init.PeriphDataAlignment ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 78 77 79 6 (set (reg:SI 179 [ hdma_30(D)->Init.MemDataAlignment ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 24 [0x18])) [1 hdma_30(D)->Init.MemDataAlignment+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 78 64 6 (set (reg:SI 178)
        (ior:SI (reg:SI 176)
            (reg:SI 179 [ hdma_30(D)->Init.MemDataAlignment ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 179 [ hdma_30(D)->Init.MemDataAlignment ])
        (expr_list:REG_DEAD (reg:SI 176)
            (nil))))
(insn 64 79 65 6 (set (reg/v:SI 136 [ tmp ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":192:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 65 64 66 6 (var_location:SI tmp (reg/v:SI 136 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":192:7 -1
     (nil))
(debug_insn 66 65 279 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:3 -1
     (nil))
(insn 279 66 280 6 (set (reg/v:SI 137 [ tmp ])
        (and:SI (reg/v:SI 136 [ tmp ])
            (const_int -32641 [0xffffffffffff807f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 136 [ tmp ])
        (nil)))
(insn 280 279 69 6 (set (reg/v:SI 137 [ tmp ])
        (and:SI (reg/v:SI 137 [ tmp ])
            (const_int -113 [0xffffffffffffff8f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:7 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 69 280 70 6 (var_location:SI tmp (reg/v:SI 137 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":195:7 -1
     (nil))
(debug_insn 70 69 80 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:3 -1
     (nil))
(insn 80 70 81 6 (set (reg:SI 181 [ hdma_30(D)->Init.Mode ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 28 [0x1c])) [1 hdma_30(D)->Init.Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 119 6 (set (reg:SI 180)
        (ior:SI (reg:SI 178)
            (reg:SI 181 [ hdma_30(D)->Init.Mode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":202:72 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ hdma_30(D)->Init.Mode ])
        (expr_list:REG_DEAD (reg:SI 178)
            (nil))))
(insn 119 81 117 6 (set (reg:SI 192)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 119 118 6 (set (reg/f:SI 188 [ _2 ])
        (zero_extend:SI (subreg:QI (reg/f:SI 113 [ _1 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:47 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 118 117 120 6 (set (reg/f:SI 189)
        (plus:SI (reg/f:SI 188 [ _2 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:56 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 188 [ _2 ])
        (nil)))
(insn 120 118 122 6 (parallel [
            (set (reg:SI 191)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 189))
                            (zero_extend:DI (reg:SI 192)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_DEAD (reg/f:SI 189)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 189))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 122 120 82 6 (set (reg:SI 193)
        (zero_extract:SI (reg:SI 191)
            (const_int 5 [0x5])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:58 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 82 122 83 6 (set (reg:SI 183 [ hdma_30(D)->Init.Priority ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 32 [0x20])) [1 hdma_30(D)->Init.Priority+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":203:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 6 (set (reg:SI 182)
        (ior:SI (reg:SI 180)
            (reg:SI 183 [ hdma_30(D)->Init.Priority ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":203:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 183 [ hdma_30(D)->Init.Priority ])
        (expr_list:REG_DEAD (reg:SI 180)
            (nil))))
(insn 84 83 85 6 (set (reg/v:SI 138 [ tmp ])
        (ior:SI (reg:SI 182)
            (reg/v:SI 137 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_DEAD (reg/v:SI 137 [ tmp ])
            (nil))))
(debug_insn 85 84 86 6 (var_location:SI tmp (reg/v:SI 138 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":200:7 -1
     (nil))
(debug_insn 86 85 87 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":206:3 -1
     (nil))
(insn 87 86 88 6 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg/v:SI 138 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":206:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 138 [ tmp ])
        (nil)))
(debug_insn 88 87 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 89 88 90 6 (var_location:SI hdma (reg/v/f:SI 157 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 90 89 91 6 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1045:13 -1
     (nil))
(debug_insn 91 90 92 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1047:3 -1
     (nil))
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1048:3 -1
     (nil))
(debug_insn 93 92 94 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1049:3 -1
     (nil))
(debug_insn 94 93 97 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:3 -1
     (nil))
(insn 97 94 261 6 (set (reg:SI 184)
        (const_int 1073873927 [0x40020407])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 261 97 262 6 (set (reg:SI 219)
        (const_int 1073874944 [0x40020800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 262 261 264 6 (set (reg:SI 220)
        (const_int 1073874976 [0x40020820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 264 262 103 6 (parallel [
            (set (reg:SI 154 [ prephitmp_77 ])
                (if_then_else:SI (leu (reg/f:SI 113 [ _1 ])
                        (reg:SI 184))
                    (reg:SI 219)
                    (reg:SI 220)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:6 1003 {*thumb2_movcond}
     (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_DEAD (reg:SI 184)
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 103 264 104 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 104 103 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:3 -1
     (nil))
(debug_insn 105 104 106 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:20 -1
     (nil))
(debug_insn 106 105 107 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:3 -1
     (nil))
(debug_insn 107 106 108 6 (var_location:SI channel_number (udiv:SI (plus:SI (and:SI (reg/f:SI 113 [ _1 ])
                (const_int 255 [0xff]))
            (const_int -8 [0xfffffffffffffff8]))
        (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 -1
     (nil))
(debug_insn 108 107 123 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:3 -1
     (nil))
(insn 123 108 124 6 (set (reg:SI 194)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 125 6 (set (reg:SI 147 [ _63 ])
        (ashift:SI (reg:SI 194)
            (reg:SI 193))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 193))
            (nil))))
(insn 125 124 114 6 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_30(D)->DMAmuxChannelStatusMask+0 S4 A32])
        (reg:SI 147 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 125 115 6 (set (reg:SI 187)
        (const_int 1073875072 [0x40020880])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 111 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_30(D)->DMAmuxChannelStatus+0 S4 A32])
        (reg:SI 187)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))
(insn 111 115 112 6 (set (reg/f:SI 145 [ _61 ])
        (plus:SI (reg:SI 117 [ _5 ])
            (reg:SI 154 [ prephitmp_77 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:51 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 112 111 113 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_30(D)->DMAmuxChannel+0 S4 A32])
        (reg/f:SI 145 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145 [ _61 ])
        (nil)))
(debug_insn 113 112 116 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:3 -1
     (nil))
(debug_insn 116 113 126 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:3 -1
     (nil))
(debug_insn 126 116 127 6 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 127 126 128 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 128 127 129 6 (var_location:SI channel_number (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 129 128 130 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":211:3 -1
     (nil))
(debug_insn 130 129 109 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":213:3 -1
     (nil))
(insn 109 130 131 6 (set (reg:SI 185)
        (lshiftrt:SI (reg:SI 117 [ _5 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:102 147 {*arm_shiftsi3}
     (nil))
(insn 131 109 132 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":213:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(jump_insn 132 131 133 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":213:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 146)
(note 133 132 134 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 134 133 135 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":216:5 -1
     (nil))
(insn 135 134 136 7 (set (reg:SI 195)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 135 137 7 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 4 [0x4])) [1 hdma_30(D)->Init.Request+0 S4 A32])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":216:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 137 136 139 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:3 -1
     (nil))
(insn 139 137 140 7 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                    (const_int 4 [0x4]))
                (reg:SI 154 [ prephitmp_77 ])) [1 _61->CCR+0 S4 A32])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg:SI 185)
            (expr_list:REG_DEAD (reg:SI 154 [ prephitmp_77 ])
                (nil)))))
(debug_insn 140 139 142 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:3 -1
     (nil))
(insn 142 140 143 7 (set (mem/v:SI (plus:SI (reg:SI 219)
                (const_int 132 [0x84])) [1 MEM[(struct DMAMUX_ChannelStatus_TypeDef *)1073875072B].CFR+0 S4 A32])
        (reg:SI 147 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 147 [ _63 ])
            (nil))))
(debug_insn 143 142 268 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:3 -1
     (nil))
(jump_insn 268 143 269 7 (set (pc)
        (label_ref 191)) 284 {*arm_jump}
     (nil)
 -> 191)
(barrier 269 268 146)
(code_label 146 269 147 8 6 (nil) [1 uses])
(note 147 146 148 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:3 -1
     (nil))
(insn 149 148 150 8 (set (reg:SI 133 [ _22 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 4 [0x4])) [1 hdma_30(D)->Init.Request+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 8 (set (reg:SI 134 [ _23 ])
        (zero_extend:SI (subreg:QI (reg:SI 133 [ _22 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:50 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 151 150 152 8 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 185)
                    (const_int 4 [0x4]))
                (reg:SI 154 [ prephitmp_77 ])) [1 _61->CCR+0 S4 A32])
        (reg:SI 134 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":220:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg:SI 154 [ prephitmp_77 ])
            (nil))))
(debug_insn 152 151 154 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:3 -1
     (nil))
(insn 154 152 155 8 (set (mem/v:SI (plus:SI (reg:SI 219)
                (const_int 132 [0x84])) [1 MEM[(struct DMAMUX_ChannelStatus_TypeDef *)1073875072B].CFR+0 S4 A32])
        (reg:SI 147 [ _63 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":223:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (expr_list:REG_DEAD (reg:SI 147 [ _63 ])
            (nil))))
(debug_insn 155 154 156 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:3 -1
     (nil))
(insn 156 155 159 8 (set (reg:SI 199)
        (plus:SI (reg:SI 133 [ _22 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:35 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(insn 159 156 160 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 199)
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(jump_insn 160 159 161 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":225:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 260301052 (nil)))
 -> 191)
(note 161 160 168 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 168 161 162 9 NOTE_INSN_DELETED)
(debug_insn 162 168 163 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 163 162 164 9 (var_location:SI hdma (reg/v/f:SI 157 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 164 163 165 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1082:13 -1
     (nil))
(debug_insn 165 164 166 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:3 -1
     (nil))
(debug_insn 166 165 167 9 (var_location:SI request (reg:SI 134 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:12 -1
     (nil))
(debug_insn 167 166 274 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:3 -1
     (nil))
(insn 274 167 173 9 (set (reg:SI 200)
        (const_int 268468799 [0x1000823f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 173 274 275 9 (set (reg:SI 202)
        (const_int 1073875264 [0x40020940])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 275 173 176 9 (set (reg:SI 200)
        (plus:SI (reg:SI 134 [ _23 ])
            (reg:SI 200))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 7 {*arm_addsi3}
     (nil))
(insn 176 275 170 9 (set (reg:SI 203)
        (plus:SI (reg:SI 134 [ _23 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:55 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (nil)))
(insn 170 176 177 9 (set (reg/f:SI 150 [ _66 ])
        (ashift:SI (reg:SI 200)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))
(insn 177 170 179 9 (set (reg:SI 204)
        (and:SI (reg:SI 203)
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:61 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 179 177 184 9 (set (reg:SI 153 [ _69 ])
        (ashift:SI (reg:SI 194)
            (reg:SI 204))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:42 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg:SI 194)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 204))
                (nil)))))
(insn 184 179 171 9 (set (reg:SI 206)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":233:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 171 184 172 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_30(D)->DMAmuxRequestGen+0 S4 A32])
        (reg/f:SI 150 [ _66 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 172 171 174 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:3 -1
     (nil))
(insn 174 172 175 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_30(D)->DMAmuxRequestGenStatus+0 S4 A32])
        (reg:SI 202)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(debug_insn 175 174 180 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:3 -1
     (nil))
(insn 180 175 181 9 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_30(D)->DMAmuxRequestGenStatusMask+0 S4 A32])
        (reg:SI 153 [ _69 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 181 180 182 9 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 182 181 183 9 (var_location:SI request (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":230:5 -1
     (nil))
(debug_insn 183 182 185 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":233:5 -1
     (nil))
(insn 185 183 186 9 (set (mem/v:SI (reg/f:SI 150 [ _66 ]) [1 _66->RGCR+0 S4 A32])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":233:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg/f:SI 150 [ _66 ])
            (nil))))
(debug_insn 186 185 187 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":236:5 -1
     (nil))
(insn 187 186 188 9 (set (reg/f:SI 207)
        (const_int 1073875200 [0x40020900])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":236:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 187 270 9 (set (mem/v:SI (plus:SI (reg/f:SI 207)
                (const_int 68 [0x44])) [1 MEM[(struct DMAMUX_RequestGenStatus_TypeDef *)1073875264B].RGCFR+0 S4 A32])
        (reg:SI 153 [ _69 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":236:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 207)
        (expr_list:REG_DEAD (reg:SI 153 [ _69 ])
            (nil))))
(jump_insn 270 188 271 9 (set (pc)
        (label_ref 202)) 284 {*arm_jump}
     (nil)
 -> 202)
(barrier 271 270 191)
(code_label 191 271 192 10 7 (nil) [2 uses])
(note 192 191 193 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 193 192 194 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":240:5 -1
     (nil))
(insn 194 193 195 10 (set (reg:SI 208)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":240:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 195 194 196 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_30(D)->DMAmuxRequestGen+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":240:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 196 195 198 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":241:5 -1
     (nil))
(insn 198 196 199 10 (set (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_30(D)->DMAmuxRequestGenStatus+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":241:34 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 199 198 201 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":242:5 -1
     (nil))
(insn 201 199 202 10 (set (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_30(D)->DMAmuxRequestGenStatusMask+0 S4 A32])
        (reg:SI 208)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":242:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(code_label 202 201 203 11 8 (nil) [1 uses])
(note 203 202 204 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 204 203 205 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":246:3 -1
     (nil))
(insn 205 204 208 11 (set (reg:SI 211)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":246:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 205 206 11 (set (reg:SI 212)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":249:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 208 207 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_30(D)->ErrorCode+0 S4 A32])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":246:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 207 206 214 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":249:3 -1
     (nil))
(insn 214 207 210 11 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_30(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 211) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":252:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
        (nil)))
(insn 210 214 211 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_30(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 212) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":249:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(debug_insn 211 210 215 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":252:3 -1
     (nil))
(debug_insn 215 211 8 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":254:3 -1
     (nil))
(insn 8 215 272 11 (set (reg:SI 156 [ <retval> ])
        (reg:SI 211)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":254:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 211)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 272 8 273 11 (set (pc)
        (label_ref 216)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":254:10 284 {*arm_jump}
     (nil)
 -> 216)
(barrier 273 272 228)
(code_label 228 273 227 12 9 (nil) [1 uses])
(note 227 228 9 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 9 227 216 12 (set (reg:SI 156 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":159:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 216 9 217 13 2 (nil) [1 uses])
(note 217 216 222 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 222 217 223 13 (set (reg/i:SI 0 r0)
        (reg:SI 156 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":255:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ <retval> ])
        (nil)))
(insn 223 222 297 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":255:1 -1
     (nil))
(note 297 223 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_DeInit (HAL_DMA_DeInit, funcdef_no=330, decl_uid=7609, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


HAL_DMA_DeInit

Dataflow summary:
def_info->table_size = 82, use_info->table_size = 160
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,10u} r103={1d,9u} r113={1d,9u,1e} r114={1d,1u} r115={1d,1u} r121={2d,6u} r122={1d,3u} r123={1d,2u,1e} r124={2d,2u} r131={1d,1u} r133={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={2d,1u} r143={1d,22u} r144={1d,1u} r145={2d,2u,1e} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,2u} r151={1d,1u} r152={1d,1u,1e} r153={1d,1u} r155={2d,2u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={1d,1u,1e} r163={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u,1e} r171={1d,1u} r172={1d,1u} r173={1d,1u,1e} r174={1d,2u} r175={1d,2u} r176={1d,1u} r177={2d,2u} r181={1d,1u} r182={1d,11u} r195={1d,2u} 
;;    total ref usage 236{81d,147u,8e} in 154{154 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 9 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 143 195
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 143 195
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 2 )->[3]->( 4 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(7){ }u8(13){ }u9(102){ }u10(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 100 [cc] 113 114 115 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 100 [cc] 113 114 115 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 121 124 141 145 147 148 149 150 151 152 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 121 124 141 145 147 148 149 150 151 152 153
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143

( 3 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; lr  def 	 121 124 139 155 157 158 159 160 161 162 163
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
;; live  gen 	 121 124 139 155 157 158 159 160 161 162 163
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; lr  def 	 100 [cc] 122 123 131 133 165 167 168 169 171 172 173 174 175 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
;; live  gen 	 100 [cc] 122 123 131 133 165 167 168 169 171 172 173 174 175 176
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 174 175
;; lr  def 	 136 137 177 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
;; live  gen 	 136 137 177 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143

( 7 6 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u121(7){ }u122(13){ }u123(102){ }u124(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; lr  def 	 142 182
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
;; live  gen 	 142 182
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 2 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u146(7){ }u147(13){ }u148(102){ }u149(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142

( 9 8 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u150(7){ }u151(13){ }u152(102){ }u153(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u156(0){ }u157(7){ }u158(13){ }u159(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 26 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
  Adding insn 202 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 78 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 128 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 111 to worklist
  Adding insn 101 to worklist
  Adding insn 98 to worklist
  Adding insn 150 to worklist
  Adding insn 147 to worklist
  Adding insn 204 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 176 to worklist
  Adding insn 173 to worklist
  Adding insn 170 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
  Adding insn 161 to worklist
  Adding insn 158 to worklist
  Adding insn 155 to worklist
  Adding insn 195 to worklist
Finished finding needed instructions:
processing block 10 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 194 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 7 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 142
  Adding insn 6 to worklist
  Adding insn 154 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 149 to worklist
  Adding insn 142 to worklist
  Adding insn 138 to worklist
  Adding insn 207 to worklist
  Adding insn 206 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 122 123 143 174 175
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 120 to worklist
  Adding insn 117 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 95 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
  Adding insn 5 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 121 124 143
  Adding insn 4 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 143
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 143
  Adding insn 11 to worklist
  Adding insn 201 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)

Pass 0 for finding pseudo/allocno costs


  r195 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:40000 VFP_LO_REGS:40000 ALL_REGS:40000 MEM:21000
  r182 costs: LO_REGS:0 HI_REGS:13104 CALLER_SAVE_REGS:13104 EVEN_REG:13104 GENERAL_REGS:13104 MEM:86814
  r181 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r177 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r176 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r175 costs: LO_REGS:0 HI_REGS:2456 CALLER_SAVE_REGS:2456 EVEN_REG:2456 GENERAL_REGS:2456 VFP_D0_D7_REGS:29886 VFP_LO_REGS:29886 ALL_REGS:29886 MEM:16375
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29886 VFP_LO_REGS:29886 ALL_REGS:29886 MEM:16375
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r172 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r169 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r167 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r165 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r163 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r161 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r160 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:17996 VFP_LO_REGS:17996 ALL_REGS:17996 MEM:10225
  r159 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r155 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r151 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r150 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:17996 VFP_LO_REGS:17996 ALL_REGS:17996 MEM:10225
  r149 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:11861 VFP_LO_REGS:11861 ALL_REGS:11861 MEM:6135
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r145 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24131 VFP_LO_REGS:24131 ALL_REGS:24131 MEM:14315
  r144 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:23751 VFP_LO_REGS:23751 ALL_REGS:23751 MEM:12285
  r143 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:218815 VFP_LO_REGS:218815 ALL_REGS:218815 MEM:140210
  r142 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25710 VFP_LO_REGS:25710 ALL_REGS:25710 MEM:11719
  r141 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r139 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r137 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r133 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r131 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r124 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:36022 VFP_LO_REGS:36022 ALL_REGS:36022 MEM:20470
  r123 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r122 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r121 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:61380 VFP_LO_REGS:61380 ALL_REGS:61380 MEM:40920
  r115 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r114 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r113 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 MEM:49939


Pass 1 for finding pseudo/allocno costs

    r195: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r189: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r188: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r187: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r186: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r185: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r184: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r183: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r182: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r195 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:60000 VFP_LO_REGS:60000 ALL_REGS:45000 MEM:40000
  r182 costs: LO_REGS:0 HI_REGS:13104 CALLER_SAVE_REGS:13104 EVEN_REG:13104 GENERAL_REGS:13104 MEM:98280
  r181 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r177 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r176 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r175 costs: LO_REGS:0 HI_REGS:2456 CALLER_SAVE_REGS:2456 EVEN_REG:2456 GENERAL_REGS:2456 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r172 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r171 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r169 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r167 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r165 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r163 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r162 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r161 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r160 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:18405 VFP_LO_REGS:18405 ALL_REGS:18405 MEM:12270
  r159 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r155 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r152 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r151 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r150 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:18405 VFP_LO_REGS:18405 ALL_REGS:18405 MEM:12270
  r149 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r145 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:24540 VFP_LO_REGS:24540 ALL_REGS:24540 MEM:16360
  r144 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r143 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:223815 VFP_LO_REGS:223815 ALL_REGS:223815 MEM:149210
  r142 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r141 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r139 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r137 costs: LO_REGS:0 HI_REGS:818 CALLER_SAVE_REGS:818 EVEN_REG:818 GENERAL_REGS:818 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r136 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12270 VFP_LO_REGS:12270 ALL_REGS:12270 MEM:8180
  r133 costs: LO_REGS:0 HI_REGS:3276 CALLER_SAVE_REGS:3276 EVEN_REG:3276 GENERAL_REGS:3276 VFP_D0_D7_REGS:36855 VFP_LO_REGS:36855 ALL_REGS:36855 MEM:24570
  r131 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r124 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:36840 VFP_LO_REGS:36840 ALL_REGS:36840 MEM:24560
  r123 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r122 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:30705 VFP_LO_REGS:30705 ALL_REGS:30705 MEM:20470
  r121 costs: LO_REGS:0 HI_REGS:1636 CALLER_SAVE_REGS:1636 EVEN_REG:1636 GENERAL_REGS:1636 VFP_D0_D7_REGS:61380 VFP_LO_REGS:61380 ALL_REGS:61380 MEM:40920
  r115 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r114 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 VFP_D0_D7_REGS:24570 VFP_LO_REGS:24570 ALL_REGS:24570 MEM:16380
  r113 costs: LO_REGS:0 HI_REGS:1638 CALLER_SAVE_REGS:1638 EVEN_REG:1638 GENERAL_REGS:1638 MEM:57310

;;   ======================================================
;;   -- basic block 2 from 201 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 201 r195=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  11 r143=r195                               :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  12 {pc={(r195==0)?L200:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 10
;;   new tail = 12

;;   ======================================================
;;   -- basic block 3 from 14 to 26 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 r113=[r143]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 r144=0x40020407                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  17 r114=[r113]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  18 r115=r114&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 [r113]=r115                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  20 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  25 cc=cmp(r113,r144)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  26 pc={(gtu(cc,0))?L57:pc}                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 14
;;   new tail = 26

;;   ======================================================
;;   -- basic block 4 from 28 to 202 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 219 r145=0xffffffffbffdfff8                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  31 r149=0xffffffffcccccccd                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 220 r145=r113+r145                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 {r148=trn(zxn(r145)*zxn(r149) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  33 r147=r148 0>>0x4                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  34 r121=r147<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  37 r150=0x40020000                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  40 r151=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  35 [r143+0x44]=r121                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  36 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  38 [r143+0x40]=r150                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  41 [r113]=r151                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  43 r152=r121&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  44 r153=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  45 r141=r153<<r152                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  47 [r150+0x4]=r141                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  49 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  54 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i   5 r124=0x40020800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 202 pc=L86                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 16
;;   new head = 28
;;   new tail = 202

;;   ======================================================
;;   -- basic block 5 from 59 to 4 -- before reload
;;   ======================================================

;;	  0--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 r155=0xffffffffbffdfbf8                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  62 r159=0xffffffffcccccccd                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 214 r155=r113+r155                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  63 {r158=trn(zxn(r155)*zxn(r159) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  64 r157=r158 0>>0x4                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 r121=r157<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  68 r160=0x40020400                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  71 r161=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  66 [r143+0x44]=r121                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  69 [r143+0x40]=r160                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  70 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  72 [r113]=r161                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  74 r162=r121&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  75 r163=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  76 r139=r163<<r162                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  78 [r160+0x4]=r139                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  80 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  84 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 15--> b  0: i   4 r124=0x40020820                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 15
;;   new head = 59
;;   new tail = 4

;;   ======================================================
;;   -- basic block 6 from 88 to 128 -- before reload
;;   ======================================================

;;	  0--> b  0: i  88 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  93 loc udiv(r113&0xff-0x8,0x14)            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 103 r168=zxn(r113#0)                        :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 104 r169=r168-0x8                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  95 r165=r121 0>>0x2                        :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  97 r131=r121+r124                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  98 [r143+0x48]=r131                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 100 r167=0x40020880                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 101 [r143+0x4c]=r167                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 105 r172=0xffffffffcccccccd                 :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 106 {r171=trn(zxn(r169)*zxn(r172) 0>>0x20);clobber scratch;}:cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 108 r173=zxt(r171,0x5,0x4)                  :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 109 r174=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 110 r133=r174<<r173                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 111 [r143+0x50]=r133                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 112 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 113 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 114 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 115 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i 120 r176=0x40020800                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i 117 r175=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i 118 [r165*0x4+r124]=r175                    :cortex_m4_a*2:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 16--> b  0: i 119 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 121 [r176+0x84]=r133                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 17--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 18--> b  0: i 123 r122=[r143+0x4]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 20--> b  0: i 124 r123=r122-0x1                           :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 21--> b  0: i 127 cc=cmp(r123,0x3)                        :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 22--> b  0: i 128 pc={(gtu(cc,0))?L151:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 22
;;   new head = 88
;;   new tail = 128

;;   ======================================================
;;   -- basic block 7 from 130 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 131 loc r143                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 134 loc r122                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 142 r137=r174<<r123                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 149 r181=0x40020900                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 206 r177=0x1000823f                         :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 207 r177=r122+r177                          :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 138 r136=r177<<0x2                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 143 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 144 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 147 [r136]=r175                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 148 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 150 [r181+0x44]=r137                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 130
;;   new tail = 150

;;   ======================================================
;;   -- basic block 8 from 153 to 204 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 r182=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 176 [r143+0x3c]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 155 [r143+0x54]=r182                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 156 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 158 [r143+0x58]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 161 [r143+0x5c]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 162 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 164 [r143+0x2c]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 165 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 167 [r143+0x30]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 168 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 170 [r143+0x34]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 171 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 173 [r143+0x38]=r182                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 174 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 177 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 180 [r143+0x25]=r182#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 181 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 182 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 185 [r143+0x24]=r182#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 186 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 187 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i   6 r142=r182                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 204 pc=L188                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 153
;;   new tail = 204

;;   ======================================================
;;   -- basic block 9 from 7 to 7 -- before reload
;;   ======================================================

;;	  0--> b  0: i   7 r142=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 7
;;   new tail = 7

;;   ======================================================
;;   -- basic block 10 from 194 to 195 -- before reload
;;   ======================================================

;;	  0--> b  0: i 194 r0=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 195 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 194
;;   new tail = 195


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,10u} r103={1d,9u} r113={1d,9u,1e} r114={1d,1u} r115={1d,1u} r121={2d,6u} r122={1d,3u} r123={1d,2u,1e} r124={2d,2u} r131={1d,1u} r133={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r141={1d,1u} r142={2d,1u} r143={1d,22u} r144={1d,1u} r145={2d,2u,1e} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,2u} r151={1d,1u} r152={1d,1u,1e} r153={1d,1u} r155={2d,2u,1e} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,2u} r161={1d,1u} r162={1d,1u,1e} r163={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u,1e} r171={1d,1u} r172={1d,1u} r173={1d,1u,1e} r174={1d,2u} r175={1d,2u} r176={1d,1u} r177={2d,2u} r181={1d,1u} r182={1d,11u} r195={1d,2u} 
;;    total ref usage 236{81d,147u,8e} in 154{154 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 3 2 NOTE_INSN_DELETED)
(note 3 2 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 3 201 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":267:3 -1
     (nil))
(insn 201 10 11 2 (set (reg:SI 195)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":264:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 11 201 12 2 (set (reg/v/f:SI 143 [ hdma ])
        (reg:SI 195)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":267:6 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 12 11 13 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 195)
                        (const_int 0 [0]))
                    (label_ref:SI 200)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":267:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 194239900 (nil))))
 -> 200)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":273:3 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 -1
     (nil))
(insn 16 15 24 3 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (reg/v/f:SI 143 [ hdma ]) [6 hdma_21(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 16 17 3 (set (reg:SI 144)
        (const_int 1073873927 [0x40020407])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 24 18 3 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 3 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 19 18 20 3 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":276:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 20 19 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:3 -1
     (nil))
(insn 25 20 26 3 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 113 [ _1 ])
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (compare:CC (reg/f:SI 113 [ _1 ])
                (const_int 1073873927 [0x40020407]))
            (nil))))
(jump_insn 26 25 27 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":279:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 57)
(note 27 26 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 29 27 28 4 NOTE_INSN_DELETED)
(debug_insn 28 29 219 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:5 -1
     (nil))
(insn 219 28 31 4 (set (reg:SI 145)
        (const_int -1073872904 [0xffffffffbffdfff8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 219 220 4 (set (reg:SI 149)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 220 31 32 4 (set (reg:SI 145)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:53 7 {*arm_addsi3}
     (nil))
(insn 32 220 33 4 (parallel [
            (set (reg:SI 148)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 145))
                            (zero_extend:DI (reg:SI 149)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg:SI 145)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 145))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 33 32 34 4 (set (reg:SI 147)
        (lshiftrt:SI (reg:SI 148)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 34 33 37 4 (set (reg:SI 121 [ _10 ])
        (ashift:SI (reg:SI 147)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 37 34 40 4 (set (reg:SI 150)
        (const_int 1073872896 [0x40020000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":283:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 37 35 4 (set (reg:SI 151)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 40 36 4 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_21(D)->ChannelIndex+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":282:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":283:5 -1
     (nil))
(insn 38 36 39 4 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_21(D)->DmaBaseAddress+0 S4 A32])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":283:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:3 -1
     (nil))
(insn 41 39 42 4 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(debug_insn 42 41 43 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:3 -1
     (nil))
(insn 43 42 44 4 (set (reg:SI 152)
        (and:SI (reg:SI 121 [ _10 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:69 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 45 4 (set (reg:SI 153)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 4 (set (reg:SI 141 [ _84 ])
        (ashift:SI (reg:SI 153)
            (reg:SI 152))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 152)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 152))
                (nil)))))
(insn 47 45 48 4 (set (mem/v:SI (plus:SI (reg:SI 150)
                (const_int 4 [0x4])) [1 MEM[(struct DMA_TypeDef *)1073872896B].IFCR+0 S4 A32])
        (reg:SI 141 [ _84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg:SI 141 [ _84 ])
            (nil))))
(debug_insn 48 47 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI hdma (reg/v/f:SI 143 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 50 49 51 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1045:13 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1047:3 -1
     (nil))
(debug_insn 52 51 53 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1048:3 -1
     (nil))
(debug_insn 53 52 54 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1049:3 -1
     (nil))
(debug_insn 54 53 5 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:3 -1
     (nil))
(insn 5 54 202 4 (set (reg:SI 124 [ prephitmp_29 ])
        (const_int 1073874944 [0x40020800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 202 5 203 4 (set (pc)
        (label_ref 86)) 284 {*arm_jump}
     (nil)
 -> 86)
(barrier 203 202 57)
(code_label 57 203 58 5 22 (nil) [1 uses])
(note 58 57 60 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 60 58 59 5 NOTE_INSN_DELETED)
(debug_insn 59 60 213 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:5 -1
     (nil))
(insn 213 59 62 5 (set (reg:SI 155)
        (const_int -1073873928 [0xffffffffbffdfbf8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:53 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 213 214 5 (set (reg:SI 159)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:80 728 {*thumb2_movsi_vfp}
     (nil))
(insn 214 62 63 5 (set (reg:SI 155)
        (plus:SI (reg/f:SI 113 [ _1 ])
            (reg:SI 155))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:53 7 {*arm_addsi3}
     (nil))
(insn 63 214 64 5 (parallel [
            (set (reg:SI 158)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 155))
                            (zero_extend:DI (reg:SI 159)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:80 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg:SI 155)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 155))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 64 63 65 5 (set (reg:SI 157)
        (lshiftrt:SI (reg:SI 158)
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:80 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
(insn 65 64 68 5 (set (reg:SI 121 [ _10 ])
        (ashift:SI (reg:SI 157)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:135 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 68 65 71 5 (set (reg:SI 160)
        (const_int 1073873920 [0x40020400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":289:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 68 66 5 (set (reg:SI 161)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 66 71 67 5 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_21(D)->ChannelIndex+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":288:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":289:5 -1
     (nil))
(insn 69 67 70 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_21(D)->DmaBaseAddress+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":289:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 70 69 72 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:3 -1
     (nil))
(insn 72 70 73 5 (set (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->CCR+0 S4 A32])
        (reg:SI 161)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":293:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(debug_insn 73 72 74 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:3 -1
     (nil))
(insn 74 73 75 5 (set (reg:SI 162)
        (and:SI (reg:SI 121 [ _10 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:69 90 {*arm_andsi3_insn}
     (nil))
(insn 75 74 76 5 (set (reg:SI 163)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 78 5 (set (reg:SI 139 [ _77 ])
        (ashift:SI (reg:SI 163)
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg:SI 162)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 162))
                (nil)))))
(insn 78 76 79 5 (set (mem/v:SI (plus:SI (reg:SI 160)
                (const_int 4 [0x4])) [1 MEM[(struct DMA_TypeDef *)1073873920B].IFCR+0 S4 A32])
        (reg:SI 139 [ _77 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 139 [ _77 ])
            (nil))))
(debug_insn 79 78 80 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 80 79 81 5 (var_location:SI hdma (reg/v/f:SI 143 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 81 80 82 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1045:13 -1
     (nil))
(debug_insn 82 81 83 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1047:3 -1
     (nil))
(debug_insn 83 82 84 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1048:3 -1
     (nil))
(debug_insn 84 83 85 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1049:3 -1
     (nil))
(debug_insn 85 84 4 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1052:3 -1
     (nil))
(insn 4 85 86 5 (set (reg:SI 124 [ prephitmp_29 ])
        (const_int 1073874976 [0x40020820])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":296:30 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 86 4 87 6 23 (nil) [1 uses])
(note 87 86 96 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 96 87 107 6 NOTE_INSN_DELETED)
(note 107 96 88 6 NOTE_INSN_DELETED)
(debug_insn 88 107 89 6 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 89 88 90 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 90 89 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:3 -1
     (nil))
(debug_insn 91 90 92 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1068:20 -1
     (nil))
(debug_insn 92 91 93 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:3 -1
     (nil))
(debug_insn 93 92 94 6 (var_location:SI channel_number (udiv:SI (plus:SI (and:SI (reg/f:SI 113 [ _1 ])
                (const_int 255 [0xff]))
            (const_int -8 [0xfffffffffffffff8]))
        (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 -1
     (nil))
(debug_insn 94 93 103 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:3 -1
     (nil))
(insn 103 94 104 6 (set (reg/f:SI 168 [ _4 ])
        (zero_extend:SI (subreg:QI (reg/f:SI 113 [ _1 ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:47 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 104 103 95 6 (set (reg/f:SI 169)
        (plus:SI (reg/f:SI 168 [ _4 ])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:56 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 168 [ _4 ])
        (nil)))
(insn 95 104 97 6 (set (reg:SI 165)
        (lshiftrt:SI (reg:SI 121 [ _10 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:102 147 {*arm_shiftsi3}
     (nil))
(insn 97 95 98 6 (set (reg/f:SI 131 [ _52 ])
        (plus:SI (reg:SI 121 [ _10 ])
            (reg:SI 124 [ prephitmp_29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:51 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 98 97 99 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_21(D)->DMAmuxChannel+0 S4 A32])
        (reg/f:SI 131 [ _52 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1070:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131 [ _52 ])
        (nil)))
(debug_insn 99 98 100 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:3 -1
     (nil))
(insn 100 99 101 6 (set (reg:SI 167)
        (const_int 1073875072 [0x40020880])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_21(D)->DMAmuxChannelStatus+0 S4 A32])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1071:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(debug_insn 102 101 105 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:3 -1
     (nil))
(insn 105 102 106 6 (set (reg:SI 172)
        (const_int -858993459 [0xffffffffcccccccd])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 108 6 (parallel [
            (set (reg:SI 171)
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 169))
                            (zero_extend:DI (reg:SI 172)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1069:18 72 {*umull_high}
     (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_DEAD (reg/f:SI 169)
            (expr_list:REG_EQUAL (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg/f:SI 169))
                            (const_int 3435973837 [0xcccccccd]))
                        (const_int 32 [0x20])))
                (nil)))))
(insn 108 106 109 6 (set (reg:SI 173)
        (zero_extract:SI (reg:SI 171)
            (const_int 5 [0x5])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:58 161 {extzv_t2}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(insn 109 108 110 6 (set (reg:SI 174)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 6 (set (reg:SI 133 [ _54 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 173))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 173))
            (nil))))
(insn 111 110 112 6 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_21(D)->DMAmuxChannelStatusMask+0 S4 A32])
        (reg:SI 133 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1072:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 112 111 113 6 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 113 112 114 6 (var_location:SI DMAMUX1_ChannelBase (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 114 113 115 6 (var_location:SI channel_number (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 115 114 116 6 (var_location:SI dmamux_base_addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":301:3 -1
     (nil))
(debug_insn 116 115 120 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":304:3 -1
     (nil))
(insn 120 116 117 6 (set (reg/f:SI 176)
        (const_int 1073874944 [0x40020800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":307:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 117 120 118 6 (set (reg:SI 175)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":304:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 6 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 165)
                    (const_int 4 [0x4]))
                (reg:SI 124 [ prephitmp_29 ])) [1 _52->CCR+0 S4 A32])
        (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":304:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 165)
        (expr_list:REG_DEAD (reg:SI 124 [ prephitmp_29 ])
            (nil))))
(debug_insn 119 118 121 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":307:3 -1
     (nil))
(insn 121 119 122 6 (set (mem/v:SI (plus:SI (reg/f:SI 176)
                (const_int 132 [0x84])) [1 MEM[(struct DMAMUX_ChannelStatus_TypeDef *)1073875072B].CFR+0 S4 A32])
        (reg:SI 133 [ _54 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":307:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (expr_list:REG_DEAD (reg:SI 133 [ _54 ])
            (nil))))
(debug_insn 122 121 123 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:3 -1
     (nil))
(insn 123 122 124 6 (set (reg:SI 122 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 4 [0x4])) [1 hdma_21(D)->Init.Request+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 124 123 127 6 (set (reg:SI 123 [ _16 ])
        (plus:SI (reg:SI 122 [ _15 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:35 7 {*arm_addsi3}
     (nil))
(insn 127 124 128 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 123 [ _16 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 128 127 129 6 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":310:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 151)
(note 129 128 136 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 136 129 130 7 NOTE_INSN_DELETED)
(debug_insn 130 136 131 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 131 130 132 7 (var_location:SI hdma (reg/v/f:SI 143 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 132 131 133 7 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1082:13 -1
     (nil))
(debug_insn 133 132 134 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:3 -1
     (nil))
(debug_insn 134 133 135 7 (var_location:SI request (reg:SI 122 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1084:12 -1
     (nil))
(debug_insn 135 134 142 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:3 -1
     (nil))
(insn 142 135 149 7 (set (reg:SI 137 [ _61 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 123 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:42 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 123 [ _16 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 123 [ _16 ]))
                (nil)))))
(insn 149 142 206 7 (set (reg/f:SI 181)
        (const_int 1073875200 [0x40020900])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":321:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 149 207 7 (set (reg:SI 177)
        (const_int 268468799 [0x1000823f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 207 206 138 7 (set (reg:SI 177)
        (plus:SI (reg:SI 122 [ _15 ])
            (reg:SI 177))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 122 [ _15 ])
        (nil)))
(insn 138 207 139 7 (set (reg/f:SI 136 [ _58 ])
        (ashift:SI (reg:SI 177)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1087:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(debug_insn 139 138 140 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1089:3 -1
     (nil))
(debug_insn 140 139 143 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1091:3 -1
     (nil))
(debug_insn 143 140 144 7 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 144 143 145 7 (var_location:SI request (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":315:5 -1
     (nil))
(debug_insn 145 144 147 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":318:5 -1
     (nil))
(insn 147 145 148 7 (set (mem/v:SI (reg/f:SI 136 [ _58 ]) [1 _58->RGCR+0 S4 A32])
        (reg:SI 175)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":318:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_DEAD (reg/f:SI 136 [ _58 ])
            (nil))))
(debug_insn 148 147 150 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":321:5 -1
     (nil))
(insn 150 148 151 7 (set (mem/v:SI (plus:SI (reg/f:SI 181)
                (const_int 68 [0x44])) [1 MEM[(struct DMAMUX_RequestGenStatus_TypeDef *)1073875264B].RGCFR+0 S4 A32])
        (reg:SI 137 [ _61 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":321:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 181)
        (expr_list:REG_DEAD (reg:SI 137 [ _61 ])
            (nil))))
(code_label 151 150 152 8 24 (nil) [1 uses])
(note 152 151 153 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":324:3 -1
     (nil))
(insn 154 153 176 8 (set (reg:SI 182)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":324:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 176 154 155 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_21(D)->ErrorCode+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":335:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 176 156 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_21(D)->DMAmuxRequestGen+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":324:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 156 155 158 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":325:3 -1
     (nil))
(insn 158 156 159 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_21(D)->DMAmuxRequestGenStatus+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":325:32 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 159 158 161 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":326:3 -1
     (nil))
(insn 161 159 162 8 (set (mem:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_21(D)->DMAmuxRequestGenStatusMask+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":326:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 162 161 164 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":329:3 -1
     (nil))
(insn 164 162 165 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_21(D)->XferCpltCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":329:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 165 164 167 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":330:3 -1
     (nil))
(insn 167 165 168 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_21(D)->XferHalfCpltCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":330:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 168 167 170 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":331:3 -1
     (nil))
(insn 170 168 171 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_21(D)->XferErrorCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 171 170 173 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":332:3 -1
     (nil))
(insn 173 171 174 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_21(D)->XferAbortCallback+0 S4 A32])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":332:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 174 173 177 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":335:3 -1
     (nil))
(debug_insn 177 174 180 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":338:3 -1
     (nil))
(insn 180 177 181 8 (set (mem/v:QI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_21(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 182) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":338:15 263 {*arm_movqi_insn}
     (nil))
(debug_insn 181 180 182 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 -1
     (nil))
(debug_insn 182 181 185 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 -1
     (nil))
(insn 185 182 186 8 (set (mem:QI (plus:SI (reg/v/f:SI 143 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_21(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 182) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 143 [ hdma ])
        (nil)))
(debug_insn 186 185 187 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":341:3 -1
     (nil))
(debug_insn 187 186 6 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":343:3 -1
     (nil))
(insn 6 187 204 8 (set (reg:SI 142 [ <retval> ])
        (reg:SI 182)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":343:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 204 6 205 8 (set (pc)
        (label_ref 188)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":343:10 284 {*arm_jump}
     (nil)
 -> 188)
(barrier 205 204 200)
(code_label 200 205 199 9 25 (nil) [1 uses])
(note 199 200 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 199 188 9 (set (reg:SI 142 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":269:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 188 7 189 10 21 (nil) [1 uses])
(note 189 188 194 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 194 189 195 10 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":344:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ <retval> ])
        (nil)))
(insn 195 194 226 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":344:1 -1
     (nil))
(note 226 195 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_Start (HAL_DMA_Start, funcdef_no=331, decl_uid=7614, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)


HAL_DMA_Start

Dataflow summary:
def_info->table_size = 60, use_info->table_size = 114
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,12u} r103={1d,11u} r115={1d,9u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={3d,1u} r131={1d,16u} r132={1d,3u} r133={1d,3u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 179{63d,115u,1e} in 97{97 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d28(102){ }d29(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 131 132 133 134 135 152 153 154 155
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 131 132 133 134 135 152 153 154 155
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 136 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  gen 	 100 [cc] 136 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 100 [cc] 115 116 117 120 121 141 143 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
;; live  gen 	 115 116 117 120 121 141 143 144
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  gen 	 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 134
;; lr  def 	 100 [cc] 127 128 145 146 147 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
;; live  gen 	 100 [cc] 127 128 145 146 147 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 8 7 )->[9]->( 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 118 119 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 118 119 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 3 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(7){ }u95(13){ }u96(102){ }u97(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 130 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; live  gen 	 130 149
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 2 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 130
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 130
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130

( 9 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u104(7){ }u105(13){ }u106(102){ }u107(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u110(0){ }u111(7){ }u112(13){ }u113(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 64 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 139 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 141 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 143 to worklist
  Adding insn 111 to worklist
  Adding insn 123 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 122 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 9 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 7 to worklist
  Adding insn 101 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 132 133
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 131 132 133 134
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
  Adding insn 8 to worklist
  Adding insn 109 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
  Adding insn 31 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 133 134
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 5 to worklist
  Adding insn 138 to worklist
  Adding insn 4 to worklist
  Adding insn 137 to worklist
  Adding insn 3 to worklist
  Adding insn 136 to worklist
  Adding insn 2 to worklist
  Adding insn 135 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 16 count 13 (    1)

Pass 0 for finding pseudo/allocno costs


  r155 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r154 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r153 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r152 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6705
  r148 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12383 VFP_LO_REGS:12383 ALL_REGS:12383 MEM:6405
  r146 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r144 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r143 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12383 VFP_LO_REGS:12383 ALL_REGS:12383 MEM:6405
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6405
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r136 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r135 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:5270
  r133 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:5270
  r132 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:5270
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:124570 VFP_LO_REGS:124570 ALL_REGS:124570 MEM:77380
  r130 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28986 VFP_LO_REGS:28986 ALL_REGS:28986 MEM:14995
  r128 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r127 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r124 costs: LO_REGS:0 HI_REGS:1196 CALLER_SAVE_REGS:1196 EVEN_REG:1196 GENERAL_REGS:1196 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r123 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r121 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r120 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r119 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r118 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r117 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r116 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r115 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:51240 VFP_LO_REGS:51240 ALL_REGS:51240 MEM:34160


Pass 1 for finding pseudo/allocno costs

    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r153: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r155 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r154 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r153 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r152 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r149 costs: GENERAL_REGS:0 MEM:8940
  r148 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r147 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r146 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r144 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r143 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r141 costs: GENERAL_REGS:0 MEM:8540
  r140 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r136 costs: GENERAL_REGS:0 MEM:17500
  r135 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:21405 VFP_LO_REGS:21405 ALL_REGS:21405 MEM:14270
  r133 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:21405 VFP_LO_REGS:21405 ALL_REGS:21405 MEM:14270
  r132 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:21405 VFP_LO_REGS:21405 ALL_REGS:21405 MEM:14270
  r131 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:129570 VFP_LO_REGS:129570 ALL_REGS:129570 MEM:86380
  r130 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r128 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r127 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r124 costs: LO_REGS:0 HI_REGS:1196 CALLER_SAVE_REGS:1196 EVEN_REG:1196 GENERAL_REGS:1196 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r123 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r121 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r120 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r119 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r118 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r117 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r116 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r115 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:51240 VFP_LO_REGS:51240 ALL_REGS:51240 MEM:34160

;;   ======================================================
;;   -- basic block 2 from 135 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 135 r152=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r131=r152                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 136 r153=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 r135=zxn([r131+0x24])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 137 r154=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 138 r155=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r132=r153                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r133=r154                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r134=r155                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 cc=cmp(r135,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 pc={(cc==0)?L128:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 12
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r136=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 [r131+0x24]=r136#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r140=zxn([r131+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 cc=cmp(r140,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 pc={(cc!=0)?L105:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 21
;;   new tail = 32

;;   ======================================================
;;   -- basic block 4 from 34 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 r141=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 [r131+0x25]=r141#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r143=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 [r131+0x3c]=r143                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  42 r115=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 r120=[r131+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  43 r116=[r115]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  44 r117=r116&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  45 [r115]=r117                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 loc r131                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 loc r132                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  49 loc r133                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  50 loc r134                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  57 r144=[r131+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  54 r121=[r131+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  55 [r120+0x4]=r121                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  59 {pc={(r144==0)?L65:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 34
;;   new tail = 59

;;   ======================================================
;;   -- basic block 5 from 61 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r123=[r131+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r124=[r131+0x5c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 [r123+0x4]=r124                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 61
;;   new tail = 64

;;   ======================================================
;;   -- basic block 6 from 67 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r146=[r131+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 r145=r146&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  68 r127=[r131+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  77 r148=[r131+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  71 r147=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i  72 r128=r147<<r145                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  73 [r127+0x4]=r128                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  75 [r115+0x4]=r134                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  78 cc=cmp(r148,0x10)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  79 pc={(cc!=0)?L87:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 67
;;   new tail = 79

;;   ======================================================
;;   -- basic block 7 from 81 to 139 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 [r115+0x8]=r133                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  84 [r115+0xc]=r132                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 139 pc=L93                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 81
;;   new tail = 139

;;   ======================================================
;;   -- basic block 8 from 89 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 [r115+0x8]=r132                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 [r115+0xc]=r133                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 89
;;   new tail = 92

;;   ======================================================
;;   -- basic block 9 from 95 to 141 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r118=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r130=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 101 r119=r118|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 102 [r115]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 141 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 95
;;   new tail = 141

;;   ======================================================
;;   -- basic block 10 from 107 to 143 -- before reload
;;   ======================================================

;;	  0--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 109 r149=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 111 [r131+0x24]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 114 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r130=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 143 pc=L115                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 107
;;   new tail = 143

;;   ======================================================
;;   -- basic block 11 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r130=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 12 from 117 to 123 -- before reload
;;   ======================================================

;;	  0--> b  0: i 117 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 122 r0=r130                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 123 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 117
;;   new tail = 123


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Start

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={4d,3u} r102={1d,12u} r103={1d,11u} r115={1d,9u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r123={1d,1u} r124={1d,1u} r127={1d,1u} r128={1d,1u} r130={3d,1u} r131={1d,16u} r132={1d,3u} r133={1d,3u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u,1e} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} 
;;    total ref usage 179{63d,115u,1e} in 97{97 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":380:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":380:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":383:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(debug_insn 16 15 135 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(insn 135 16 2 2 (set (reg:SI 152)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 135 136 2 (set (reg/v/f:SI 131 [ hdma ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 136 2 17 2 (set (reg:SI 153)
        (reg:SI 1 r1 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ SrcAddress ])
        (nil)))
(insn 17 136 137 2 (set (reg:SI 135 [ hdma_11(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_11(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 137 17 138 2 (set (reg:SI 154)
        (reg:SI 2 r2 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ DstAddress ])
        (nil)))
(insn 138 137 3 2 (set (reg:SI 155)
        (reg:SI 3 r3 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ DataLength ])
        (nil)))
(insn 3 138 4 2 (set (reg/v:SI 132 [ SrcAddress ])
        (reg:SI 153)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 133 [ DstAddress ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 5 4 18 2 (set (reg/v:SI 134 [ DataLength ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":379:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 18 5 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 135 [ hdma_11(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ hdma_11(D)->Lock ])
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 128)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 128)
(note 20 19 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 30 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(insn 22 21 24 3 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 3 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 -1
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:3 -1
     (nil))
(insn 28 26 31 3 (set (reg:SI 140 [ hdma_11(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_11(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 31 28 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140 [ hdma_11(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ hdma_11(D)->State ])
        (nil)))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":388:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548789452 (nil)))
 -> 105)
(note 33 32 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 58 33 34 4 NOTE_INSN_DELETED)
(debug_insn 34 58 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":391:5 -1
     (nil))
(insn 35 34 37 4 (set (reg:SI 141)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":391:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_11(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 141) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":391:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":392:5 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 143)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":392:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_11(D)->ErrorCode+0 S4 A32])
        (reg:SI 143)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":392:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 -1
     (nil))
(insn 42 41 53 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 131 [ hdma ]) [6 hdma_11(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 42 43 4 (set (reg/f:SI 120 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_11(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 53 44 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 4 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 45 44 46 4 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":395:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI hdma (reg/v/f:SI 131 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI SrcAddress (reg/v:SI 132 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI DstAddress (reg/v:SI 133 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI DataLength (reg/v:SI 134 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1002:13 -1
     (nil))
(debug_insn 52 51 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:3 -1
     (nil))
(insn 57 52 54 4 (set (reg/f:SI 144 [ hdma_11(D)->DMAmuxRequestGen ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_11(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 57 55 4 (set (reg:SI 121 [ _22 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_11(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _21 ])
                (const_int 4 [0x4])) [1 _21->CFR+0 S4 A32])
        (reg:SI 121 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _22 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _21 ])
            (nil))))
(debug_insn 56 55 59 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:3 -1
     (nil))
(jump_insn 59 56 60 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 144 [ hdma_11(D)->DMAmuxRequestGen ])
                        (const_int 0 [0]))
                    (label_ref:SI 65)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/f:SI 144 [ hdma_11(D)->DMAmuxRequestGen ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 322122548 (nil))))
 -> 65)
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:5 -1
     (nil))
(insn 62 61 63 5 (set (reg/f:SI 123 [ _24 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_11(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (set (reg:SI 124 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_11(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (mem/v:SI (plus:SI (reg/f:SI 123 [ _24 ])
                (const_int 4 [0x4])) [1 _24->RGCFR+0 S4 A32])
        (reg:SI 124 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _25 ])
        (expr_list:REG_DEAD (reg/f:SI 123 [ _24 ])
            (nil))))
(code_label 65 64 66 6 36 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:3 -1
     (nil))
(insn 69 67 70 6 (set (reg:SI 146 [ hdma_11(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_11(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 68 6 (set (reg:SI 145)
        (and:SI (reg:SI 146 [ hdma_11(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ hdma_11(D)->ChannelIndex ])
        (nil)))
(insn 68 70 77 6 (set (reg/f:SI 127 [ _28 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_11(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 77 68 71 6 (set (reg:SI 148 [ hdma_11(D)->Init.Direction ])
        (mem:SI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 8 [0x8])) [1 hdma_11(D)->Init.Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ hdma ])
        (nil)))
(insn 71 77 72 6 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 128 [ _29 ])
        (ashift:SI (reg:SI 147)
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_DEAD (reg:SI 145)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 145))
                (nil)))))
(insn 73 72 74 6 (set (mem/v:SI (plus:SI (reg/f:SI 127 [ _28 ])
                (const_int 4 [0x4])) [1 _28->IFCR+0 S4 A32])
        (reg:SI 128 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _29 ])
        (expr_list:REG_DEAD (reg/f:SI 127 [ _28 ])
            (nil))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:3 -1
     (nil))
(insn 75 74 76 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 4 [0x4])) [1 _3->CNDTR+0 S4 A32])
        (reg/v:SI 134 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ DataLength ])
        (nil)))
(debug_insn 76 75 78 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:3 -1
     (nil))
(insn 78 76 79 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ hdma_11(D)->Init.Direction ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ hdma_11(D)->Init.Direction ])
        (nil)))
(jump_insn 79 78 80 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 87)
(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:5 -1
     (nil))
(insn 82 81 83 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 133 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ DstAddress ])
        (nil)))
(debug_insn 83 82 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:5 -1
     (nil))
(insn 84 83 139 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 132 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ SrcAddress ])
        (nil)))
(jump_insn 139 84 140 7 (set (pc)
        (label_ref 93)) 284 {*arm_jump}
     (nil)
 -> 93)
(barrier 140 139 87)
(code_label 87 140 88 8 37 (nil) [1 uses])
(note 88 87 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:5 -1
     (nil))
(insn 90 89 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 132 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 132 [ SrcAddress ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:5 -1
     (nil))
(insn 92 91 93 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 133 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ DstAddress ])
        (nil)))
(code_label 93 92 94 9 38 (nil) [1 uses])
(note 94 93 95 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 9 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 96 95 97 9 (var_location:SI SrcAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI DstAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI DataLength (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":398:5 -1
     (nil))
(debug_insn 99 98 100 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 -1
     (nil))
(insn 100 99 7 9 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 100 101 9 (set (reg:SI 130 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":380:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 7 102 9 (set (reg:SI 119 [ _7 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 102 101 141 9 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":401:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(jump_insn 141 102 142 9 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 142 141 105)
(code_label 105 142 106 10 35 (nil) [1 uses])
(note 106 105 107 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 -1
     (nil))
(debug_insn 108 107 109 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 -1
     (nil))
(insn 109 108 111 10 (set (reg:SI 149)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 109 112 10 (set (mem:QI (plus:SI (reg/v/f:SI 131 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_11(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_DEAD (reg/v/f:SI 131 [ hdma ])
            (nil))))
(debug_insn 112 111 113 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":406:5 -1
     (nil))
(debug_insn 113 112 114 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":407:5 -1
     (nil))
(debug_insn 114 113 8 10 (var_location:QI status (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":407:12 -1
     (nil))
(insn 8 114 143 10 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":407:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 143 8 144 10 (set (pc)
        (label_ref 115)) 284 {*arm_jump}
     (nil)
 -> 115)
(barrier 144 143 128)
(code_label 128 144 127 11 39 (nil) [1 uses])
(note 127 128 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 127 115 11 (set (reg:SI 130 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":386:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 115 9 116 12 34 (nil) [2 uses])
(note 116 115 117 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 117 116 122 12 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 122 117 123 12 (set (reg/i:SI 0 r0)
        (reg:SI 130 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":410:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ <retval> ])
        (nil)))
(insn 123 122 145 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":410:1 -1
     (nil))
(note 145 123 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_Start_IT (HAL_DMA_Start_IT, funcdef_no=332, decl_uid=7619, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 26 count 20 (    1)


HAL_DMA_Start_IT

Dataflow summary:
def_info->table_size = 77, use_info->table_size = 172
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,19u} r13={1d,19u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,4u} r102={1d,19u} r103={1d,18u} r115={1d,15u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r144={3d,1u} r145={1d,18u} r146={1d,3u} r147={1d,3u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u,1e} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} 
;;    total ref usage 250{79d,170u,1e} in 128{128 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d31(102){ }d32(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 18 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 145 146 147 148 149 167 168 169 170
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 145 146 147 148 149 167 168 169 170
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 150 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  gen 	 100 [cc] 150 154
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u21(7){ }u22(13){ }u23(102){ }u24(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 115 116 117 134 135 136 155 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
;; live  gen 	 115 116 117 134 135 136 155 157
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u45(7){ }u46(13){ }u47(102){ }u48(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 137 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  gen 	 137 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 145 148
;; lr  def 	 100 [cc] 141 142 158 159 160 161
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
;; live  gen 	 100 [cc] 141 142 158 159 160 161
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u70(7){ }u71(13){ }u72(102){ }u73(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 146 147
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 146 147
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145

( 8 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 162
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 162
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ }u94(13){ }u95(102){ }u96(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 119 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145

( 9 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u101(7){ }u102(13){ }u103(102){ }u104(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 121 122 123 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 121 122 123 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145

( 11 10 )->[12]->( 13 14 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u113(7){ }u114(13){ }u115(102){ }u116(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 100 [cc] 125 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
;; live  gen 	 100 [cc] 125 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136

( 12 )->[13]->( 14 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u122(7){ }u123(13){ }u124(102){ }u125(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125
;; lr  def 	 128 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
;; live  gen 	 128 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136

( 13 12 )->[14]->( 15 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u130(7){ }u131(13){ }u132(102){ }u133(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136

( 14 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u136(7){ }u137(13){ }u138(102){ }u139(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 136
;; lr  def 	 130 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
;; live  gen 	 130 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115

( 15 14 )->[16]->( 19 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 132 133 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 132 133 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 3 )->[17]->( 19 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u152(7){ }u153(13){ }u154(102){ }u155(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; lr  def 	 144 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145
;; live  gen 	 144 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 2 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u158(7){ }u159(13){ }u160(102){ }u161(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 144
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144

( 16 18 17 )->[19]->( 1 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u162(7){ }u163(13){ }u164(102){ }u165(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 19 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u168(0){ }u169(7){ }u170(13){ }u171(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 59 to worklist
  Adding insn 55 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 64 to worklist
  Adding insn 79 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 197 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 102 to worklist
  Adding insn 199 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 127 to worklist
  Adding insn 124 to worklist
  Adding insn 132 to worklist
  Adding insn 130 to worklist
  Adding insn 137 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 201 to worklist
  Adding insn 148 to worklist
  Adding insn 146 to worklist
  Adding insn 203 to worklist
  Adding insn 157 to worklist
  Adding insn 169 to worklist
Finished finding needed instructions:
processing block 19 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 168 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 9 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 7 to worklist
  Adding insn 147 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
  Adding insn 141 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136
  Adding insn 131 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 125 136
  Adding insn 126 to worklist
  Adding insn 123 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
  Adding insn 106 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
  Adding insn 118 to worklist
  Adding insn 114 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
  Adding insn 100 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
  Adding insn 63 to worklist
  Adding insn 62 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 136 145 146 147 148
  Adding insn 57 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 35 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144
  Adding insn 8 to worklist
  Adding insn 155 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
  Adding insn 31 to worklist
  Adding insn 22 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 145 146 147 148
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 5 to worklist
  Adding insn 196 to worklist
  Adding insn 4 to worklist
  Adding insn 195 to worklist
  Adding insn 3 to worklist
  Adding insn 194 to worklist
  Adding insn 2 to worklist
  Adding insn 193 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 20 n_edges 26 count 20 (    1)

Pass 0 for finding pseudo/allocno costs


  r170 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r169 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r168 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r167 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6705
  r162 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r161 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r160 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12383 VFP_LO_REGS:12383 ALL_REGS:12383 MEM:6405
  r159 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r158 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r157 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12383 VFP_LO_REGS:12383 ALL_REGS:12383 MEM:6405
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6405
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r150 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r148 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:5270
  r147 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:5270
  r146 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:16405 VFP_LO_REGS:16405 ALL_REGS:16405 MEM:5270
  r145 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:137380 VFP_LO_REGS:137380 ALL_REGS:137380 MEM:85920
  r144 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28986 VFP_LO_REGS:28986 ALL_REGS:28986 MEM:14995
  r142 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r141 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r138 costs: LO_REGS:0 HI_REGS:1196 CALLER_SAVE_REGS:1196 EVEN_REG:1196 GENERAL_REGS:1196 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r137 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r136 costs: LO_REGS:0 HI_REGS:2562 CALLER_SAVE_REGS:2562 EVEN_REG:2562 GENERAL_REGS:2562 VFP_D0_D7_REGS:28185 VFP_LO_REGS:28185 ALL_REGS:28185 MEM:18790
  r135 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r134 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r133 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r132 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r131 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r130 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r129 costs: LO_REGS:0 HI_REGS:426 CALLER_SAVE_REGS:426 EVEN_REG:426 GENERAL_REGS:426 VFP_D0_D7_REGS:6390 VFP_LO_REGS:6390 ALL_REGS:6390 MEM:4260
  r128 costs: LO_REGS:0 HI_REGS:426 CALLER_SAVE_REGS:426 EVEN_REG:426 GENERAL_REGS:426 VFP_D0_D7_REGS:6390 VFP_LO_REGS:6390 ALL_REGS:6390 MEM:4260
  r126 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r125 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:19200 VFP_LO_REGS:19200 ALL_REGS:19200 MEM:12800
  r124 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r123 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r122 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r121 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r120 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r119 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r117 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r116 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r115 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:67890 VFP_LO_REGS:67890 ALL_REGS:67890 MEM:45260


Pass 1 for finding pseudo/allocno costs

    r170: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r169: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r168: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r167: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r143: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r139: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r170 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r169 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r168 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r167 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r164 costs: GENERAL_REGS:0 MEM:8940
  r162 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r161 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r160 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r159 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r158 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r157 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r155 costs: GENERAL_REGS:0 MEM:8540
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:26250 VFP_LO_REGS:26250 ALL_REGS:26250 MEM:17500
  r150 costs: GENERAL_REGS:0 MEM:17500
  r149 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r148 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:21405 VFP_LO_REGS:21405 ALL_REGS:21405 MEM:14270
  r147 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:21405 VFP_LO_REGS:21405 ALL_REGS:21405 MEM:14270
  r146 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:21405 VFP_LO_REGS:21405 ALL_REGS:21405 MEM:14270
  r145 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:142380 VFP_LO_REGS:142380 ALL_REGS:142380 MEM:94920
  r144 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:44985 VFP_LO_REGS:44985 ALL_REGS:29985 MEM:29990
  r142 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r141 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r138 costs: LO_REGS:0 HI_REGS:1196 CALLER_SAVE_REGS:1196 EVEN_REG:1196 GENERAL_REGS:1196 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r137 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r136 costs: LO_REGS:0 HI_REGS:2562 CALLER_SAVE_REGS:2562 EVEN_REG:2562 GENERAL_REGS:2562 VFP_D0_D7_REGS:28185 VFP_LO_REGS:28185 ALL_REGS:28185 MEM:18790
  r135 costs: LO_REGS:0 HI_REGS:1708 CALLER_SAVE_REGS:1708 EVEN_REG:1708 GENERAL_REGS:1708 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r134 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r133 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r132 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r131 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r130 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r129 costs: LO_REGS:0 HI_REGS:426 CALLER_SAVE_REGS:426 EVEN_REG:426 GENERAL_REGS:426 VFP_D0_D7_REGS:6390 VFP_LO_REGS:6390 ALL_REGS:6390 MEM:4260
  r128 costs: LO_REGS:0 HI_REGS:426 CALLER_SAVE_REGS:426 EVEN_REG:426 GENERAL_REGS:426 VFP_D0_D7_REGS:6390 VFP_LO_REGS:6390 ALL_REGS:6390 MEM:4260
  r126 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r125 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:19200 VFP_LO_REGS:19200 ALL_REGS:19200 MEM:12800
  r124 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r123 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r122 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r121 costs: LO_REGS:0 HI_REGS:256 CALLER_SAVE_REGS:256 EVEN_REG:256 GENERAL_REGS:256 VFP_D0_D7_REGS:3840 VFP_LO_REGS:3840 ALL_REGS:3840 MEM:2560
  r120 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r119 costs: LO_REGS:0 HI_REGS:598 CALLER_SAVE_REGS:598 EVEN_REG:598 GENERAL_REGS:598 VFP_D0_D7_REGS:8970 VFP_LO_REGS:8970 ALL_REGS:8970 MEM:5980
  r117 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r116 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:12810 VFP_LO_REGS:12810 ALL_REGS:12810 MEM:8540
  r115 costs: LO_REGS:0 HI_REGS:854 CALLER_SAVE_REGS:854 EVEN_REG:854 GENERAL_REGS:854 VFP_D0_D7_REGS:67890 VFP_LO_REGS:67890 ALL_REGS:67890 MEM:45260

;;   ======================================================
;;   -- basic block 2 from 193 to 19 -- before reload
;;   ======================================================

;;	  0--> b  0: i  12 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  13 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 193 r167=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r145=r167                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 194 r168=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 r149=zxn([r145+0x24])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 195 r169=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 196 r170=r3                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   3 r146=r168                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i   4 r147=r169                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i   5 r148=r170                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 cc=cmp(r149,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  19 pc={(cc==0)?L174:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 10
;;   new head = 12
;;   new tail = 19

;;   ======================================================
;;   -- basic block 3 from 21 to 32 -- before reload
;;   ======================================================

;;	  0--> b  0: i  21 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  22 r150=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  24 [r145+0x24]=r150#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r154=zxn([r145+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 cc=cmp(r154,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 pc={(cc!=0)?L151:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 21
;;   new tail = 32

;;   ======================================================
;;   -- basic block 4 from 34 to 59 -- before reload
;;   ======================================================

;;	  0--> b  0: i  34 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  35 r155=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  37 [r145+0x25]=r155#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r157=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  40 [r145+0x3c]=r157                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  42 r115=[r145]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  53 r134=[r145+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  43 r116=[r115]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i  44 r117=r116&0xfffffffffffffffe            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  45 [r115]=r117                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 loc r145                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  48 loc r146                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  49 loc r147                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  50 loc r148                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  51 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  57 r136=[r145+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  54 r135=[r145+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 12--> b  0: i  55 [r134+0x4]=r135                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  59 {pc={(r136==0)?L65:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 13
;;   new head = 34
;;   new tail = 59

;;   ======================================================
;;   -- basic block 5 from 61 to 64 -- before reload
;;   ======================================================

;;	  0--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 r137=[r145+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r138=[r145+0x5c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 [r137+0x4]=r138                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 61
;;   new tail = 64

;;   ======================================================
;;   -- basic block 6 from 67 to 79 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r159=[r145+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 r158=r159&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  68 r141=[r145+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  71 r160=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  72 r142=r160<<r158                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  73 [r141+0x4]=r142                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  75 [r115+0x4]=r148                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  76 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  77 r161=[r145+0x8]                         :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  78 cc=cmp(r161,0x10)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  79 pc={(cc!=0)?L87:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 11
;;   new head = 67
;;   new tail = 79

;;   ======================================================
;;   -- basic block 7 from 81 to 197 -- before reload
;;   ======================================================

;;	  0--> b  0: i  81 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  82 [r115+0x8]=r147                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  84 [r115+0xc]=r146                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 197 pc=L93                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 81
;;   new tail = 197

;;   ======================================================
;;   -- basic block 8 from 89 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 [r115+0x8]=r146                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  92 [r115+0xc]=r147                         :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 89
;;   new tail = 92

;;   ======================================================
;;   -- basic block 9 from 95 to 102 -- before reload
;;   ======================================================

;;	  0--> b  0: i  95 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  96 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  97 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 100 r162=[r145+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 102 {pc={(r162==0)?L110:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 95
;;   new tail = 102

;;   ======================================================
;;   -- basic block 10 from 104 to 199 -- before reload
;;   ======================================================

;;	  0--> b  0: i 104 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 105 r119=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 106 r120=r119|0xe                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 107 [r115]=r120                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 199 pc=L120                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 104
;;   new tail = 199

;;   ======================================================
;;   -- basic block 11 from 112 to 119 -- before reload
;;   ======================================================

;;	  0--> b  0: i 112 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 113 r121=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 114 r122=r121&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 115 [r115]=r122                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 116 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 117 r123=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 118 r124=r123|0xa                           :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 119 [r115]=r124                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 112
;;   new tail = 119

;;   ======================================================
;;   -- basic block 12 from 122 to 127 -- before reload
;;   ======================================================

;;	  0--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 123 r125=[r145+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 124 r126=[r125]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 126 cc=cmp(zxt(r126,0x1,0x10),0)            :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 127 pc={(cc==0)?L133:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 122
;;   new tail = 127

;;   ======================================================
;;   -- basic block 13 from 129 to 132 -- before reload
;;   ======================================================

;;	  0--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 130 r128=[r125]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 131 r129=r128|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 132 [r125]=r129                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 129
;;   new tail = 132

;;   ======================================================
;;   -- basic block 14 from 135 to 137 -- before reload
;;   ======================================================

;;	  0--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 137 {pc={(r136==0)?L143:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 135
;;   new tail = 137

;;   ======================================================
;;   -- basic block 15 from 139 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i 139 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 140 r130=[r136]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 141 r131=r130|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 142 [r136]=r131                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 139
;;   new tail = 142

;;   ======================================================
;;   -- basic block 16 from 145 to 201 -- before reload
;;   ======================================================

;;	  0--> b  0: i 145 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 146 r132=[r115]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 147 r133=r132|0x1                           :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 148 [r115]=r133                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 201 pc=L161                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 145
;;   new tail = 201

;;   ======================================================
;;   -- basic block 17 from 153 to 203 -- before reload
;;   ======================================================

;;	  0--> b  0: i 153 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 154 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 155 r164=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 157 [r145+0x24]=r164#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 159 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 160 loc 0x2                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   8 r144=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 203 pc=L161                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 153
;;   new tail = 203

;;   ======================================================
;;   -- basic block 18 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r144=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 19 from 163 to 169 -- before reload
;;   ======================================================

;;	  0--> b  0: i 163 loc clobber                             :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 168 r0=r144                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 169 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 163
;;   new tail = 169


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Start_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,19u} r13={1d,19u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={7d,4u} r102={1d,19u} r103={1d,18u} r115={1d,15u} r116={1d,1u} r117={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,3u} r126={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} r144={3d,1u} r145={1d,18u} r146={1d,3u} r147={1d,3u} r148={1d,2u} r149={1d,1u} r150={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u,1e} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} 
;;    total ref usage 250{79d,170u,1e} in 128{128 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":424:3 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":424:21 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":427:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(debug_insn 16 15 193 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(insn 193 16 2 2 (set (reg:SI 167)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 193 194 2 (set (reg/v/f:SI 145 [ hdma ])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 194 2 17 2 (set (reg:SI 168)
        (reg:SI 1 r1 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ SrcAddress ])
        (nil)))
(insn 17 194 195 2 (set (reg:SI 149 [ hdma_28(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_28(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 195 17 196 2 (set (reg:SI 169)
        (reg:SI 2 r2 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ DstAddress ])
        (nil)))
(insn 196 195 3 2 (set (reg:SI 170)
        (reg:SI 3 r3 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ DataLength ])
        (nil)))
(insn 3 196 4 2 (set (reg/v:SI 146 [ SrcAddress ])
        (reg:SI 168)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 147 [ DstAddress ])
        (reg:SI 169)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))
(insn 5 4 18 2 (set (reg/v:SI 148 [ DataLength ])
        (reg:SI 170)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":423:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 18 5 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ hdma_28(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 149 [ hdma_28(D)->Lock ])
        (nil)))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 174)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 174)
(note 20 19 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 30 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 30 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(insn 22 21 24 3 (set (reg:SI 150)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 22 25 3 (set (mem:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 150) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(debug_insn 25 24 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 -1
     (nil))
(debug_insn 26 25 28 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:3 -1
     (nil))
(insn 28 26 31 3 (set (reg:SI 154 [ hdma_28(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_28(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 31 28 32 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 154 [ hdma_28(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 154 [ hdma_28(D)->State ])
        (nil)))
(jump_insn 32 31 33 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 151)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":432:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 548789452 (nil)))
 -> 151)
(note 33 32 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 58 33 34 4 NOTE_INSN_DELETED)
(debug_insn 34 58 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":435:5 -1
     (nil))
(insn 35 34 37 4 (set (reg:SI 155)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":435:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 37 35 38 4 (set (mem/v:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_28(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 155) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":435:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":436:5 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 157)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":436:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_28(D)->ErrorCode+0 S4 A32])
        (reg:SI 157)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":436:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(debug_insn 41 40 42 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 -1
     (nil))
(insn 42 41 53 4 (set (reg/f:SI 115 [ _3 ])
        (mem/f:SI (reg/v/f:SI 145 [ hdma ]) [6 hdma_28(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 42 43 4 (set (reg/f:SI 134 [ _43 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_28(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 53 44 4 (set (reg:SI 116 [ _4 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 4 (set (reg:SI 117 [ _5 ])
        (and:SI (reg:SI 116 [ _4 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 45 44 46 4 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":439:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 47 46 48 4 (var_location:SI hdma (reg/v/f:SI 145 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 48 47 49 4 (var_location:SI SrcAddress (reg/v:SI 146 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 49 48 50 4 (var_location:SI DstAddress (reg/v:SI 147 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 50 49 51 4 (var_location:SI DataLength (reg/v:SI 148 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 51 50 52 4 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1002:13 -1
     (nil))
(debug_insn 52 51 57 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:3 -1
     (nil))
(insn 57 52 54 4 (set (reg/f:SI 136 [ _45 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_28(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 57 55 4 (set (reg:SI 135 [ _44 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_28(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 4 (set (mem/v:SI (plus:SI (reg/f:SI 134 [ _43 ])
                (const_int 4 [0x4])) [1 _43->CFR+0 S4 A32])
        (reg:SI 135 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1005:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 134 [ _43 ])
            (nil))))
(debug_insn 56 55 59 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:3 -1
     (nil))
(jump_insn 59 56 60 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 136 [ _45 ])
                        (const_int 0 [0]))
                    (label_ref:SI 65)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1007:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 65)
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:5 -1
     (nil))
(insn 62 61 63 5 (set (reg/f:SI 137 [ _46 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_28(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 5 (set (reg:SI 138 [ _47 ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_28(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:47 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 5 (set (mem/v:SI (plus:SI (reg/f:SI 137 [ _46 ])
                (const_int 4 [0x4])) [1 _46->RGCFR+0 S4 A32])
        (reg:SI 138 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1010:41 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _47 ])
        (expr_list:REG_DEAD (reg/f:SI 137 [ _46 ])
            (nil))))
(code_label 65 64 66 6 48 (nil) [1 uses])
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 69 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:3 -1
     (nil))
(insn 69 67 70 6 (set (reg:SI 159 [ hdma_28(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_28(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 68 6 (set (reg:SI 158)
        (and:SI (reg:SI 159 [ hdma_28(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:69 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 159 [ hdma_28(D)->ChannelIndex ])
        (nil)))
(insn 68 70 71 6 (set (reg/f:SI 141 [ _50 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_28(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 68 72 6 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 6 (set (reg:SI 142 [ _51 ])
        (ashift:SI (reg:SI 160)
            (reg:SI 158))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:46 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 158)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 158))
                (nil)))))
(insn 73 72 74 6 (set (mem/v:SI (plus:SI (reg/f:SI 141 [ _50 ])
                (const_int 4 [0x4])) [1 _50->IFCR+0 S4 A32])
        (reg:SI 142 [ _51 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1014:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _51 ])
        (expr_list:REG_DEAD (reg/f:SI 141 [ _50 ])
            (nil))))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:3 -1
     (nil))
(insn 75 74 76 6 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 4 [0x4])) [1 _3->CNDTR+0 S4 A32])
        (reg/v:SI 148 [ DataLength ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1017:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 148 [ DataLength ])
        (nil)))
(debug_insn 76 75 77 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:3 -1
     (nil))
(insn 77 76 78 6 (set (reg:SI 161 [ hdma_28(D)->Init.Direction ])
        (mem:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 8 [0x8])) [1 hdma_28(D)->Init.Direction+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 161 [ hdma_28(D)->Init.Direction ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 161 [ hdma_28(D)->Init.Direction ])
        (nil)))
(jump_insn 79 78 80 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 87)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1020:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 87)
(note 80 79 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:5 -1
     (nil))
(insn 82 81 83 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 147 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1023:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 147 [ DstAddress ])
        (nil)))
(debug_insn 83 82 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:5 -1
     (nil))
(insn 84 83 197 7 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 146 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1026:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ SrcAddress ])
        (nil)))
(jump_insn 197 84 198 7 (set (pc)
        (label_ref 93)) 284 {*arm_jump}
     (nil)
 -> 93)
(barrier 198 197 87)
(code_label 87 198 88 8 49 (nil) [1 uses])
(note 88 87 89 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:5 -1
     (nil))
(insn 90 89 91 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 8 [0x8])) [1 _3->CPAR+0 S4 A32])
        (reg/v:SI 146 [ SrcAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1032:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 146 [ SrcAddress ])
        (nil)))
(debug_insn 91 90 92 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:5 -1
     (nil))
(insn 92 91 93 8 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 12 [0xc])) [1 _3->CMAR+0 S4 A32])
        (reg/v:SI 147 [ DstAddress ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":1035:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 147 [ DstAddress ])
        (nil)))
(code_label 93 92 94 9 50 (nil) [1 uses])
(note 94 93 101 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 101 94 95 9 NOTE_INSN_DELETED)
(debug_insn 95 101 96 9 (var_location:SI hdma (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 96 95 97 9 (var_location:SI SrcAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 97 96 98 9 (var_location:SI DstAddress (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 98 97 99 9 (var_location:SI DataLength (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":442:5 -1
     (nil))
(debug_insn 99 98 100 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:5 -1
     (nil))
(insn 100 99 102 9 (set (reg/f:SI 162 [ hdma_28(D)->XferHalfCpltCallback ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_28(D)->XferHalfCpltCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:8 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 102 100 103 9 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 162 [ hdma_28(D)->XferHalfCpltCallback ])
                        (const_int 0 [0]))
                    (label_ref 110)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":446:8 1024 {*thumb2_cbz}
     (expr_list:REG_DEAD (reg/f:SI 162 [ hdma_28(D)->XferHalfCpltCallback ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 322122548 (nil))))
 -> 110)
(note 103 102 104 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 104 103 105 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 -1
     (nil))
(insn 105 104 106 10 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 105 107 10 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 119 [ _7 ])
            (const_int 14 [0xe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 107 106 199 10 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":449:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(jump_insn 199 107 200 10 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 200 199 110)
(code_label 110 200 111 11 51 (nil) [1 uses])
(note 111 110 112 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 -1
     (nil))
(insn 113 112 114 11 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 114 113 115 11 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 115 114 116 11 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 122 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":453:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(debug_insn 116 115 117 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 -1
     (nil))
(insn 117 116 118 11 (set (reg:SI 123 [ _11 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 118 117 119 11 (set (reg:SI 124 [ _12 ])
        (ior:SI (reg:SI 123 [ _11 ])
            (const_int 10 [0xa]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 119 118 120 11 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":454:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(code_label 120 119 121 12 52 (nil) [1 uses])
(note 121 120 125 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 125 121 122 12 NOTE_INSN_DELETED)
(debug_insn 122 125 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:5 -1
     (nil))
(insn 123 122 124 12 (set (reg/f:SI 125 [ _13 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_28(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 145 [ hdma ])
        (nil)))
(insn 124 123 126 12 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (reg/f:SI 125 [ _13 ]) [1 _13->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 124 127 12 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 126 [ _14 ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(jump_insn 127 126 128 12 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 133)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":458:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 133)
(note 128 127 129 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 129 128 130 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:7 -1
     (nil))
(insn 130 129 131 13 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (reg/f:SI 125 [ _13 ]) [1 _13->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 131 130 132 13 (set (reg:SI 129 [ _17 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:32 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 132 131 133 13 (set (mem/v:SI (reg/f:SI 125 [ _13 ]) [1 _13->CCR+0 S4 A32])
        (reg:SI 129 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":461:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (expr_list:REG_DEAD (reg/f:SI 125 [ _13 ])
            (nil))))
(code_label 133 132 134 14 53 (nil) [1 uses])
(note 134 133 136 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 136 134 135 14 NOTE_INSN_DELETED)
(debug_insn 135 136 137 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":464:5 -1
     (nil))
(jump_insn 137 135 138 14 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 136 [ _45 ])
                        (const_int 0 [0]))
                    (label_ref:SI 143)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":464:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 143)
(note 138 137 139 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 139 138 140 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:7 -1
     (nil))
(insn 140 139 141 15 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (reg/f:SI 136 [ _45 ]) [1 _45->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 141 140 142 15 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 130 [ _18 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:36 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 142 141 143 15 (set (mem/v:SI (reg/f:SI 136 [ _45 ]) [1 _45->RGCR+0 S4 A32])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":468:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 136 [ _45 ])
        (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
            (nil))))
(code_label 143 142 144 16 54 (nil) [1 uses])
(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 145 144 146 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 -1
     (nil))
(insn 146 145 7 16 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 146 147 16 (set (reg:SI 144 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":424:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 7 148 16 (set (reg:SI 133 [ _21 ])
        (ior:SI (reg:SI 132 [ _20 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 148 147 201 16 (set (mem/v:SI (reg/f:SI 115 [ _3 ]) [1 _3->CCR+0 S4 A32])
        (reg:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":472:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(jump_insn 201 148 202 16 (set (pc)
        (label_ref 161)) 284 {*arm_jump}
     (nil)
 -> 161)
(barrier 202 201 151)
(code_label 151 202 152 17 47 (nil) [1 uses])
(note 152 151 153 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 -1
     (nil))
(debug_insn 154 153 155 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 -1
     (nil))
(insn 155 154 157 17 (set (reg:SI 164)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 157 155 158 17 (set (mem:QI (plus:SI (reg/v/f:SI 145 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_28(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 145 [ hdma ])
            (nil))))
(debug_insn 158 157 159 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":477:5 -1
     (nil))
(debug_insn 159 158 160 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":480:5 -1
     (nil))
(debug_insn 160 159 8 17 (var_location:QI status (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":480:12 -1
     (nil))
(insn 8 160 203 17 (set (reg:SI 144 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":480:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 203 8 204 17 (set (pc)
        (label_ref 161)) 284 {*arm_jump}
     (nil)
 -> 161)
(barrier 204 203 174)
(code_label 174 204 173 18 55 (nil) [1 uses])
(note 173 174 9 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 9 173 161 18 (set (reg:SI 144 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":430:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 161 9 162 19 46 (nil) [2 uses])
(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 168 19 (var_location:QI status (clobber (const_int 0 [0]))) -1
     (nil))
(insn 168 163 169 19 (set (reg/i:SI 0 r0)
        (reg:SI 144 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":483:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144 [ <retval> ])
        (nil)))
(insn 169 168 205 19 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":483:1 -1
     (nil))
(note 205 169 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_Abort (HAL_DMA_Abort, funcdef_no=333, decl_uid=7621, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


HAL_DMA_Abort

Dataflow summary:
def_info->table_size = 57, use_info->table_size = 80
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,7u} r103={1d,6u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={3d,2u} r134={1d,13u} r137={1d,1u} r138={1d,1u} r139={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r147={1d,1u} 
;;    total ref usage 136{57d,78u,1e} in 66{66 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d26(102){ }d27(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 134 137 147
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 134 137 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 2 )->[3]->( 7 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 133 138
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 133 138
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 100 [cc] 114 115 116 117 118 119 120 121 124 125 126 127 128 139 140 141
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 114 115 116 117 118 119 120 121 124 125 126 127 128 139 140 141
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134

( 4 )->[5]->( 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u48(7){ }u49(13){ }u50(102){ }u51(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; lr  def 	 129 130 131 132 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; live  gen 	 129 130 131 132 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 4 )->[6]->( 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
;; live  gen 	 133
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134

( 3 6 5 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; lr  def 	 0 [r0] 142 144
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
;; live  gen 	 0 [r0] 142 144
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 7 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u76(0){ }u77(7){ }u78(13){ }u79(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 92 to worklist
  Adding insn 21 to worklist
  Adding insn 56 to worklist
  Adding insn 52 to worklist
  Adding insn 48 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 30 to worklist
  Adding insn 94 to worklist
  Adding insn 65 to worklist
  Adding insn 61 to worklist
  Adding insn 59 to worklist
  Adding insn 85 to worklist
  Adding insn 77 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
processing block 7 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 84 to worklist
  Adding insn 75 to worklist
  Adding insn 70 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 4 to worklist
  Adding insn 20 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 5 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 60 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 134
  Adding insn 6 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 134
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 16 to worklist
  Adding insn 2 to worklist
  Adding insn 91 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)

Pass 0 for finding pseudo/allocno costs


  r147 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15000
  r141 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9860 VFP_LO_REGS:9860 ALL_REGS:9860 MEM:5100
  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r139 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r138 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r137 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:107740 VFP_LO_REGS:107740 ALL_REGS:107740 MEM:66160
  r133 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:28592 VFP_LO_REGS:28592 ALL_REGS:28592 MEM:14592
  r132 costs: LO_REGS:0 HI_REGS:952 CALLER_SAVE_REGS:952 EVEN_REG:952 GENERAL_REGS:952 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r131 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r130 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r129 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r128 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:18360 VFP_LO_REGS:18360 ALL_REGS:18360 MEM:11662
  r127 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r126 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r124 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r121 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r120 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r119 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r118 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r117 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r116 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r115 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000


Pass 1 for finding pseudo/allocno costs

    r147: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r147 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r144 costs: GENERAL_REGS:0 MEM:20000
  r142 costs: GENERAL_REGS:0 MEM:20000
  r141 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r140 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r139 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r138 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r137 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r134 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:112740 VFP_LO_REGS:112740 ALL_REGS:112740 MEM:75160
  r133 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r132 costs: LO_REGS:0 HI_REGS:952 CALLER_SAVE_REGS:952 EVEN_REG:952 GENERAL_REGS:952 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r131 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r130 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r129 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r128 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:18870 VFP_LO_REGS:18870 ALL_REGS:18870 MEM:12580
  r127 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r126 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r124 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r121 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r120 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r119 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r118 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r117 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r116 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r115 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000

;;   ======================================================
;;   -- basic block 2 from 91 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 r147=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r134=r147                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r137=zxn([r134+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 cc=cmp(r137,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 pc={(cc==0)?L26:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 92 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  20 r138=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  21 [r134+0x3c]=r138                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   4 r133=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  92 pc=L66                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 19
;;   new tail = 92

;;   ======================================================
;;   -- basic block 4 from 28 to 56 -- before reload
;;   ======================================================

;;	  0--> b  0: i  28 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r114=[r134]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  34 r117=[r134+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 r115=[r114]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  44 r140=[r134+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  31 r116=r115&0xfffffffffffffff1            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 [r114]=r116                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  35 r118=[r117]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  45 r139=r140&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  36 r119=r118&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  37 [r117]=r119                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  39 r120=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  43 r124=[r134+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  40 r121=r120&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  41 [r114]=r121                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  50 r126=[r134+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  46 r141=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  47 r125=r141<<r139                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  54 r128=[r134+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  51 r127=[r134+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  48 [r124+0x4]=r125                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  49 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  52 [r126+0x4]=r127                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  56 {pc={(r128==0)?L90:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 28
;;   new tail = 56

;;   ======================================================
;;   -- basic block 5 from 58 to 94 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r129=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  63 r131=[r134+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  64 r132=[r134+0x5c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 r130=r129&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  61 [r128]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  65 [r131+0x4]=r132                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   5 r133=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  94 pc=L66                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 58
;;   new tail = 94

;;   ======================================================
;;   -- basic block 6 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r133=r128                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 7 from 68 to 85 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 loc r133#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  70 r142=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  75 r144=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  72 [r134+0x25]=r142#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 [r134+0x24]=r144#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  84 r0=r133                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  85 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 68
;;   new tail = 85


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Abort

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} r102={1d,7u} r103={1d,6u} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,2u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,4u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={3d,2u} r134={1d,13u} r137={1d,1u} r138={1d,1u} r139={1d,1u,1e} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r147={1d,1u} 
;;    total ref usage 136{57d,78u,1e} in 66{66 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 3 9 2 NOTE_INSN_DELETED)
(debug_insn 9 15 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:21 -1
     (nil))
(debug_insn 11 10 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:3 -1
     (nil))
(insn 91 11 2 2 (set (reg:SI 147)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 91 13 2 (set (reg/v/f:SI 134 [ hdma ])
        (reg:SI 147)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":492:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 13 2 16 2 (set (reg:SI 137 [ hdma_24(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 134 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_24(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:10 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 13 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 137 [ hdma_24(D)->State ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ hdma_24(D)->State ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 26)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":495:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 26)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":498:5 -1
     (nil))
(insn 20 19 21 3 (set (reg:SI 138)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":498:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_24(D)->ErrorCode+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":498:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":500:5 -1
     (nil))
(debug_insn 23 22 4 3 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":500:12 -1
     (nil))
(insn 4 23 92 3 (set (reg/v:SI 133 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":500:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 92 4 93 3 (set (pc)
        (label_ref 66)) 284 {*arm_jump}
     (nil)
 -> 66)
(barrier 93 92 26)
(code_label 26 93 27 4 68 (nil) [1 uses])
(note 27 26 55 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 55 27 28 4 NOTE_INSN_DELETED)
(debug_insn 28 55 29 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 -1
     (nil))
(insn 29 28 34 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 134 [ hdma ]) [6 hdma_24(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 34 29 30 4 (set (reg/f:SI 117 [ _5 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_24(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 34 44 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 30 31 4 (set (reg:SI 140 [ hdma_24(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_24(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 44 32 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -15 [0xfffffffffffffff1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 32 31 33 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":505:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 33 32 35 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:6 -1
     (nil))
(insn 35 33 45 4 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 35 36 4 (set (reg:SI 139)
        (and:SI (reg:SI 140 [ hdma_24(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:72 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ hdma_24(D)->ChannelIndex ])
        (nil)))
(insn 36 45 37 4 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 118 [ _6 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:31 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 37 36 38 4 (set (mem/v:SI (reg/f:SI 117 [ _5 ]) [1 _5->CCR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":508:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
(debug_insn 38 37 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 -1
     (nil))
(insn 39 38 43 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 39 40 4 (set (reg/f:SI 124 [ _12 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_24(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 43 41 4 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 41 40 42 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":511:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 42 41 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:6 -1
     (nil))
(insn 50 42 46 4 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_24(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 50 47 4 (set (reg:SI 141)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 54 4 (set (reg:SI 125 [ _13 ])
        (ashift:SI (reg:SI 141)
            (reg:SI 139))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:49 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141)
        (expr_list:REG_DEAD (reg:SI 139)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 139))
                (nil)))))
(insn 54 47 51 4 (set (reg/f:SI 128 [ _16 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_24(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 54 48 4 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_24(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 51 49 4 (set (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 4 [0x4])) [1 _12->IFCR+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":514:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
            (nil))))
(debug_insn 49 48 52 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:6 -1
     (nil))
(insn 52 49 53 4 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 4 [0x4])) [1 _14->CFR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":517:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 53 52 56 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:6 -1
     (nil))
(jump_insn 56 53 57 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 128 [ _16 ])
                        (const_int 0 [0]))
                    (label_ref:SI 90)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":519:9 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 90)
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:8 -1
     (nil))
(insn 59 58 63 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 59 64 5 (set (reg/f:SI 131 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_24(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 60 5 (set (reg:SI 132 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_24(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:50 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 64 61 5 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:37 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 61 60 62 5 (set (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":523:37 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
            (nil))))
(debug_insn 62 61 65 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:8 -1
     (nil))
(insn 65 62 5 5 (set (mem/v:SI (plus:SI (reg/f:SI 131 [ _19 ])
                (const_int 4 [0x4])) [1 _19->RGCFR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":526:44 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 131 [ _19 ])
            (nil))))
(insn 5 65 94 5 (set (reg/v:SI 133 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 94 5 95 5 (set (pc)
        (label_ref 66)) 284 {*arm_jump}
     (nil)
 -> 66)
(barrier 95 94 90)
(code_label 90 95 89 6 70 (nil) [1 uses])
(note 89 90 6 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 6 89 66 6 (set (reg/v:SI 133 [ <retval> ])
        (reg/f:SI 128 [ _16 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":493:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 66 6 67 7 69 (nil) [2 uses])
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 7 (var_location:QI status (subreg:QI (reg/v:SI 133 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 69 68 70 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":530:3 -1
     (nil))
(insn 70 69 75 7 (set (reg:SI 142)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":530:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 70 72 7 (set (reg:SI 144)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 75 73 7 (set (mem/v:QI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_24(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":530:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(debug_insn 73 72 74 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 -1
     (nil))
(debug_insn 74 73 77 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 -1
     (nil))
(insn 77 74 78 7 (set (mem:QI (plus:SI (reg/v/f:SI 134 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_24(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 144) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ hdma ])
            (nil))))
(debug_insn 78 77 79 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":533:3 -1
     (nil))
(debug_insn 79 78 84 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":535:3 -1
     (nil))
(insn 84 79 85 7 (set (reg/i:SI 0 r0)
        (reg/v:SI 133 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":536:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 133 [ <retval> ])
        (nil)))
(insn 85 84 96 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":536:1 -1
     (nil))
(note 96 85 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_Abort_IT (HAL_DMA_Abort_IT, funcdef_no=334, decl_uid=7623, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)


HAL_DMA_Abort_IT

Dataflow summary:
def_info->table_size = 143, use_info->table_size = 101
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,9u} r12={2d} r13={1d,10u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,1u} r101={1d} r102={1d,9u} r103={1d,8u} r104={1d} r105={1d} r106={1d} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={3d,2u} r135={1d,17u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r142={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,2u} r152={1d,1u} 
;;    total ref usage 242{143d,98u,1e} in 80{79 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d5(1){ }d7(2){ }d9(3){ }d10(7){ }d13(13){ }d15(14){ }d18(16){ }d20(17){ }d22(18){ }d24(19){ }d26(20){ }d28(21){ }d30(22){ }d32(23){ }d34(24){ }d36(25){ }d38(26){ }d40(27){ }d42(28){ }d44(29){ }d46(30){ }d48(31){ }d106(102){ }d107(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135 138 152
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 135 138 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135

( 2 )->[3]->( 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 134 139 140 142
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 134 139 140 142
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 114 115 116 117 118 119 120 121 124 125 126 127 128 144 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 114 115 116 117 118 119 120 121 124 125 126 127 128 144 145 146
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; lr  def 	 129 130 131 132
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
;; live  gen 	 129 130 131 132
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; lr  def 	 100 [cc] 133 147 149
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
;; live  gen 	 133 147 149
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u76(7){ }u77(13){ }u78(102){ }u79(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
;; live  gen 	 0 [r0] 134
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u85(7){ }u86(13){ }u87(102){ }u88(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; lr  def 	 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133
;; live  gen 	 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134

( 3 8 7 )->[9]->( 1 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(7){ }u91(13){ }u92(102){ }u93(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 9 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u97(0){ }u98(7){ }u99(13){ }u100(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 118 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 21 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 46 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 91 to worklist
  Adding insn 86 to worklist
  Adding insn 81 to worklist
  Adding insn 120 to worklist
  Adding insn 95 to worklist
  Adding insn 105 to worklist
Finished finding needed instructions:
processing block 9 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 104 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 4 to worklist
  Adding insn 28 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 5 to worklist
  Adding insn 94 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 134
  Adding insn 6 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 133 135 149
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 79 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 70 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 135
  Adding insn 64 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 135
  Adding insn 16 to worklist
  Adding insn 2 to worklist
  Adding insn 117 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 10 n_edges 12 count 10 (    1)

Pass 0 for finding pseudo/allocno costs


  r152 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r149 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5338
  r147 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:5100
  r146 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:9860 VFP_LO_REGS:9860 ALL_REGS:9860 MEM:5100
  r145 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r142 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:9900
  r140 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:10560
  r139 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19140 VFP_LO_REGS:19140 ALL_REGS:19140 MEM:9900
  r138 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: LO_REGS:476 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:116410 VFP_LO_REGS:116410 ALL_REGS:116410 MEM:71940
  r134 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r133 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:14790 VFP_LO_REGS:14790 ALL_REGS:14790 MEM:9282
  r132 costs: LO_REGS:0 HI_REGS:952 CALLER_SAVE_REGS:952 EVEN_REG:952 GENERAL_REGS:952 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r131 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r130 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r129 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r128 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:17340 VFP_LO_REGS:17340 ALL_REGS:17340 MEM:11560
  r127 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r126 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r124 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r121 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r120 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r119 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r118 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r117 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r116 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r115 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000


Pass 1 for finding pseudo/allocno costs

    r152: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r136: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r152 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r149 costs: GENERAL_REGS:0 MEM:9180
  r147 costs: GENERAL_REGS:0 MEM:6800
  r146 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r145 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r142 costs: GENERAL_REGS:0 MEM:13200
  r140 costs: GENERAL_REGS:0 MEM:19800
  r139 costs: LO_REGS:0 HI_REGS:1320 CALLER_SAVE_REGS:1320 EVEN_REG:1320 GENERAL_REGS:1320 VFP_D0_D7_REGS:19800 VFP_LO_REGS:19800 ALL_REGS:19800 MEM:13200
  r138 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r135 costs: GENERAL_REGS:476 VFP_D0_D7_REGS:124980 VFP_LO_REGS:124980 ALL_REGS:121410 MEM:83320
  r134 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r133 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r132 costs: LO_REGS:0 HI_REGS:952 CALLER_SAVE_REGS:952 EVEN_REG:952 GENERAL_REGS:952 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r131 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r130 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r129 costs: LO_REGS:0 HI_REGS:476 CALLER_SAVE_REGS:476 EVEN_REG:476 GENERAL_REGS:476 VFP_D0_D7_REGS:7140 VFP_LO_REGS:7140 ALL_REGS:7140 MEM:4760
  r128 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:17340 VFP_LO_REGS:17340 ALL_REGS:17340 MEM:11560
  r127 costs: LO_REGS:0 HI_REGS:1360 CALLER_SAVE_REGS:1360 EVEN_REG:1360 GENERAL_REGS:1360 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r126 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r125 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r124 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r121 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r120 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r119 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:15300 VFP_LO_REGS:15300 ALL_REGS:15300 MEM:10200
  r118 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r117 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r116 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r115 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:10200 VFP_LO_REGS:10200 ALL_REGS:10200 MEM:6800
  r114 costs: LO_REGS:0 HI_REGS:680 CALLER_SAVE_REGS:680 EVEN_REG:680 GENERAL_REGS:680 VFP_D0_D7_REGS:25500 VFP_LO_REGS:25500 ALL_REGS:25500 MEM:17000

;;   ======================================================
;;   -- basic block 2 from 117 to 17 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  10 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  11 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 117 r152=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r135=r152                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  13 r138=zxn([r135+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  16 cc=cmp(r138,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  17 pc={(cc==0)?L36:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 9
;;   new tail = 17

;;   ======================================================
;;   -- basic block 3 from 19 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i  19 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 r140=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  20 r139=0x4                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r142=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  21 [r135+0x3c]=r139                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 [r135+0x24]=r142#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  25 [r135+0x25]=r140#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 loc 0x1                                 :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r134=r140                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 118 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 19
;;   new tail = 118

;;   ======================================================
;;   -- basic block 4 from 38 to 66 -- before reload
;;   ======================================================

;;	  0--> b  0: i  38 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  39 r114=[r135]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  48 r119=[r135+0x48]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  40 r115=[r114]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  54 r145=[r135+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 r116=r115&0xfffffffffffffff1            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 [r114]=r116                             :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  43 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  44 r117=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  55 r144=r145&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  45 r118=r117&0xfffffffffffffffe            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  9--> b  0: i  46 [r114]=r118                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  49 r120=[r119]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  53 r124=[r135+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  50 r121=r120&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	 13--> b  0: i  51 [r119]=r121                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 13--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 14--> b  0: i  60 r126=[r135+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 15--> b  0: i  56 r146=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 16--> b  0: i  57 r125=r146<<r144                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	 17--> b  0: i  64 r128=[r135+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	 18--> b  0: i  61 r127=[r135+0x50]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  58 [r124+0x4]=r125                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	 19--> b  0: i  59 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  62 [r126+0x4]=r127                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	 20--> b  0: i  63 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 21--> b  0: i  66 {pc={(r128==0)?L76:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 21
;;   new head = 38
;;   new tail = 66

;;   ======================================================
;;   -- basic block 5 from 68 to 75 -- before reload
;;   ======================================================

;;	  0--> b  0: i  68 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  69 r129=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  73 r131=[r135+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  74 r132=[r135+0x5c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 r130=r129&0xfffffffffffffeff            :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i  71 [r128]=r130                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  75 [r131+0x4]=r132                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 68
;;   new tail = 75

;;   ======================================================
;;   -- basic block 6 from 78 to 91 -- before reload
;;   ======================================================

;;	  0--> b  0: i  78 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  89 r133=[r135+0x38]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  79 r147=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 r149=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  81 [r135+0x25]=r147#0                      :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  86 [r135+0x24]=r149#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  87 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  88 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  91 {pc={(r133==0)?L110:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 78
;;   new tail = 91

;;   ======================================================
;;   -- basic block 7 from 93 to 120 -- before reload
;;   ======================================================

;;	  0--> b  0: i  93 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  94 r0=r135                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  95 {call [r133];use 0;clobber lr;}         :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r134=r149                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 120 pc=L96                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 93
;;   new tail = 120

;;   ======================================================
;;   -- basic block 8 from 6 to 6 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 r134=r133                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 6
;;   new tail = 6

;;   ======================================================
;;   -- basic block 9 from 98 to 105 -- before reload
;;   ======================================================

;;	  0--> b  0: i  98 loc r134#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  99 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r0=r134                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 98
;;   new tail = 105


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_Abort_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={2d} r3={2d} r7={1d,9u} r12={2d} r13={1d,10u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,1u} r101={1d} r102={1d,9u} r103={1d,8u} r104={1d} r105={1d} r106={1d} r114={1d,4u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r120={1d,1u} r121={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,3u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,3u} r134={3d,2u} r135={1d,17u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r142={1d,1u} r144={1d,1u,1e} r145={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,2u} r152={1d,1u} 
;;    total ref usage 242{143d,98u,1e} in 80{79 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 7 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 3 9 2 NOTE_INSN_DELETED)
(debug_insn 9 15 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:21 -1
     (nil))
(debug_insn 11 10 117 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:3 -1
     (nil))
(insn 117 11 2 2 (set (reg:SI 152)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":545:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 117 13 2 (set (reg/v/f:SI 135 [ hdma ])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":545:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(insn 13 2 16 2 (set (reg:SI 138 [ hdma_26(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:33 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 13 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138 [ hdma_26(D)->State ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ hdma_26(D)->State ])
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":548:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 365072228 (nil)))
 -> 36)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 19 18 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":551:5 -1
     (nil))
(insn 23 19 20 3 (set (reg:SI 140)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":554:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 23 28 3 (set (reg:SI 139)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":551:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 20 21 3 (set (reg:SI 142)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 28 22 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_26(D)->ErrorCode+0 S4 A32])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":551:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(debug_insn 22 21 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":554:5 -1
     (nil))
(insn 30 22 25 3 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_26(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 142) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/v/f:SI 135 [ hdma ])
            (nil))))
(insn 25 30 26 3 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 140) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":554:17 263 {*arm_movqi_insn}
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 -1
     (nil))
(debug_insn 27 26 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 -1
     (nil))
(debug_insn 31 27 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":557:5 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":559:5 -1
     (nil))
(debug_insn 33 32 4 3 (var_location:QI status (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":559:12 -1
     (nil))
(insn 4 33 118 3 (set (reg/v:SI 134 [ <retval> ])
        (reg:SI 140)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":559:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(jump_insn 118 4 119 3 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 119 118 36)
(code_label 36 119 37 4 75 (nil) [1 uses])
(note 37 36 65 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 65 37 38 4 NOTE_INSN_DELETED)
(debug_insn 38 65 39 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 -1
     (nil))
(insn 39 38 48 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 135 [ hdma ]) [6 hdma_26(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 39 40 4 (set (reg/f:SI 119 [ _7 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 72 [0x48])) [11 hdma_26(D)->DMAmuxChannel+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 48 54 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 54 40 41 4 (set (reg:SI 145 [ hdma_26(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_26(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:71 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 54 42 4 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -15 [0xfffffffffffffff1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 42 41 43 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":564:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 -1
     (nil))
(insn 44 43 55 4 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 44 45 4 (set (reg:SI 144)
        (and:SI (reg:SI 145 [ hdma_26(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:71 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ hdma_26(D)->ChannelIndex ])
        (nil)))
(insn 45 55 46 4 (set (reg:SI 118 [ _6 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 46 45 47 4 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":567:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 47 46 49 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:5 -1
     (nil))
(insn 49 47 53 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 119 [ _7 ]) [1 _7->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 49 50 4 (set (reg/f:SI 124 [ _12 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_26(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 53 51 4 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 120 [ _8 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:30 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 51 50 52 4 (set (mem/v:SI (reg/f:SI 119 [ _7 ]) [1 _7->CCR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":570:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
            (nil))))
(debug_insn 52 51 60 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:5 -1
     (nil))
(insn 60 52 56 4 (set (reg/f:SI 126 [ _14 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_26(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 60 57 4 (set (reg:SI 146)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:48 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 64 4 (set (reg:SI 125 [ _13 ])
        (ashift:SI (reg:SI 146)
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:48 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg:SI 144)
            (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                    (reg:SI 144))
                (nil)))))
(insn 64 57 61 4 (set (reg/f:SI 128 [ _16 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_26(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 64 58 4 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_26(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 61 59 4 (set (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 4 [0x4])) [1 _12->IFCR+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":573:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
            (nil))))
(debug_insn 59 58 62 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:5 -1
     (nil))
(insn 62 59 63 4 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 4 [0x4])) [1 _14->CFR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":576:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(debug_insn 63 62 66 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:5 -1
     (nil))
(jump_insn 66 63 67 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 128 [ _16 ])
                        (const_int 0 [0]))
                    (label_ref:SI 76)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":578:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 76)
(note 67 66 68 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 68 67 69 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:7 -1
     (nil))
(insn 69 68 73 5 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 69 74 5 (set (reg/f:SI 131 [ _19 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_26(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 70 5 (set (reg:SI 132 [ _20 ])
        (mem:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_26(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 74 71 5 (set (reg:SI 130 [ _18 ])
        (and:SI (reg:SI 129 [ _17 ])
            (const_int -257 [0xfffffffffffffeff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:36 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 71 70 72 5 (set (mem/v:SI (reg/f:SI 128 [ _16 ]) [1 _16->RGCR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":582:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
            (nil))))
(debug_insn 72 71 75 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:7 -1
     (nil))
(insn 75 72 76 5 (set (mem/v:SI (plus:SI (reg/f:SI 131 [ _19 ])
                (const_int 4 [0x4])) [1 _19->RGCFR+0 S4 A32])
        (reg:SI 132 [ _20 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":585:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (expr_list:REG_DEAD (reg/f:SI 131 [ _19 ])
            (nil))))
(code_label 76 75 77 6 77 (nil) [1 uses])
(note 77 76 90 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 90 77 78 6 NOTE_INSN_DELETED)
(debug_insn 78 90 89 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":589:5 -1
     (nil))
(insn 89 78 79 6 (set (reg/f:SI 133 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_26(D)->XferAbortCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 79 89 84 6 (set (reg:SI 147)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":589:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 79 81 6 (set (reg:SI 149)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 84 82 6 (set (mem/v:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_26(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":589:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(debug_insn 82 81 83 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 -1
     (nil))
(debug_insn 83 82 86 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 -1
     (nil))
(insn 86 83 87 6 (set (mem:QI (plus:SI (reg/v/f:SI 135 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_26(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 149) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 263 {*arm_movqi_insn}
     (nil))
(debug_insn 87 86 88 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":592:5 -1
     (nil))
(debug_insn 88 87 91 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:5 -1
     (nil))
(jump_insn 91 88 92 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 133 [ _21 ])
                        (const_int 0 [0]))
                    (label_ref:SI 110)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":595:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 110)
(note 92 91 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 93 92 94 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":597:7 -1
     (nil))
(insn 94 93 95 7 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":597:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 135 [ hdma ])
        (nil)))
(call_insn 95 94 5 7 (parallel [
            (call (mem:SI (reg/f:SI 133 [ _21 ]) [0 *_21 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":597:7 988 {*call_reg_thumb2}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 5 95 120 7 (set (reg/v:SI 134 [ <retval> ])
        (reg:SI 149)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 120 5 121 7 (set (pc)
        (label_ref 96)) 284 {*arm_jump}
     (nil)
 -> 96)
(barrier 121 120 110)
(code_label 110 121 109 8 78 (nil) [1 uses])
(note 109 110 6 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 6 109 96 8 (set (reg/v:SI 134 [ <retval> ])
        (reg/f:SI 133 [ _21 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":546:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 96 6 97 9 76 (nil) [2 uses])
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 98 97 99 9 (var_location:QI status (subreg:QI (reg/v:SI 134 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 99 98 104 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":600:3 -1
     (nil))
(insn 104 99 105 9 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":601:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ <retval> ])
        (nil)))
(insn 105 104 122 9 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":601:1 -1
     (nil))
(note 122 105 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_PollForTransfer (HAL_DMA_PollForTransfer, funcdef_no=335, decl_uid=7627, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 31 n_edges 44 count 37 (  1.2)


HAL_DMA_PollForTransfer

Dataflow summary:
def_info->table_size = 270, use_info->table_size = 262
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d} r7={1d,30u} r12={4d} r13={1d,32u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,10u} r101={2d} r102={1d,30u} r103={1d,29u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r121={1d,1u} r125={1d,1u} r128={1d,7u} r129={1d,1u} r131={1d,3u} r132={1d,2u} r133={1d,1u} r134={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={2d,5u} r154={1d,2u} r155={1d,5u,5e} r156={5d,1u} r157={1d,26u} r158={1d,2u} r159={1d,3u} r162={1d,2u} r163={1d,1u} r164={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u,1e} r172={1d,1u} r173={1d,1u} r174={1d,1u} r177={1d,4u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r187={1d,1u} r189={1d,1u} r190={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} 
;;    total ref usage 526{267d,253u,6e} in 175{173 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d6(1){ }d9(2){ }d12(3){ }d13(7){ }d18(13){ }d21(14){ }d26(16){ }d29(17){ }d32(18){ }d35(19){ }d38(20){ }d41(21){ }d44(22){ }d47(23){ }d50(24){ }d53(25){ }d56(26){ }d59(27){ }d62(28){ }d65(29){ }d68(30){ }d71(31){ }d194(102){ }d195(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 157 158 159 162 204 205 206
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 157 158 159 162 204 205 206
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159

( 2 )->[3]->( 30 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(7){ }u12(13){ }u13(102){ }u14(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 163 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 163 164
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 114 115
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  gen 	 100 [cc] 114 115
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159

( 4 )->[5]->( 30 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 167
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 167
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157
;; lr  def 	 153 168 169
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
;; live  gen 	 153 168 169
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 153 171 172 173
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 158 159
;; live  gen 	 153 171 172 173
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159

( 8 7 )->[9]->( 15 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(7){ }u60(13){ }u61(102){ }u62(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 154 203 207
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
;; live  gen 	 0 [r0] 154 203 207
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203

( 20 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(7){ }u68(13){ }u69(102){ }u70(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 203
;; lr  def 	 100 [cc] 121 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  gen 	 100 [cc] 121 174
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203

( 10 19 )->[11]->( 30 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  def 	 125 156 177 181
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  gen 	 125 156 177 181
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 10 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u95(7){ }u96(13){ }u97(102){ }u98(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 159
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 183 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  gen 	 0 [r0] 100 [cc] 183 208
;; live  kill	 12 [ip] 14 [lr]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203

( 12 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u106(7){ }u107(13){ }u108(102){ }u109(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203

( 12 13 )->[14]->( 30 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u112(7){ }u113(13){ }u114(102){ }u115(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 184 185 187
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 184 185 187
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 13 9 )->[15]->( 16 20 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u123(7){ }u124(13){ }u125(102){ }u126(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157 159
;; lr  def 	 100 [cc] 128 155 189
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
;; live  gen 	 100 [cc] 128 155 189
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203

( 15 )->[16]->( 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u132(7){ }u133(13){ }u134(102){ }u135(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155
;; lr  def 	 148 190
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 155 157 158
;; live  gen 	 148 190
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158

( 16 18 )->[17]->( 18 21 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(7){ }u140(13){ }u141(102){ }u142(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153
;; lr  def 	 100 [cc] 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  gen 	 100 [cc] 150
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158

( 17 )->[18]->( 19 17 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u148(7){ }u149(13){ }u150(102){ }u151(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148
;; lr  def 	 100 [cc] 147
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  gen 	 100 [cc] 147
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158

( 18 )->[19]->( 11 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  out 	

( 15 )->[20]->( 10 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(7){ }u158(13){ }u159(102){ }u160(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153
;; lr  def 	 100 [cc] 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  gen 	 100 [cc] 129
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203

( 17 20 )->[21]->( 22 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u166(7){ }u167(13){ }u168(102){ }u169(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  gen 	 131
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158

( 21 )->[22]->( 23 24 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 132 133 134
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
;; live  gen 	 100 [cc] 132 133 134
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158

( 22 )->[23]->( 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u184(7){ }u185(13){ }u186(102){ }u187(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 132 134 157
;; lr  def 	 136 137 139 140
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
;; live  gen 	 136 137 139 140
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158

( 23 21 22 )->[24]->( 25 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u198(7){ }u199(13){ }u200(102){ }u201(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 100 [cc] 141 142 143
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  gen 	 100 [cc] 141 142 143
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158

( 24 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u209(7){ }u210(13){ }u211(102){ }u212(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 143 157
;; lr  def 	 145 146
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
;; live  gen 	 145 146
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158

( 25 24 )->[26]->( 27 28 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u219(7){ }u220(13){ }u221(102){ }u222(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157

( 26 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u225(7){ }u226(13){ }u227(102){ }u228(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  def 	 149 196 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  gen 	 149 196 197
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157

( 26 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155
;; lr  def 	 152 199
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
;; live  gen 	 152 199
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157

( 28 27 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u245(7){ }u246(13){ }u247(102){ }u248(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; lr  def 	 156 200
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
;; live  gen 	 156 200
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156

( 29 3 5 11 14 )->[30]->( 1 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u252(7){ }u253(13){ }u254(102){ }u255(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 30 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u258(0){ }u259(7){ }u260(13){ }u261(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 287 to worklist
  Adding insn 30 to worklist
  Adding insn 25 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 289 to worklist
  Adding insn 46 to worklist
  Adding insn 54 to worklist
  Adding insn 291 to worklist
  Adding insn 293 to worklist
  Adding insn 76 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 295 to worklist
  Adding insn 106 to worklist
  Adding insn 101 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 119 to worklist
  Adding insn 115 to worklist
  Adding insn 122 to worklist
  Adding insn 297 to worklist
  Adding insn 136 to worklist
  Adding insn 131 to worklist
  Adding insn 127 to worklist
  Adding insn 147 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
  Adding insn 163 to worklist
  Adding insn 159 to worklist
  Adding insn 300 to worklist
  Adding insn 175 to worklist
  Adding insn 171 to worklist
  Adding insn 181 to worklist
  Adding insn 189 to worklist
  Adding insn 185 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 209 to worklist
  Adding insn 205 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 221 to worklist
  Adding insn 302 to worklist
  Adding insn 230 to worklist
  Adding insn 226 to worklist
  Adding insn 238 to worklist
  Adding insn 245 to worklist
  Adding insn 255 to worklist
Finished finding needed instructions:
processing block 30 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 254 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 6 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 7 to worklist
  Adding insn 45 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 8 to worklist
  Adding insn 104 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
processing block 19 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
  Adding insn 162 to worklist
processing block 29 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 10 to worklist
  Adding insn 243 to worklist
processing block 27 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
  Adding insn 228 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
processing block 28 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 157
  Adding insn 237 to worklist
  Adding insn 236 to worklist
processing block 26 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157
processing block 25 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
  Adding insn 215 to worklist
processing block 24 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 141 143 155 157 158
  Adding insn 208 to worklist
  Adding insn 206 to worklist
  Adding insn 204 to worklist
processing block 23 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 155 157 158
  Adding insn 199 to worklist
  Adding insn 193 to worklist
processing block 22 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 132 134 155 157 158
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 184 to worklist
processing block 21 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 131 155 157 158
  Adding insn 179 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
  Adding insn 155 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 148 153 155 157 158
  Adding insn 150 to worklist
  Adding insn 149 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 156
  Adding insn 9 to worklist
  Adding insn 134 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 286 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
  Adding insn 88 to worklist
  Adding insn 86 to worklist
processing block 20 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
  Adding insn 174 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 153 154 155 157 158 159 203
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 157 158 159 203
  Adding insn 85 to worklist
  Adding insn 77 to worklist
  Adding insn 285 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 157 158 159
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
  Adding insn 41 to worklist
  Adding insn 38 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 157 158 159
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 4 to worklist
  Adding insn 284 to worklist
  Adding insn 3 to worklist
  Adding insn 283 to worklist
  Adding insn 2 to worklist
  Adding insn 282 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 31 n_edges 44 count 43 (  1.4)

Pass 0 for finding pseudo/allocno costs


  r208 costs: LO_REGS:68 HI_REGS:68 CALLER_SAVE_REGS:68 EVEN_REG:68 GENERAL_REGS:68 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r207 costs: LO_REGS:146 HI_REGS:146 CALLER_SAVE_REGS:146 EVEN_REG:146 GENERAL_REGS:146 VFP_D0_D7_REGS:1825 VFP_LO_REGS:1825 ALL_REGS:1825 MEM:803
  r206 costs: LO_REGS:446 HI_REGS:446 CALLER_SAVE_REGS:446 EVEN_REG:446 GENERAL_REGS:446 VFP_D0_D7_REGS:5575 VFP_LO_REGS:5575 ALL_REGS:5575 MEM:2453
  r205 costs: LO_REGS:446 HI_REGS:446 CALLER_SAVE_REGS:446 EVEN_REG:446 GENERAL_REGS:446 VFP_D0_D7_REGS:5575 VFP_LO_REGS:5575 ALL_REGS:5575 MEM:2453
  r204 costs: LO_REGS:446 HI_REGS:446 CALLER_SAVE_REGS:446 EVEN_REG:446 GENERAL_REGS:446 VFP_D0_D7_REGS:5575 VFP_LO_REGS:5575 ALL_REGS:5575 MEM:2453
  r203 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1547 VFP_LO_REGS:1547 ALL_REGS:1547 MEM:715
  r200 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:576
  r199 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:522 VFP_LO_REGS:522 ALL_REGS:522 MEM:270
  r197 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:270
  r196 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:522 VFP_LO_REGS:522 ALL_REGS:522 MEM:270
  r190 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:2958 VFP_LO_REGS:2958 ALL_REGS:2958 MEM:1530
  r189 costs: LO_REGS:0 HI_REGS:210 CALLER_SAVE_REGS:210 EVEN_REG:210 GENERAL_REGS:210 VFP_D0_D7_REGS:3150 VFP_LO_REGS:3150 ALL_REGS:3150 MEM:2100
  r187 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:15
  r185 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:16
  r184 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:29 VFP_LO_REGS:29 ALL_REGS:29 MEM:15
  r183 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r181 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:525
  r177 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 MEM:1260
  r174 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r173 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1044 VFP_LO_REGS:1044 ALL_REGS:1044 MEM:540
  r172 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r171 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r169 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r168 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r167 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1102 VFP_LO_REGS:1102 ALL_REGS:1102 MEM:570
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1665
  r163 costs: LO_REGS:0 HI_REGS:222 CALLER_SAVE_REGS:222 EVEN_REG:222 GENERAL_REGS:222 VFP_D0_D7_REGS:3219 VFP_LO_REGS:3219 ALL_REGS:3219 MEM:1665
  r162 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:4683
  r159 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:4810 VFP_LO_REGS:4810 ALL_REGS:4810 MEM:1943
  r158 costs: LO_REGS:0 HI_REGS:218 CALLER_SAVE_REGS:218 EVEN_REG:218 GENERAL_REGS:218 VFP_D0_D7_REGS:3865 VFP_LO_REGS:3865 ALL_REGS:3865 MEM:1313
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21070 VFP_LO_REGS:21070 ALL_REGS:21070 MEM:12783
  r156 costs: LO_REGS:446 HI_REGS:446 CALLER_SAVE_REGS:446 EVEN_REG:446 GENERAL_REGS:446 VFP_D0_D7_REGS:6151 VFP_LO_REGS:6151 ALL_REGS:6151 MEM:3047
  r155 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:4695 VFP_LO_REGS:4695 ALL_REGS:4695 MEM:3130
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:1240 VFP_LO_REGS:1240 ALL_REGS:1240 MEM:413
  r153 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16065 VFP_LO_REGS:16065 ALL_REGS:16065 MEM:10710
  r152 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r150 costs: LO_REGS:0 HI_REGS:1926 CALLER_SAVE_REGS:1926 EVEN_REG:1926 GENERAL_REGS:1926 VFP_D0_D7_REGS:28890 VFP_LO_REGS:28890 ALL_REGS:28890 MEM:19260
  r149 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15450 VFP_LO_REGS:15450 ALL_REGS:15450 MEM:10300
  r147 costs: LO_REGS:0 HI_REGS:1856 CALLER_SAVE_REGS:1856 EVEN_REG:1856 GENERAL_REGS:1856 VFP_D0_D7_REGS:27840 VFP_LO_REGS:27840 ALL_REGS:27840 MEM:18560
  r146 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r145 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r143 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:1350 VFP_LO_REGS:1350 ALL_REGS:1350 MEM:900
  r142 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r141 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1350 VFP_LO_REGS:1350 ALL_REGS:1350 MEM:900
  r140 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r139 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r137 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r136 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r134 costs: LO_REGS:0 HI_REGS:74 CALLER_SAVE_REGS:74 EVEN_REG:74 GENERAL_REGS:74 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r133 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:750 VFP_LO_REGS:750 ALL_REGS:750 MEM:500
  r132 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r131 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:1440 MEM:960
  r129 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r128 costs: LO_REGS:0 HI_REGS:210 CALLER_SAVE_REGS:210 EVEN_REG:210 GENERAL_REGS:210 VFP_D0_D7_REGS:32070 VFP_LO_REGS:32070 ALL_REGS:32070 MEM:21380
  r125 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r121 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r115 costs: LO_REGS:0 HI_REGS:222 CALLER_SAVE_REGS:222 EVEN_REG:222 GENERAL_REGS:222 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r114 costs: LO_REGS:0 HI_REGS:222 CALLER_SAVE_REGS:222 EVEN_REG:222 GENERAL_REGS:222 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r113 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:3885 VFP_LO_REGS:3885 ALL_REGS:3885 MEM:2590


Pass 1 for finding pseudo/allocno costs

    r208: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r207: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r206: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r205: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r204: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r195: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r194: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r193: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r192: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r191: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r179: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r178: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r177: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r176: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r175: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r170: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r160: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r123: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r122: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r116: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r208 costs: GENERAL_REGS:68 VFP_D0_D7_REGS:1530 VFP_LO_REGS:1530 ALL_REGS:1020 MEM:1020
  r207 costs: GENERAL_REGS:146 VFP_D0_D7_REGS:3285 VFP_LO_REGS:3285 ALL_REGS:2190 MEM:2190
  r206 costs: GENERAL_REGS:446 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:6690 MEM:6690
  r205 costs: GENERAL_REGS:446 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:6690 MEM:6690
  r204 costs: GENERAL_REGS:446 VFP_D0_D7_REGS:10035 VFP_LO_REGS:10035 ALL_REGS:6690 MEM:6690
  r203 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1620 VFP_LO_REGS:1620 ALL_REGS:1620 MEM:1080
  r200 costs: GENERAL_REGS:0 MEM:1080
  r199 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r197 costs: GENERAL_REGS:0 MEM:360
  r196 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r190 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3060 VFP_LO_REGS:3060 ALL_REGS:3060 MEM:2040
  r189 costs: LO_REGS:0 HI_REGS:210 CALLER_SAVE_REGS:210 EVEN_REG:210 GENERAL_REGS:210 VFP_D0_D7_REGS:3150 VFP_LO_REGS:3150 ALL_REGS:3150 MEM:2100
  r187 costs: GENERAL_REGS:0 MEM:20
  r185 costs: GENERAL_REGS:0 MEM:30
  r184 costs: LO_REGS:0 HI_REGS:2 CALLER_SAVE_REGS:2 EVEN_REG:2 GENERAL_REGS:2 VFP_D0_D7_REGS:30 VFP_LO_REGS:30 ALL_REGS:30 MEM:20
  r183 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1020 VFP_LO_REGS:1020 ALL_REGS:1020 MEM:680
  r181 costs: GENERAL_REGS:0 MEM:700
  r177 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 MEM:1750
  r174 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r173 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r172 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r171 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r169 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r168 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r167 costs: LO_REGS:0 HI_REGS:76 CALLER_SAVE_REGS:76 EVEN_REG:76 GENERAL_REGS:76 VFP_D0_D7_REGS:1140 VFP_LO_REGS:1140 ALL_REGS:1140 MEM:760
  r164 costs: GENERAL_REGS:0 MEM:2220
  r163 costs: LO_REGS:0 HI_REGS:222 CALLER_SAVE_REGS:222 EVEN_REG:222 GENERAL_REGS:222 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r162 costs: GENERAL_REGS:0 MEM:6690
  r159 costs: LO_REGS:0 HI_REGS:66 CALLER_SAVE_REGS:66 EVEN_REG:66 GENERAL_REGS:66 VFP_D0_D7_REGS:5925 VFP_LO_REGS:5925 ALL_REGS:5925 MEM:3950
  r158 costs: LO_REGS:0 HI_REGS:218 CALLER_SAVE_REGS:218 EVEN_REG:218 GENERAL_REGS:218 VFP_D0_D7_REGS:4980 VFP_LO_REGS:4980 ALL_REGS:4980 MEM:3320
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22185 VFP_LO_REGS:22185 ALL_REGS:22185 MEM:14790
  r156 costs: GENERAL_REGS:446 VFP_D0_D7_REGS:10005 VFP_LO_REGS:10005 ALL_REGS:6660 MEM:6670
  r155 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:4695 VFP_LO_REGS:4695 ALL_REGS:4695 MEM:3130
  r154 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:1605 VFP_LO_REGS:1605 ALL_REGS:1605 MEM:1070
  r153 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16065 VFP_LO_REGS:16065 ALL_REGS:16065 MEM:10710
  r152 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r150 costs: LO_REGS:0 HI_REGS:1926 CALLER_SAVE_REGS:1926 EVEN_REG:1926 GENERAL_REGS:1926 VFP_D0_D7_REGS:28890 VFP_LO_REGS:28890 ALL_REGS:28890 MEM:19260
  r149 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:15450 VFP_LO_REGS:15450 ALL_REGS:15450 MEM:10300
  r147 costs: LO_REGS:0 HI_REGS:1856 CALLER_SAVE_REGS:1856 EVEN_REG:1856 GENERAL_REGS:1856 VFP_D0_D7_REGS:27840 VFP_LO_REGS:27840 ALL_REGS:27840 MEM:18560
  r146 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r145 costs: LO_REGS:0 HI_REGS:36 CALLER_SAVE_REGS:36 EVEN_REG:36 GENERAL_REGS:36 VFP_D0_D7_REGS:540 VFP_LO_REGS:540 ALL_REGS:540 MEM:360
  r143 costs: LO_REGS:0 HI_REGS:108 CALLER_SAVE_REGS:108 EVEN_REG:108 GENERAL_REGS:108 VFP_D0_D7_REGS:1350 VFP_LO_REGS:1350 ALL_REGS:1350 MEM:900
  r142 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r141 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1350 VFP_LO_REGS:1350 ALL_REGS:1350 MEM:900
  r140 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r139 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r137 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r136 costs: LO_REGS:0 HI_REGS:24 CALLER_SAVE_REGS:24 EVEN_REG:24 GENERAL_REGS:24 VFP_D0_D7_REGS:360 VFP_LO_REGS:360 ALL_REGS:360 MEM:240
  r134 costs: LO_REGS:0 HI_REGS:74 CALLER_SAVE_REGS:74 EVEN_REG:74 GENERAL_REGS:74 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r133 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:750 VFP_LO_REGS:750 ALL_REGS:750 MEM:500
  r132 costs: LO_REGS:0 HI_REGS:50 CALLER_SAVE_REGS:50 EVEN_REG:50 GENERAL_REGS:50 VFP_D0_D7_REGS:930 VFP_LO_REGS:930 ALL_REGS:930 MEM:620
  r131 costs: LO_REGS:0 HI_REGS:144 CALLER_SAVE_REGS:144 EVEN_REG:144 GENERAL_REGS:144 VFP_D0_D7_REGS:1440 VFP_LO_REGS:1440 ALL_REGS:1440 MEM:960
  r129 costs: LO_REGS:0 HI_REGS:72 CALLER_SAVE_REGS:72 EVEN_REG:72 GENERAL_REGS:72 VFP_D0_D7_REGS:1080 VFP_LO_REGS:1080 ALL_REGS:1080 MEM:720
  r128 costs: LO_REGS:0 HI_REGS:210 CALLER_SAVE_REGS:210 EVEN_REG:210 GENERAL_REGS:210 VFP_D0_D7_REGS:32070 VFP_LO_REGS:32070 ALL_REGS:32070 MEM:21380
  r125 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r121 costs: LO_REGS:0 HI_REGS:70 CALLER_SAVE_REGS:70 EVEN_REG:70 GENERAL_REGS:70 VFP_D0_D7_REGS:1050 VFP_LO_REGS:1050 ALL_REGS:1050 MEM:700
  r115 costs: LO_REGS:0 HI_REGS:222 CALLER_SAVE_REGS:222 EVEN_REG:222 GENERAL_REGS:222 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r114 costs: LO_REGS:0 HI_REGS:222 CALLER_SAVE_REGS:222 EVEN_REG:222 GENERAL_REGS:222 VFP_D0_D7_REGS:3330 VFP_LO_REGS:3330 ALL_REGS:3330 MEM:2220
  r113 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:3885 VFP_LO_REGS:3885 ALL_REGS:3885 MEM:2590

;;   ======================================================
;;   -- basic block 15 from 143 to 147 -- before reload
;;   ======================================================

;;	  0--> b  0: i 144 r189=[r157+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 143 r128=[r157+0x40]                        :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 145 r155=r189&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 146 cc=cmp(r159,0xffffffffffffffff)         :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 147 pc={(cc!=0)?L168:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 144
;;   new tail = 147

;;   ======================================================
;;   -- basic block 20 from 170 to 175 -- before reload
;;   ======================================================

;;	  0--> b  2: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 113 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  3: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 170 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 171 r129=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  1: i 174 {cc=cmp(r129&r153,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 175 pc={(cc==0)?L172:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):    86/b2:61(cost=20:prio=5)
changing bb of uid 83
  from 10 to 20
changing bb of uid 113
  from 12 to 20
changing bb of uid 114
  from 12 to 20
;;   total time = 3
;;   new head = 83
;;   new tail = 175

;;   ======================================================
;;   -- basic block 10 from 84 to 89 -- before reload
;;   ======================================================

;;	  0--> b  2: i  84 r121=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  2: i  86 r174=r203<<r155                         :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  2: i  88 {cc=cmp(r174&r121,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  2: i  89 pc={(cc==0)?L111:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 84
;;   new tail = 89

;;   ======================================================
;;   -- basic block 12 from 115 to 119 -- before reload
;;   ======================================================

;;	  0--> b  3: i 115 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  3: i 286 r208=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  3: i 117 r183=r208-r154                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  3: i 118 cc=cmp(r183,r159)                       :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  3: i 119 pc={(gtu(cc,0))?L123:pc}                :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 115
;;   new tail = 119

;;   ======================================================
;;   -- basic block 13 from 122 to 122 -- before reload
;;   ======================================================

;;	  0--> b  4: i 122 {pc={(r159!=0)?L141:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 122
;;   new tail = 122

;;   ======================================================
;;   -- basic block 17 from 152 to 156 -- before reload
;;   ======================================================

;;	  0--> b  0: i 152 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  1: i 158 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 153 r150=[r128]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 155 {cc=cmp(r150&r153,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 156 pc={(cc!=0)?L176:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
changing bb of uid 158
  from 18 to 17
;;   total time = 3
;;   new head = 152
;;   new tail = 156

;;   ======================================================
;;   -- basic block 18 from 159 to 163 -- before reload
;;   ======================================================

;;	  0--> b  1: i 159 r147=[r128]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  1: i 162 {cc=cmp(r147&r148,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  1: i 163 pc={(cc==0)?L164:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 159
;;   new tail = 163

;;   ======================================================
;;   -- basic block 2 from 282 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i  13 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 282 r204=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r157=r204                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 283 r205=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  17 r162=zxn([r157+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 284 r206=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r158=r205                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r159=r206                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 r113=zxn(r162#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 cc=cmp(r162,0x2)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  21 pc={(cc==0)?L35:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 9
;;   new head = 13
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 23 to 287 -- before reload
;;   ======================================================

;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 r163=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  28 r164=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 [r157+0x3c]=r163                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  30 [r157+0x24]=r164#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   6 r156=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 287 pc=L248                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 23
;;   new tail = 287

;;   ======================================================
;;   -- basic block 4 from 37 to 42 -- before reload
;;   ======================================================

;;	  0--> b  0: i  37 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  38 r114=[r157]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  39 r115=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  41 cc=cmp(zxt(r115,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  42 pc={(cc==0)?L50:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 37
;;   new tail = 42

;;   ======================================================
;;   -- basic block 5 from 44 to 289 -- before reload
;;   ======================================================

;;	  0--> b  0: i  44 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  45 r167=0x100                              :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  46 [r157+0x3c]=r167                        :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  47 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r156=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 289 pc=L248                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 44
;;   new tail = 289

;;   ======================================================
;;   -- basic block 6 from 52 to 54 -- before reload
;;   ======================================================

;;	  0--> b  0: i  52 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 {pc={(r158!=0)?L64:pc};clobber cc;}     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 52
;;   new tail = 54

;;   ======================================================
;;   -- basic block 7 from 56 to 291 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 r169=[r157+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  58 r168=r169&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  60 r153=r113<<r168                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 291 pc=L72                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 56
;;   new tail = 291

;;   ======================================================
;;   -- basic block 8 from 66 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 r172=[r157+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 r173=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  68 r171=r172&0x1f                          :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  70 r153=r173<<r171                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 66
;;   new tail = 71

;;   ======================================================
;;   -- basic block 9 from 74 to 293 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 loc r153                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  76 {r0=call [`HAL_GetTick'];use 0;clobber lr;}:cortex_m4_ex*3:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 285 r207=r0                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  77 r154=r207                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  78 loc r154                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  79 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  85 r203=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 293 pc=L141                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 74
;;   new tail = 293

;;   ======================================================
;;   -- basic block 11 from 91 to 295 -- before reload
;;   ======================================================

;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 r177=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  93 r125=r177<<r155                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 104 r181=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  94 [r128+0x4]=r125                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   8 r156=r177                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  97 [r157+0x3c]=r177                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  98 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 106 [r157+0x24]=r181#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 101 [r157+0x25]=r177#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 102 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 107 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 108 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 295 pc=L248                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 91
;;   new tail = 295

;;   ======================================================
;;   -- basic block 14 from 125 to 297 -- before reload
;;   ======================================================

;;	  0--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 129 r185=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 126 r184=0x20                               :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i 134 r187=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 127 [r157+0x3c]=r184                        :cortex_m4_a:@GENERAL_REGS+0(-1)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 128 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 136 [r157+0x24]=r187#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 131 [r157+0x25]=r185#0                      :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i 132 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 133 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 137 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 138 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   9 r156=r185                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 297 pc=L248                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 7
;;   new head = 125
;;   new tail = 297

;;   ======================================================
;;   -- basic block 16 from 149 to 150 -- before reload
;;   ======================================================

;;	  0--> b  0: i 149 r190=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 150 r148=r190<<r155                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 149
;;   new tail = 150

;;   ======================================================
;;   -- basic block 19 from 300 to 300 -- before reload
;;   ======================================================

;;	  0--> b  0: i 300 pc=L160                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 300
;;   new tail = 300

;;   ======================================================
;;   -- basic block 21 from 178 to 181 -- before reload
;;   ======================================================

;;	  0--> b  0: i 178 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 179 r131=[r157+0x54]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 181 {pc={(r131==0)?L201:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 178
;;   new tail = 181

;;   ======================================================
;;   -- basic block 22 from 183 to 189 -- before reload
;;   ======================================================

;;	  0--> b  0: i 183 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 184 r132=[r157+0x58]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 186 r134=[r157+0x5c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 185 r133=[r132]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 188 {cc=cmp(r133&r134,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 189 pc={(cc==0)?L201:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 183
;;   new tail = 189

;;   ======================================================
;;   -- basic block 23 from 191 to 200 -- before reload
;;   ======================================================

;;	  0--> b  0: i 191 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 192 r136=[r131]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 193 r137=r136|0x100                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 194 [r131]=r137                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 195 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 196 [r132+0x4]=r134                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 197 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 198 r139=[r157+0x3c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  7--> b  0: i 199 r140=r139|0x400                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 200 [r157+0x3c]=r140                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 191
;;   new tail = 200

;;   ======================================================
;;   -- basic block 24 from 203 to 209 -- before reload
;;   ======================================================

;;	  0--> b  0: i 203 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 204 r141=[r157+0x4c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 206 r143=[r157+0x50]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 205 r142=[r141]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  4--> b  0: i 208 {cc=cmp(r142&r143,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 209 pc={(cc==0)?L217:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 203
;;   new tail = 209

;;   ======================================================
;;   -- basic block 25 from 211 to 216 -- before reload
;;   ======================================================

;;	  0--> b  0: i 211 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 212 [r141+0x4]=r143                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 213 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 214 r145=[r157+0x3c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 215 r146=r145|0x200                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 216 [r157+0x3c]=r146                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 211
;;   new tail = 216

;;   ======================================================
;;   -- basic block 26 from 219 to 221 -- before reload
;;   ======================================================

;;	  0--> b  0: i 219 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 221 {pc={(r158!=0)?L233:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 219
;;   new tail = 221

;;   ======================================================
;;   -- basic block 27 from 223 to 302 -- before reload
;;   ======================================================

;;	  0--> b  0: i 223 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 224 r196=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 225 r149=r196<<r155                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 228 r197=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 226 [r128+0x4]=r149                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  3--> b  0: i 227 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 230 [r157+0x25]=r197#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 302 pc=L239                                 :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 223
;;   new tail = 302

;;   ======================================================
;;   -- basic block 28 from 235 to 238 -- before reload
;;   ======================================================

;;	  0--> b  0: i 235 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 236 r199=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 237 r152=r199<<r155                         :cortex_m4_ex:GENERAL_REGS+1(-1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 238 [r128+0x4]=r152                         :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 235
;;   new tail = 238

;;   ======================================================
;;   -- basic block 29 from 241 to 10 -- before reload
;;   ======================================================

;;	  0--> b  0: i 241 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 242 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 243 r200=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 245 [r157+0x24]=r200#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 246 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 247 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r156=r200                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 241
;;   new tail = 10

;;   ======================================================
;;   -- basic block 30 from 254 to 255 -- before reload
;;   ======================================================

;;	  0--> b  0: i 254 r0=r156                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 255 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 254
;;   new tail = 255


;; Procedure interblock/speculative motions == 4/4 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_PollForTransfer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d,1u} r3={3d} r7={1d,30u} r12={4d} r13={1d,32u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={16d,10u} r101={2d} r102={1d,30u} r103={1d,29u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r121={1d,1u} r125={1d,1u} r128={1d,7u} r129={1d,1u} r131={1d,3u} r132={1d,2u} r133={1d,1u} r134={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={2d,5u} r154={1d,2u} r155={1d,5u,5e} r156={5d,1u} r157={1d,26u} r158={1d,2u} r159={1d,3u} r162={1d,2u} r163={1d,1u} r164={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r171={1d,1u,1e} r172={1d,1u} r173={1d,1u} r174={1d,1u} r177={1d,4u} r181={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,2u} r187={1d,1u} r189={1d,1u} r190={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,2u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} 
;;    total ref usage 526{267d,253u,6e} in 175{173 regular + 2 call} insns.
(note 1 0 11 NOTE_INSN_DELETED)
(note 11 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 11 13 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 13 5 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":614:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":615:3 -1
     (nil))
(debug_insn 15 14 282 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:3 -1
     (nil))
(insn 282 15 2 2 (set (reg:SI 204)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 282 283 2 (set (reg/v/f:SI 157 [ hdma ])
        (reg:SI 204)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 204)
        (nil)))
(insn 283 2 17 2 (set (reg:SI 205)
        (reg:SI 1 r1 [ CompleteLevel ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CompleteLevel ])
        (nil)))
(insn 17 283 284 2 (set (reg:SI 162 [ hdma_53(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:33 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 284 17 3 2 (set (reg:SI 206)
        (reg:SI 2 r2 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Timeout ])
        (nil)))
(insn 3 284 4 2 (set (reg/v:SI 158 [ CompleteLevel ])
        (reg:SI 205)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
(insn 4 3 19 2 (set (reg/v:SI 159 [ Timeout ])
        (reg:SI 206)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":613:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))
(insn 19 4 20 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (subreg:QI (reg:SI 162 [ hdma_53(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:33 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 162 [ hdma_53(D)->State ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 162 [ hdma_53(D)->State ])
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":617:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 35)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":620:5 -1
     (nil))
(insn 24 23 28 3 (set (reg:SI 163)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":620:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 24 25 3 (set (reg:SI 164)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 28 26 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 163)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":620:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 -1
     (nil))
(debug_insn 27 26 30 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 -1
     (nil))
(insn 30 27 31 3 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":621:5 -1
     (nil))
(debug_insn 32 31 6 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":622:5 -1
     (nil))
(insn 6 32 287 3 (set (reg:SI 156 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":622:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 287 6 288 3 (set (pc)
        (label_ref 248)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":622:12 284 {*arm_jump}
     (nil)
 -> 248)
(barrier 288 287 35)
(code_label 35 288 36 4 84 (nil) [1 uses])
(note 36 35 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 40 36 37 4 NOTE_INSN_DELETED)
(debug_insn 37 40 38 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:3 -1
     (nil))
(insn 38 37 39 4 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 157 [ hdma ]) [6 hdma_53(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 41 4 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
        (nil)))
(insn 41 39 42 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _3 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 42 41 43 4 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":626:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 50)
(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":628:5 -1
     (nil))
(insn 45 44 46 5 (set (reg:SI 167)
        (const_int 256 [0x100])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":628:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 5 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 167)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":628:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(debug_insn 47 46 7 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":629:5 -1
     (nil))
(insn 7 47 289 5 (set (reg:SI 156 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":629:12 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 289 7 290 5 (set (pc)
        (label_ref 248)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":629:12 284 {*arm_jump}
     (nil)
 -> 248)
(barrier 290 289 50)
(code_label 50 290 51 6 86 (nil) [1 uses])
(note 51 50 53 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 53 51 52 6 NOTE_INSN_DELETED)
(debug_insn 52 53 54 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":633:3 -1
     (nil))
(jump_insn 54 52 55 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 158 [ CompleteLevel ])
                        (const_int 0 [0]))
                    (label_ref 64)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":633:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 64)
(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 56 55 57 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:5 -1
     (nil))
(insn 57 56 58 7 (set (reg:SI 169 [ hdma_53(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_53(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 7 (set (reg:SI 168)
        (and:SI (reg:SI 169 [ hdma_53(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:58 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 169 [ hdma_53(D)->ChannelIndex ])
        (nil)))
(insn 60 58 61 7 (set (reg/v:SI 153 [ temp ])
        (ashift:SI (reg:SI 113 [ _1 ])
            (reg:SI 168))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(debug_insn 61 60 291 7 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":637:10 -1
     (nil))
(jump_insn 291 61 292 7 (set (pc)
        (label_ref 72)) 284 {*arm_jump}
     (nil)
 -> 72)
(barrier 292 291 64)
(code_label 64 292 65 8 87 (nil) [1 uses])
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:5 -1
     (nil))
(insn 67 66 69 8 (set (reg:SI 172 [ hdma_53(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_53(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 69 67 68 8 (set (reg:SI 173)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 69 70 8 (set (reg:SI 171)
        (and:SI (reg:SI 172 [ hdma_53(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:58 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 172 [ hdma_53(D)->ChannelIndex ])
        (nil)))
(insn 70 68 71 8 (set (reg/v:SI 153 [ temp ])
        (ashift:SI (reg:SI 173)
            (reg:SI 171))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:10 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_DEAD (reg:SI 171)
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 171))
                (nil)))))
(debug_insn 71 70 72 8 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":642:10 -1
     (nil))
(code_label 72 71 73 9 88 (nil) [1 uses])
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 75 9 (var_location:SI temp (reg/v:SI 153 [ temp ])) -1
     (nil))
(debug_insn 75 74 76 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:3 -1
     (nil))
(call_insn 76 75 285 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 285 76 77 9 (set (reg:SI 207)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 77 285 78 9 (set (reg/v:SI 154 [ tickstart ])
        (reg:SI 207)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(debug_insn 78 77 79 9 (var_location:SI tickstart (reg/v:SI 154 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":646:15 -1
     (nil))
(debug_insn 79 78 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:3 -1
     (nil))
(insn 85 79 293 9 (set (reg:SI 203)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 293 85 294 9 (set (pc)
        (label_ref 141)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 284 {*arm_jump}
     (nil)
 -> 141)
(barrier 294 293 172)
(code_label 172 294 82 10 96 (nil) [1 uses])
(note 82 172 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 87 82 84 10 NOTE_INSN_DELETED)
(insn 84 87 86 10 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 86 84 88 10 (set (reg:SI 174)
        (ashift:SI (reg:SI 203)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 8 [0x8])
            (reg:SI 155 [ _93 ]))
        (nil)))
(insn 88 86 89 10 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 174)
                        (reg:SI 121 [ _9 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
            (nil))))
(jump_insn 89 88 160 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 111)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1034442876 (nil)))
 -> 111)
(code_label 160 89 90 11 94 (nil) [1 uses])
(note 90 160 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:7 -1
     (nil))
(insn 92 91 93 11 (set (reg:SI 177)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:60 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 92 104 11 (set (reg:SI 125 [ _14 ])
        (ashift:SI (reg:SI 177)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:60 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 155 [ _93 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 155 [ _93 ]))
            (nil))))
(insn 104 93 94 11 (set (reg:SI 181)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 104 95 11 (set (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 4 [0x4])) [1 _17->IFCR+0 S4 A32])
        (reg:SI 125 [ _14 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":655:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
        (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
            (nil))))
(debug_insn 95 94 8 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":658:7 -1
     (nil))
(insn 8 95 97 11 (set (reg:SI 156 [ <retval> ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":666:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(insn 97 8 98 11 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":658:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 98 97 106 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":661:7 -1
     (nil))
(insn 106 98 101 11 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 181) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(insn 101 106 102 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 177) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":661:19 263 {*arm_movqi_insn}
     (nil))
(debug_insn 102 101 103 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 -1
     (nil))
(debug_insn 103 102 107 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 -1
     (nil))
(debug_insn 107 103 108 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":664:7 -1
     (nil))
(debug_insn 108 107 295 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":666:7 -1
     (nil))
(jump_insn 295 108 296 11 (set (pc)
        (label_ref 248)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":666:14 284 {*arm_jump}
     (nil)
 -> 248)
(barrier 296 295 111)
(code_label 111 296 112 12 90 (nil) [1 uses])
(note 112 111 116 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 116 112 115 12 NOTE_INSN_DELETED)
(call_insn 115 116 286 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006cd1f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 286 115 117 12 (set (reg:SI 208)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 117 286 118 12 (set (reg:SI 183)
        (minus:SI (reg:SI 208)
            (reg/v:SI 154 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 208)
        (nil)))
(insn 118 117 119 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 183)
            (reg/v:SI 159 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))
(jump_insn 119 118 120 12 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 123)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 29527908 (nil)))
 -> 123)
(note 120 119 121 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 121 120 122 13 NOTE_INSN_DELETED)
(jump_insn 122 121 123 13 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 159 [ Timeout ])
                        (const_int 0 [0]))
                    (label_ref:SI 141)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:51 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1044213924 (nil)))
 -> 141)
(code_label 123 122 124 14 91 (nil) [1 uses])
(note 124 123 125 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 125 124 129 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":674:9 -1
     (nil))
(insn 129 125 126 14 (set (reg:SI 185)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":677:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 129 134 14 (set (reg:SI 184)
        (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":674:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 134 126 127 14 (set (reg:SI 187)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 134 128 14 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 184)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":674:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))
(debug_insn 128 127 136 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":677:9 -1
     (nil))
(insn 136 128 131 14 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 187) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
            (nil))))
(insn 131 136 132 14 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":677:21 263 {*arm_movqi_insn}
     (nil))
(debug_insn 132 131 133 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 -1
     (nil))
(debug_insn 133 132 137 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 -1
     (nil))
(debug_insn 137 133 138 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":680:9 -1
     (nil))
(debug_insn 138 137 9 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":682:9 -1
     (nil))
(insn 9 138 297 14 (set (reg:SI 156 [ <retval> ])
        (reg:SI 185)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":682:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(jump_insn 297 9 298 14 (set (pc)
        (label_ref 248)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":682:16 284 {*arm_jump}
     (nil)
 -> 248)
(barrier 298 297 141)
(code_label 141 298 142 15 89 (nil) [2 uses])
(note 142 141 144 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 144 142 143 15 (set (reg:SI 189 [ hdma_53(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_53(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:92 728 {*thumb2_movsi_vfp}
     (nil))
(insn 143 144 145 15 (set (reg/f:SI 128 [ _17 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_53(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 145 143 146 15 (set (reg:SI 155 [ _93 ])
        (and:SI (reg:SI 189 [ hdma_53(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:92 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 189 [ hdma_53(D)->ChannelIndex ])
        (nil)))
(insn 146 145 147 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 159 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 147 146 148 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 168)
(note 148 147 149 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 149 148 150 16 (set (reg:SI 190)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 164 16 (set (reg:SI 148 [ _40 ])
        (ashift:SI (reg:SI 190)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:69 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 190)
        (expr_list:REG_EQUAL (ashift:SI (const_int 8 [0x8])
                (reg:SI 155 [ _93 ]))
            (nil))))
(code_label 164 150 151 17 95 (nil) [1 uses])
(note 151 164 154 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(note 154 151 152 17 NOTE_INSN_DELETED)
(debug_insn 152 154 158 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 -1
     (nil))
(debug_insn 158 152 153 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:5 -1
     (nil))
(insn 153 158 155 17 (set (reg:SI 150 [ _42 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 155 153 156 17 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 150 [ _42 ])
                        (reg/v:SI 153 [ temp ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 150 [ _42 ])
        (nil)))
(jump_insn 156 155 157 17 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 176)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 176)
(note 157 156 161 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 161 157 159 18 NOTE_INSN_DELETED)
(insn 159 161 162 18 (set (reg:SI 147 [ _39 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 162 159 163 18 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 147 [ _39 ])
                        (reg:SI 148 [ _40 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 147 [ _39 ])
        (nil)))
(jump_insn 163 162 299 18 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1034442876 (nil)))
 -> 164)
(note 299 163 300 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(jump_insn 300 299 301 19 (set (pc)
        (label_ref 160)) 284 {*arm_jump}
     (nil)
 -> 160)
(barrier 301 300 168)
(code_label 168 301 169 20 92 (nil) [1 uses])
(note 169 168 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(note 173 169 83 20 NOTE_INSN_DELETED)
(debug_insn 83 173 113 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":650:5 -1
     (nil))
(debug_insn 113 83 114 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":669:5 -1
     (nil))
(debug_insn 114 113 170 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":671:7 -1
     (nil))
(debug_insn 170 114 171 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 -1
     (nil))
(insn 171 170 174 20 (set (reg:SI 129 [ _18 ])
        (mem/v:SI (reg/f:SI 128 [ _17 ]) [1 _17->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:37 728 {*thumb2_movsi_vfp}
     (nil))
(insn 174 171 175 20 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 129 [ _18 ])
                        (reg/v:SI 153 [ temp ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
        (nil)))
(jump_insn 175 174 176 20 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 172)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":648:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1034442876 (nil)))
 -> 172)
(code_label 176 175 177 21 93 (nil) [1 uses])
(note 177 176 180 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(note 180 177 178 21 NOTE_INSN_DELETED)
(debug_insn 178 180 179 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:3 -1
     (nil))
(insn 179 178 181 21 (set (reg/f:SI 131 [ _20 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 84 [0x54])) [2 hdma_53(D)->DMAmuxRequestGen+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:11 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 181 179 182 21 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 131 [ _20 ])
                        (const_int 0 [0]))
                    (label_ref:SI 201)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":688:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 201)
(note 182 181 187 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 187 182 183 22 NOTE_INSN_DELETED)
(debug_insn 183 187 184 22 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:5 -1
     (nil))
(insn 184 183 186 22 (set (reg/f:SI 132 [ _21 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 88 [0x58])) [3 hdma_53(D)->DMAmuxRequestGenStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 186 184 185 22 (set (reg:SI 134 [ _23 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 92 [0x5c])) [1 hdma_53(D)->DMAmuxRequestGenStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:51 728 {*thumb2_movsi_vfp}
     (nil))
(insn 185 186 188 22 (set (reg:SI 133 [ _22 ])
        (mem/v:SI (reg/f:SI 132 [ _21 ]) [1 _21->RGSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:38 728 {*thumb2_movsi_vfp}
     (nil))
(insn 188 185 189 22 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 133 [ _22 ])
                        (reg:SI 134 [ _23 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:8 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 133 [ _22 ])
        (nil)))
(jump_insn 189 188 190 22 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 201)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":691:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 201)
(note 190 189 191 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 191 190 192 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:7 -1
     (nil))
(insn 192 191 193 23 (set (reg:SI 136 [ _26 ])
        (mem/v:SI (reg/f:SI 131 [ _20 ]) [1 _20->RGCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 193 192 194 23 (set (reg:SI 137 [ _28 ])
        (ior:SI (reg:SI 136 [ _26 ])
            (const_int 256 [0x100]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:36 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _26 ])
        (nil)))
(insn 194 193 195 23 (set (mem/v:SI (reg/f:SI 131 [ _20 ]) [1 _20->RGCR+0 S4 A32])
        (reg:SI 137 [ _28 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":694:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _28 ])
        (expr_list:REG_DEAD (reg/f:SI 131 [ _20 ])
            (nil))))
(debug_insn 195 194 196 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":697:7 -1
     (nil))
(insn 196 195 197 23 (set (mem/v:SI (plus:SI (reg/f:SI 132 [ _21 ])
                (const_int 4 [0x4])) [1 _21->RGCFR+0 S4 A32])
        (reg:SI 134 [ _23 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":697:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _23 ])
        (expr_list:REG_DEAD (reg/f:SI 132 [ _21 ])
            (nil))))
(debug_insn 197 196 198 23 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:7 -1
     (nil))
(insn 198 197 199 23 (set (reg:SI 139 [ _31 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 23 (set (reg:SI 140 [ _32 ])
        (ior:SI (reg:SI 139 [ _31 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:23 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _31 ])
        (nil)))
(insn 200 199 201 23 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 140 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":700:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _32 ])
        (nil)))
(code_label 201 200 202 24 97 (nil) [2 uses])
(note 202 201 207 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(note 207 202 203 24 NOTE_INSN_DELETED)
(debug_insn 203 207 204 24 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:3 -1
     (nil))
(insn 204 203 206 24 (set (reg/f:SI 141 [ _33 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 76 [0x4c])) [12 hdma_53(D)->DMAmuxChannelStatus+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 206 204 205 24 (set (reg:SI 143 [ _35 ])
        (mem:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 80 [0x50])) [1 hdma_53(D)->DMAmuxChannelStatusMask+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:45 728 {*thumb2_movsi_vfp}
     (nil))
(insn 205 206 208 24 (set (reg:SI 142 [ _34 ])
        (mem/v:SI (reg/f:SI 141 [ _33 ]) [1 _33->CSR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 205 209 24 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 142 [ _34 ])
                        (reg:SI 143 [ _35 ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:6 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 142 [ _34 ])
        (nil)))
(jump_insn 209 208 210 24 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 217)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":705:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 217)
(note 210 209 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 211 210 212 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":708:5 -1
     (nil))
(insn 212 211 213 25 (set (mem/v:SI (plus:SI (reg/f:SI 141 [ _33 ])
                (const_int 4 [0x4])) [1 _33->CFR+0 S4 A32])
        (reg:SI 143 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":708:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143 [ _35 ])
        (expr_list:REG_DEAD (reg/f:SI 141 [ _33 ])
            (nil))))
(debug_insn 213 212 214 25 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:5 -1
     (nil))
(insn 214 213 215 25 (set (reg:SI 145 [ _37 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 25 (set (reg:SI 146 [ _38 ])
        (ior:SI (reg:SI 145 [ _37 ])
            (const_int 512 [0x200]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:21 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145 [ _37 ])
        (nil)))
(insn 216 215 217 25 (set (mem/v:SI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_53(D)->ErrorCode+0 S4 A32])
        (reg:SI 146 [ _38 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":711:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _38 ])
        (nil)))
(code_label 217 216 218 26 98 (nil) [1 uses])
(note 218 217 220 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(note 220 218 219 26 NOTE_INSN_DELETED)
(debug_insn 219 220 221 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":714:3 -1
     (nil))
(jump_insn 221 219 222 26 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 158 [ CompleteLevel ])
                        (const_int 0 [0]))
                    (label_ref 233)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":714:6 1025 {*thumb2_cbnz}
     (expr_list:REG_DEAD (reg/v:SI 158 [ CompleteLevel ])
        (expr_list:REG_UNUSED (reg:CC 100 cc)
            (int_list:REG_BR_PROB 536870916 (nil))))
 -> 233)
(note 222 221 223 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 223 222 224 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:5 -1
     (nil))
(insn 224 223 225 27 (set (reg:SI 196)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 225 224 228 27 (set (reg:SI 149 [ _41 ])
        (ashift:SI (reg:SI 196)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 155 [ _93 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 155 [ _93 ]))
                (nil)))))
(insn 228 225 226 27 (set (reg:SI 197)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":721:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 228 227 27 (set (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 4 [0x4])) [1 _17->IFCR+0 S4 A32])
        (reg:SI 149 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":717:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149 [ _41 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
            (nil))))
(debug_insn 227 226 230 27 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":721:5 -1
     (nil))
(insn 230 227 302 27 (set (mem/v:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_53(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 197) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":721:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(jump_insn 302 230 303 27 (set (pc)
        (label_ref 239)) 284 {*arm_jump}
     (nil)
 -> 239)
(barrier 303 302 233)
(code_label 233 303 234 28 99 (nil) [1 uses])
(note 234 233 235 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 235 234 236 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:5 -1
     (nil))
(insn 236 235 237 28 (set (reg:SI 199)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 28 (set (reg:SI 152 [ _44 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 155 [ _93 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg:SI 155 [ _93 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 155 [ _93 ]))
                (nil)))))
(insn 238 237 239 28 (set (mem/v:SI (plus:SI (reg/f:SI 128 [ _17 ])
                (const_int 4 [0x4])) [1 _17->IFCR+0 S4 A32])
        (reg:SI 152 [ _44 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":726:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152 [ _44 ])
        (expr_list:REG_DEAD (reg/f:SI 128 [ _17 ])
            (nil))))
(code_label 239 238 240 29 100 (nil) [1 uses])
(note 240 239 241 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 241 240 242 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 -1
     (nil))
(debug_insn 242 241 243 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 -1
     (nil))
(insn 243 242 245 29 (set (reg:SI 200)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 245 243 246 29 (set (mem:QI (plus:SI (reg/v/f:SI 157 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_53(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 200) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/v/f:SI 157 [ hdma ])
        (nil)))
(debug_insn 246 245 247 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":730:3 -1
     (nil))
(debug_insn 247 246 10 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":732:3 -1
     (nil))
(insn 10 247 248 29 (set (reg:SI 156 [ <retval> ])
        (reg:SI 200)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":732:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 200)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(code_label 248 10 249 30 85 (nil) [4 uses])
(note 249 248 254 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 254 249 255 30 (set (reg/i:SI 0 r0)
        (reg:SI 156 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":733:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156 [ <retval> ])
        (nil)))
(insn 255 254 304 30 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":733:1 -1
     (nil))
(note 304 255 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_IRQHandler (HAL_DMA_IRQHandler, funcdef_no=336, decl_uid=7629, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 29 count 19 (    1)


HAL_DMA_IRQHandler

Dataflow summary:
def_info->table_size = 319, use_info->table_size = 170
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,4u} r1={4d} r2={4d} r3={4d} r7={1d,18u} r12={6d} r13={1d,21u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,8u} r101={3d} r102={1d,18u} r103={1d,17u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r114={1d,9u} r116={1d,4u,4e} r117={1d,2u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,4u} r141={1d,4u} r142={1d,14u} r143={1d,1u} r144={1d,1u} r148={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r160={1d,3u} r164={1d,1u} r166={1d,1u} 
;;    total ref usage 472{312d,156u,4e} in 96{93 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d10(1){ }d14(2){ }d18(3){ }d19(7){ }d26(13){ }d30(14){ }d37(16){ }d41(17){ }d45(18){ }d49(19){ }d53(20){ }d57(21){ }d61(22){ }d65(23){ }d69(24){ }d73(25){ }d77(26){ }d81(27){ }d85(28){ }d89(29){ }d93(30){ }d97(31){ }d271(102){ }d272(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 116 117 140 141 142 143 144 166
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 114 116 117 140 141 142 143 144 166
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142

( 2 )->[3]->( 4 8 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ }u21(13){ }u22(102){ }u23(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142

( 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(7){ }u28(13){ }u29(102){ }u30(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; live  gen 	 100 [cc] 120
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(7){ }u36(13){ }u37(102){ }u38(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 122 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
;; live  gen 	 122 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142

( 5 4 )->[6]->( 7 18 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; lr  def 	 100 [cc] 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
;; live  gen 	 124
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142

( 6 )->[7]->( 1 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 2 3 )->[8]->( 9 14 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140
;; lr  def 	 100 [cc] 125 148
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; live  gen 	 100 [cc] 125 148
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142

( 8 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142

( 9 )->[10]->( 11 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 100 [cc] 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; live  gen 	 100 [cc] 128
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142

( 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u86(7){ }u87(13){ }u88(102){ }u89(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 142
;; lr  def 	 130 131 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
;; live  gen 	 130 131 152
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142

( 11 10 )->[12]->( 13 18 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u96(7){ }u97(13){ }u98(102){ }u99(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; lr  def 	 100 [cc] 132 154
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
;; live  gen 	 132 154
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142

( 12 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 8 9 )->[14]->( 15 18 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u115(7){ }u116(13){ }u117(102){ }u118(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 140
;; lr  def 	 100 [cc] 156 157
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 140 141 142
;; live  gen 	 100 [cc] 156 157
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142

( 14 )->[15]->( 16 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u126(7){ }u127(13){ }u128(102){ }u129(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
;; live  gen 	 100 [cc]
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142

( 15 )->[16]->( 17 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(7){ }u134(13){ }u135(102){ }u136(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; lr  def 	 100 [cc] 136 137 138 139 160 164
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
;; live  gen 	 136 137 138 139 160 164
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142

( 16 )->[17]->( 1 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u155(7){ }u156(13){ }u157(102){ }u158(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 16 6 12 14 15 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u163(7){ }u164(13){ }u165(102){ }u166(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 17 7 13 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u167(7){ }u168(13){ }u169(102){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 25 to worklist
  Adding insn 31 to worklist
  Adding insn 28 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 52 to worklist
  Adding insn 61 to worklist
  Adding insn 65 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 95 to worklist
  Adding insn 89 to worklist
  Adding insn 84 to worklist
  Adding insn 99 to worklist
  Adding insn 108 to worklist
  Adding insn 112 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 142 to worklist
Finished finding needed instructions:
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 51 to worklist
processing block 18 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 142
  Adding insn 42 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 142
  Adding insn 35 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 117 142
  Adding insn 30 to worklist
processing block 13 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 98 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 132 142
  Adding insn 92 to worklist
  Adding insn 87 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 125 142
  Adding insn 78 to worklist
  Adding insn 75 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 125 142
  Adding insn 70 to worklist
processing block 17 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 141 to worklist
processing block 16 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 139 142
  Adding insn 136 to worklist
  Adding insn 131 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
processing block 15 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 142
  Adding insn 111 to worklist
processing block 14 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 141 142
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
  Adding insn 64 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 125 140 141 142
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
  Adding insn 24 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 116 117 140 141 142
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
  Adding insn 201 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 19 n_edges 29 count 19 (    1)

Pass 0 for finding pseudo/allocno costs


  r166 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r164 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2100
  r160 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 MEM:4900
  r157 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16298 VFP_LO_REGS:16298 ALL_REGS:16298 MEM:8430
  r156 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:16860 VFP_LO_REGS:16860 ALL_REGS:16860 MEM:11240
  r154 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2805
  r152 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:1395
  r148 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:21750 VFP_LO_REGS:21750 ALL_REGS:21750 MEM:11250
  r144 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: LO_REGS:808 HI_REGS:808 CALLER_SAVE_REGS:808 EVEN_REG:808 GENERAL_REGS:808 VFP_D0_D7_REGS:80215 VFP_LO_REGS:80215 ALL_REGS:80215 MEM:47810
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:32340 VFP_LO_REGS:32340 ALL_REGS:32340 MEM:21560
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49680 VFP_LO_REGS:49680 ALL_REGS:49680 MEM:33120
  r139 costs: LO_REGS:196 HI_REGS:756 CALLER_SAVE_REGS:560 EVEN_REG:756 GENERAL_REGS:756 VFP_D0_D7_REGS:5670 VFP_LO_REGS:5670 ALL_REGS:5670 MEM:3780
  r138 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 VFP_D0_D7_REGS:4200 VFP_LO_REGS:4200 ALL_REGS:4200 MEM:2800
  r137 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 VFP_D0_D7_REGS:4200 VFP_LO_REGS:4200 ALL_REGS:4200 MEM:2800
  r136 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 VFP_D0_D7_REGS:4200 VFP_LO_REGS:4200 ALL_REGS:4200 MEM:2800
  r132 costs: LO_REGS:262 HI_REGS:1010 CALLER_SAVE_REGS:748 EVEN_REG:1010 GENERAL_REGS:1010 VFP_D0_D7_REGS:7575 VFP_LO_REGS:7575 ALL_REGS:7575 MEM:5050
  r131 costs: LO_REGS:0 HI_REGS:186 CALLER_SAVE_REGS:186 EVEN_REG:186 GENERAL_REGS:186 VFP_D0_D7_REGS:2790 VFP_LO_REGS:2790 ALL_REGS:2790 MEM:1860
  r130 costs: LO_REGS:0 HI_REGS:186 CALLER_SAVE_REGS:186 EVEN_REG:186 GENERAL_REGS:186 VFP_D0_D7_REGS:2790 VFP_LO_REGS:2790 ALL_REGS:2790 MEM:1860
  r128 costs: LO_REGS:0 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:5610 VFP_LO_REGS:5610 ALL_REGS:5610 MEM:3740
  r125 costs: LO_REGS:0 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:25305 VFP_LO_REGS:25305 ALL_REGS:25305 MEM:16870
  r124 costs: LO_REGS:350 HI_REGS:1350 CALLER_SAVE_REGS:1000 EVEN_REG:1350 GENERAL_REGS:1350 VFP_D0_D7_REGS:10125 VFP_LO_REGS:10125 ALL_REGS:10125 MEM:6750
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:22500
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:51780 VFP_LO_REGS:51780 ALL_REGS:51780 MEM:34520
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:47295 VFP_LO_REGS:47295 ALL_REGS:47295 MEM:31530
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:38655 VFP_LO_REGS:38655 ALL_REGS:38655 MEM:25770


Pass 1 for finding pseudo/allocno costs

    r166: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r162: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r161: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r158: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r151: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r150: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r149: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r146: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r145: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r134: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r133: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r126: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r166 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r164 costs: GENERAL_REGS:0 MEM:2800
  r160 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 MEM:5600
  r157 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16860 VFP_LO_REGS:16860 ALL_REGS:16860 MEM:11240
  r156 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:16860 VFP_LO_REGS:16860 ALL_REGS:16860 MEM:11240
  r154 costs: GENERAL_REGS:0 MEM:3740
  r152 costs: GENERAL_REGS:0 MEM:1860
  r148 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:22500 VFP_LO_REGS:22500 ALL_REGS:22500 MEM:15000
  r144 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r143 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r142 costs: GENERAL_REGS:808 VFP_D0_D7_REGS:91275 VFP_LO_REGS:91275 ALL_REGS:85215 MEM:60850
  r141 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:32340 VFP_LO_REGS:32340 ALL_REGS:32340 MEM:21560
  r140 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:49680 VFP_LO_REGS:49680 ALL_REGS:49680 MEM:33120
  r139 costs: LO_REGS:392 HI_REGS:952 CALLER_SAVE_REGS:756 EVEN_REG:952 GENERAL_REGS:952 VFP_D0_D7_REGS:5866 VFP_LO_REGS:5866 ALL_REGS:5866 MEM:3976
  r138 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 VFP_D0_D7_REGS:4200 VFP_LO_REGS:4200 ALL_REGS:4200 MEM:2800
  r137 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 VFP_D0_D7_REGS:4200 VFP_LO_REGS:4200 ALL_REGS:4200 MEM:2800
  r136 costs: LO_REGS:0 HI_REGS:280 CALLER_SAVE_REGS:280 EVEN_REG:280 GENERAL_REGS:280 VFP_D0_D7_REGS:4200 VFP_LO_REGS:4200 ALL_REGS:4200 MEM:2800
  r132 costs: LO_REGS:524 HI_REGS:1272 CALLER_SAVE_REGS:1010 EVEN_REG:1272 GENERAL_REGS:1272 VFP_D0_D7_REGS:7837 VFP_LO_REGS:7837 ALL_REGS:7837 MEM:5312
  r131 costs: LO_REGS:0 HI_REGS:186 CALLER_SAVE_REGS:186 EVEN_REG:186 GENERAL_REGS:186 VFP_D0_D7_REGS:2790 VFP_LO_REGS:2790 ALL_REGS:2790 MEM:1860
  r130 costs: LO_REGS:0 HI_REGS:186 CALLER_SAVE_REGS:186 EVEN_REG:186 GENERAL_REGS:186 VFP_D0_D7_REGS:2790 VFP_LO_REGS:2790 ALL_REGS:2790 MEM:1860
  r128 costs: LO_REGS:0 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:5610 VFP_LO_REGS:5610 ALL_REGS:5610 MEM:3740
  r125 costs: LO_REGS:0 HI_REGS:374 CALLER_SAVE_REGS:374 EVEN_REG:374 GENERAL_REGS:374 VFP_D0_D7_REGS:25305 VFP_LO_REGS:25305 ALL_REGS:25305 MEM:16870
  r124 costs: LO_REGS:700 HI_REGS:1700 CALLER_SAVE_REGS:1350 EVEN_REG:1700 GENERAL_REGS:1700 VFP_D0_D7_REGS:10475 VFP_LO_REGS:10475 ALL_REGS:10475 MEM:7100
  r123 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r122 costs: LO_REGS:0 HI_REGS:250 CALLER_SAVE_REGS:250 EVEN_REG:250 GENERAL_REGS:250 VFP_D0_D7_REGS:3750 VFP_LO_REGS:3750 ALL_REGS:3750 MEM:2500
  r120 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:7500 VFP_LO_REGS:7500 ALL_REGS:7500 MEM:5000
  r117 costs: LO_REGS:0 HI_REGS:500 CALLER_SAVE_REGS:500 EVEN_REG:500 GENERAL_REGS:500 VFP_D0_D7_REGS:33750 VFP_LO_REGS:33750 ALL_REGS:33750 MEM:22500
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:51780 VFP_LO_REGS:51780 ALL_REGS:51780 MEM:34520
  r114 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:47295 VFP_LO_REGS:47295 ALL_REGS:47295 MEM:31530
  r113 costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:38655 VFP_LO_REGS:38655 ALL_REGS:38655 MEM:25770

;;   ======================================================
;;   -- basic block 2 from 201 to 21 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 201 r166=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r142=r166                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r113=[r142+0x40]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  11 r114=[r142]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r143=[r142+0x44]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i   8 r140=[r113]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   9 loc r140                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  10 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  16 r116=r143&0x1f                          :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  17 r144=0x4                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  9--> b  0: i  18 r117=r144<<r116                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  12 r141=[r114]                             :cortex_m4_a,cortex_m4_b:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i  13 loc r141                                :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 10--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i  20 {cc=cmp(r117&r140,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i  21 pc={(cc==0)?L54:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 6
;;   new tail = 21

;;   ======================================================
;;   -- basic block 3 from 24 to 25 -- before reload
;;   ======================================================

;;	  0--> b  0: i  24 cc=cmp(zxt(r141,0x1,0x2),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  25 pc={(cc==0)?L54:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 24
;;   new tail = 25

;;   ======================================================
;;   -- basic block 4 from 27 to 31 -- before reload
;;   ======================================================

;;	  0--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  28 r120=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  30 cc=cmp(zxt(r120,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 pc={(cc!=0)?L37:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 27
;;   new tail = 31

;;   ======================================================
;;   -- basic block 5 from 33 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  33 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  34 r122=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  35 r123=r122&0xfffffffffffffffb            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  36 [r114]=r123                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 33
;;   new tail = 36

;;   ======================================================
;;   -- basic block 6 from 39 to 44 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  42 r124=[r142+0x30]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  40 [r113+0x4]=r117                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  44 {pc={(r124==0)?L148:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 39
;;   new tail = 44

;;   ======================================================
;;   -- basic block 7 from 50 to 52 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r0=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  52 {call [r124];return;use 0;}             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 50
;;   new tail = 52

;;   ======================================================
;;   -- basic block 8 from 56 to 61 -- before reload
;;   ======================================================

;;	  0--> b  0: i  56 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  57 r148=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  58 r125=r148<<r116                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  60 {cc=cmp(r125&r140,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  61 pc={(cc==0)?L101:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 56
;;   new tail = 61

;;   ======================================================
;;   -- basic block 9 from 64 to 65 -- before reload
;;   ======================================================

;;	  0--> b  0: i  64 cc=cmp(zxt(r141,0x1,0x1),0)             :cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  65 pc={(cc==0)?L101:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 64
;;   new tail = 65

;;   ======================================================
;;   -- basic block 10 from 67 to 71 -- before reload
;;   ======================================================

;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 r128=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  70 cc=cmp(zxt(r128,0x1,0x5),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  71 pc={(cc!=0)?L81:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 67
;;   new tail = 71

;;   ======================================================
;;   -- basic block 11 from 73 to 80 -- before reload
;;   ======================================================

;;	  0--> b  0: i  73 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  74 r130=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  75 r131=r130&0xfffffffffffffff5            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  76 [r114]=r131                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  78 r152=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  80 [r142+0x25]=r152#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 73
;;   new tail = 80

;;   ======================================================
;;   -- basic block 12 from 83 to 95 -- before reload
;;   ======================================================

;;	  0--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 r132=[r142+0x2c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  87 r154=0                                  :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  84 [r113+0x4]=r125                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  85 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  89 [r142+0x24]=r154#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  95 {pc={(r132==0)?L148:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 83
;;   new tail = 95

;;   ======================================================
;;   -- basic block 13 from 97 to 99 -- before reload
;;   ======================================================

;;	  0--> b  0: i  97 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  98 r0=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  99 {call [r132];return;use 0;}             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 97
;;   new tail = 99

;;   ======================================================
;;   -- basic block 14 from 103 to 108 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 104 r157=0x8                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 105 r156=r157<<r116                         :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 107 {cc=cmp(r156&r140,0);clobber scratch;}  :cortex_m4_ex:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 108 pc={(cc==0)?L148:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 103
;;   new tail = 108

;;   ======================================================
;;   -- basic block 15 from 111 to 112 -- before reload
;;   ======================================================

;;	  0--> b  0: i 111 cc=cmp(zxt(r141,0x1,0x3),0)             :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 112 pc={(cc==0)?L148:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 111
;;   new tail = 112

;;   ======================================================
;;   -- basic block 16 from 114 to 138 -- before reload
;;   ======================================================

;;	  0--> b  0: i 114 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 115 r136=[r114]                             :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 116 r137=r136&0xfffffffffffffff1            :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 117 [r114]=r137                             :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 118 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i 119 r160=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i 136 r139=[r142+0x34]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 120 r138=r160<<r116                         :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  7--> b  0: i 131 r164=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i 121 [r113+0x4]=r138                         :cortex_m4_a:@GENERAL_REGS+0(-2)@VFP_LO_REGS+0(0)
;;	  8--> b  0: i 122 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  9--> b  0: i 133 [r142+0x24]=r164#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 10--> b  0: i 124 [r142+0x3c]=r160                        :cortex_m4_a:@GENERAL_REGS+0(0)@VFP_LO_REGS+0(0)
;;	 10--> b  0: i 125 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 128 [r142+0x25]=r160#0                      :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 129 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 130 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 134 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 11--> b  0: i 135 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	 12--> b  0: i 138 {pc={(r139==0)?L148:pc};clobber cc;}    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 12
;;   new head = 114
;;   new tail = 138

;;   ======================================================
;;   -- basic block 17 from 140 to 142 -- before reload
;;   ======================================================

;;	  0--> b  0: i 140 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 141 r0=r142                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 142 {call [r139];return;use 0;}             :cortex_m4_ex*3:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 140
;;   new tail = 142


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 100 [cc]
;;  ref usage 	r0={7d,4u} r1={4d} r2={4d} r3={4d} r7={1d,18u} r12={6d} r13={1d,21u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,8u} r101={3d} r102={1d,18u} r103={1d,17u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r114={1d,9u} r116={1d,4u,4e} r117={1d,2u} r120={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r128={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,4u} r141={1d,4u} r142={1d,14u} r143={1d,1u} r144={1d,1u} r148={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r160={1d,3u} r164={1d,1u} r166={1d,1u} 
;;    total ref usage 472{312d,156u,4e} in 96{93 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 19 2 NOTE_INSN_FUNCTION_BEG)
(note 19 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 19 201 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:3 -1
     (nil))
(insn 201 6 2 2 (set (reg:SI 166)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":742:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 201 7 2 (set (reg/v/f:SI 142 [ hdma ])
        (reg:SI 166)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":742:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 7 2 11 2 (set (reg/f:SI 113 [ _1 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 64 [0x40])) [10 hdma_32(D)->DmaBaseAddress+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 7 15 2 (set (reg/f:SI 114 [ _2 ])
        (mem/f:SI (reg/v/f:SI 142 [ hdma ]) [6 hdma_32(D)->Instance+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 11 8 2 (set (reg:SI 143 [ hdma_32(D)->ChannelIndex ])
        (mem:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 68 [0x44])) [1 hdma_32(D)->ChannelIndex+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:72 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 15 9 2 (set (reg/v:SI 140 [ flag_it ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [1 _1->ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 10 2 (var_location:SI flag_it (reg/v:SI 140 [ flag_it ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":743:12 -1
     (nil))
(debug_insn 10 9 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:3 -1
     (nil))
(insn 16 10 17 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 143 [ hdma_32(D)->ChannelIndex ])
            (const_int 31 [0x1f]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:72 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 143 [ hdma_32(D)->ChannelIndex ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 144)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:49 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 12 2 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 144)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:49 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 12 18 13 2 (set (reg/v:SI 141 [ source_it ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 13 12 14 2 (var_location:SI source_it (reg/v:SI 141 [ source_it ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":744:12 -1
     (nil))
(debug_insn 14 13 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:3 -1
     (nil))
(insn 20 14 21 2 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 117 [ _5 ])
                        (reg/v:SI 140 [ flag_it ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:6 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 54)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 22 24 3 NOTE_INSN_DELETED)
(insn 24 23 25 3 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 141 [ source_it ])
                (const_int 1 [0x1])
                (const_int 2 [0x2]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:84 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":747:84 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 54)
(note 26 25 29 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 29 26 27 4 NOTE_INSN_DELETED)
(debug_insn 27 29 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:5 -1
     (nil))
(insn 28 27 30 4 (set (reg:SI 120 [ _8 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 28 31 4 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 120 [ _8 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(jump_insn 31 30 32 4 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":750:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 37)
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 -1
     (nil))
(insn 34 33 35 5 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 5 (set (reg:SI 123 [ _11 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 36 35 37 5 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":753:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(code_label 37 36 38 6 117 (nil) [1 uses])
(note 38 37 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 43 38 39 6 NOTE_INSN_DELETED)
(debug_insn 39 43 42 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":756:5 -1
     (nil))
(insn 42 39 40 6 (set (reg/f:SI 124 [ _12 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_32(D)->XferHalfCpltCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 42 41 6 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->IFCR+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":756:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 41 40 44 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:5 -1
     (nil))
(jump_insn 44 41 49 6 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 124 [ _12 ])
                        (const_int 0 [0]))
                    (label_ref:SI 148)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":761:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 148)
(note 49 44 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":764:7 -1
     (nil))
(insn 51 50 52 7 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":764:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ hdma ])
        (nil)))
(call_insn/j 52 51 53 7 (parallel [
            (call (mem:SI (reg/f:SI 124 [ _12 ]) [0 *_12 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":764:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 53 52 54)
(code_label 54 53 55 8 116 (nil) [2 uses])
(note 55 54 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 59 55 56 8 NOTE_INSN_DELETED)
(debug_insn 56 59 57 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:8 -1
     (nil))
(insn 57 56 58 8 (set (reg:SI 148)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:54 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 60 8 (set (reg:SI 125 [ _13 ])
        (ashift:SI (reg:SI 148)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 60 58 61 8 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 125 [ _13 ])
                        (reg/v:SI 140 [ flag_it ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:11 92 {*andsi3_compare0_scratch}
     (nil))
(jump_insn 61 60 62 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":768:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 101)
(note 62 61 63 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 63 62 64 9 NOTE_INSN_DELETED)
(insn 64 63 65 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 141 [ source_it ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":769:12 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 65 64 66 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":769:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 101)
(note 66 65 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 69 66 67 10 NOTE_INSN_DELETED)
(debug_insn 67 69 68 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:5 -1
     (nil))
(insn 68 67 70 10 (set (reg:SI 128 [ _16 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 68 71 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 128 [ _16 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:8 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(jump_insn 71 70 72 10 (set (pc)
        (if_then_else (ne (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":771:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 81)
(note 72 71 73 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 73 72 74 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 -1
     (nil))
(insn 74 73 75 11 (set (reg:SI 130 [ _18 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 75 74 76 11 (set (reg:SI 131 [ _19 ])
        (and:SI (reg:SI 130 [ _18 ])
            (const_int -11 [0xfffffffffffffff5]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 76 75 77 11 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":774:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 77 76 78 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":777:7 -1
     (nil))
(insn 78 77 80 11 (set (reg:SI 152)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":777:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 78 81 11 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 152) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":777:19 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))
(code_label 81 80 82 12 121 (nil) [1 uses])
(note 82 81 94 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 94 82 83 12 NOTE_INSN_DELETED)
(debug_insn 83 94 92 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":780:5 -1
     (nil))
(insn 92 83 87 12 (set (reg/f:SI 132 [ _20 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_32(D)->XferCpltCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 87 92 84 12 (set (reg:SI 154)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 84 87 85 12 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->IFCR+0 S4 A32])
        (reg:SI 125 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":780:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 85 84 86 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 -1
     (nil))
(debug_insn 86 85 89 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 -1
     (nil))
(insn 89 86 90 12 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 154) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(debug_insn 90 89 91 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":783:5 -1
     (nil))
(debug_insn 91 90 95 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:5 -1
     (nil))
(jump_insn 95 91 96 12 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 132 [ _20 ])
                        (const_int 0 [0]))
                    (label_ref:SI 148)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":785:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 148)
(note 96 95 97 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":788:7 -1
     (nil))
(insn 98 97 99 13 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":788:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ hdma ])
        (nil)))
(call_insn/j 99 98 100 13 (parallel [
            (call (mem:SI (reg/f:SI 132 [ _20 ]) [0 *_20 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":788:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 132 [ _20 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 100 99 101)
(code_label 101 100 102 14 120 (nil) [2 uses])
(note 102 101 106 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(note 106 102 103 14 NOTE_INSN_DELETED)
(debug_insn 103 106 104 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:8 -1
     (nil))
(insn 104 103 105 14 (set (reg:SI 157)
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:54 728 {*thumb2_movsi_vfp}
     (nil))
(insn 105 104 107 14 (set (reg:SI 156)
        (ashift:SI (reg:SI 157)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:54 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (ashift:SI (const_int 8 [0x8])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 107 105 108 14 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (and:SI (reg:SI 156)
                        (reg/v:SI 140 [ flag_it ]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:11 92 {*andsi3_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/v:SI 140 [ flag_it ])
            (nil))))
(jump_insn 108 107 109 14 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":792:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 109 108 110 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 110 109 111 15 NOTE_INSN_DELETED)
(insn 111 110 112 15 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg/v:SI 141 [ source_it ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":793:12 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg/v:SI 141 [ source_it ])
        (nil)))
(jump_insn 112 111 113 15 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":793:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 148)
(note 113 112 137 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 137 113 114 16 NOTE_INSN_DELETED)
(debug_insn 114 137 115 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 -1
     (nil))
(insn 115 114 116 16 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 16 (set (reg:SI 137 [ _25 ])
        (and:SI (reg:SI 136 [ _24 ])
            (const_int -15 [0xfffffffffffffff1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 117 116 118 16 (set (mem/v:SI (reg/f:SI 114 [ _2 ]) [1 _2->CCR+0 S4 A32])
        (reg:SI 137 [ _25 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":798:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _25 ])
        (expr_list:REG_DEAD (reg/f:SI 114 [ _2 ])
            (nil))))
(debug_insn 118 117 119 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:5 -1
     (nil))
(insn 119 118 136 16 (set (reg:SI 160)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:58 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 119 120 16 (set (reg/f:SI 139 [ _27 ])
        (mem/f:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_32(D)->XferErrorCallback+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 136 131 16 (set (reg:SI 138 [ _26 ])
        (ashift:SI (reg:SI 160)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:58 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 116 [ _4 ]))
            (nil))))
(insn 131 120 121 16 (set (reg:SI 164)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 131 122 16 (set (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 4 [0x4])) [1 _1->IFCR+0 S4 A32])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":801:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
(debug_insn 122 121 133 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":804:5 -1
     (nil))
(insn 133 122 124 16 (set (mem:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_32(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 164) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 124 133 125 16 (set (mem/v:SI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_32(D)->ErrorCode+0 S4 A32])
        (reg:SI 160)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":804:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 125 124 128 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":807:5 -1
     (nil))
(insn 128 125 129 16 (set (mem/v:QI (plus:SI (reg/v/f:SI 142 [ hdma ])
                (const_int 37 [0x25])) [0 hdma_32(D)->State+0 S1 A8])
        (subreg:QI (reg:SI 160) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":807:17 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))
(debug_insn 129 128 130 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 -1
     (nil))
(debug_insn 130 129 134 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 -1
     (nil))
(debug_insn 134 130 135 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":810:5 -1
     (nil))
(debug_insn 135 134 138 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:5 -1
     (nil))
(jump_insn 138 135 139 16 (parallel [
            (set (pc)
                (if_then_else (eq (reg/f:SI 139 [ _27 ])
                        (const_int 0 [0]))
                    (label_ref:SI 148)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":812:8 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 148)
(note 139 138 140 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 140 139 141 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":815:7 -1
     (nil))
(insn 141 140 142 17 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":815:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 142 [ hdma ])
        (nil)))
(call_insn/j 142 141 143 17 (parallel [
            (call (mem:SI (reg/f:SI 139 [ _27 ]) [0 *_27 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":815:7 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _27 ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (nil)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(barrier 143 142 148)
(code_label 148 143 149 18 115 (nil) [5 uses])
(note 149 148 202 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(note 202 149 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_RegisterCallback (HAL_DMA_RegisterCallback, funcdef_no=337, decl_uid=7634, cgraph_uid=341, symbol_order=340)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)


HAL_DMA_RegisterCallback

Dataflow summary:
def_info->table_size = 42, use_info->table_size = 74
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,12u} r103={1d,11u} r114={7d,2u} r115={1d,7u} r116={1d,3u} r117={1d,4u} r118={1d,1u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 122{45d,77u,0e} in 54{54 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 11 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 117 118 125 126 127
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116 117 118 125 126 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117

( 2 )->[3]->( 4 9 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ }u11(13){ }u12(102){ }u13(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; live  gen 	 100 [cc] 114 121
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117

( 3 )->[4]->( 10 5 6 7 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ }u19(13){ }u20(102){ }u21(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117

( 4 )->[5]->( 10 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(7){ }u25(13){ }u26(102){ }u27(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(7){ }u32(13){ }u33(102){ }u34(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u37(7){ }u38(13){ }u39(102){ }u40(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[8]->( 10 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(7){ }u44(13){ }u45(102){ }u46(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 117
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 3 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u49(7){ }u50(13){ }u51(102){ }u52(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 5 6 7 9 4 8 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u60(7){ }u61(13){ }u62(102){ }u63(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 11 10 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u64(7){ }u65(13){ }u66(102){ }u67(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u70(0){ }u71(7){ }u72(13){ }u73(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 33 to worklist
  Adding insn 93 to worklist
  Adding insn 40 to worklist
  Adding insn 95 to worklist
  Adding insn 47 to worklist
  Adding insn 97 to worklist
  Adding insn 54 to worklist
  Adding insn 99 to worklist
  Adding insn 61 to worklist
  Adding insn 101 to worklist
  Adding insn 70 to worklist
  Adding insn 80 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 79 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 11 to worklist
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 68 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 8 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 6 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 7 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 10 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 9 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 117
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116 117
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 4 to worklist
  Adding insn 92 to worklist
  Adding insn 3 to worklist
  Adding insn 91 to worklist
  Adding insn 2 to worklist
  Adding insn 90 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 18 count 13 (    1)

Pass 0 for finding pseudo/allocno costs


  r127 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r126 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r125 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r121 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:18375
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:13540 VFP_LO_REGS:13540 ALL_REGS:13540 MEM:3360
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:15045 VFP_LO_REGS:15045 ALL_REGS:15045 MEM:4029
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:54790 VFP_LO_REGS:54790 ALL_REGS:54790 MEM:30860
  r114 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:41021 VFP_LO_REGS:41021 ALL_REGS:41021 MEM:23204


Pass 1 for finding pseudo/allocno costs

    r127: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r125: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r127 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r126 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r125 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r122 costs: GENERAL_REGS:0 MEM:17500
  r121 costs: GENERAL_REGS:0 MEM:26250
  r118 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r117 costs: LO_REGS:0 HI_REGS:472 CALLER_SAVE_REGS:472 EVEN_REG:472 GENERAL_REGS:472 VFP_D0_D7_REGS:18540 VFP_LO_REGS:18540 ALL_REGS:18540 MEM:12360
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20340 VFP_LO_REGS:20340 ALL_REGS:20340 MEM:13560
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:59790 VFP_LO_REGS:59790 ALL_REGS:59790 MEM:39860
  r114 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:57195 VFP_LO_REGS:57195 ALL_REGS:42195 MEM:38130

;;   ======================================================
;;   -- basic block 2 from 90 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 r125=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r115=r125                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  91 r126=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r118=zxn([r115+0x24])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  92 r127=r2                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i   3 r116=r126                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  6--> b  0: i   4 r117=r127                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  7--> b  0: i  19 cc=cmp(r118,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  8--> b  0: i  20 pc={(cc==0)?L85:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 8
;;   new head = 14
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 22 to 30 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  23 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  24 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  26 r121=zxn([r115+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  28 r114=zxn(r121#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  29 cc=cmp(r121,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  30 pc={(cc!=0)?L89:pc}                     :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 4
;;   new head = 22
;;   new tail = 30

;;   ======================================================
;;   -- basic block 4 from 32 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  32 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  33 {pc={(leu(r116,0x3))?[r116*0x4+L34]:L63};clobber cc;clobber scratch;use L34;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 32
;;   new tail = 33

;;   ======================================================
;;   -- basic block 5 from 39 to 93 -- before reload
;;   ======================================================

;;	  0--> b  0: i  39 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  40 [r115+0x2c]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  41 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   8 r114=r116                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  93 pc=L63                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 39
;;   new tail = 93

;;   ======================================================
;;   -- basic block 6 from 46 to 95 -- before reload
;;   ======================================================

;;	  0--> b  0: i  46 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  47 [r115+0x30]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  48 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   6 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  95 pc=L63                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 46
;;   new tail = 95

;;   ======================================================
;;   -- basic block 7 from 53 to 97 -- before reload
;;   ======================================================

;;	  0--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  54 [r115+0x34]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  55 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i   7 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  97 pc=L63                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 53
;;   new tail = 97

;;   ======================================================
;;   -- basic block 8 from 60 to 99 -- before reload
;;   ======================================================

;;	  0--> b  0: i  60 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  61 [r115+0x38]=r117                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  62 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  10 r114=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  99 pc=L63                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 60
;;   new tail = 99

;;   ======================================================
;;   -- basic block 9 from 9 to 9 -- before reload
;;   ======================================================

;;	  0--> b  0: i   9 r114=0x1                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 9
;;   new tail = 9

;;   ======================================================
;;   -- basic block 10 from 65 to 101 -- before reload
;;   ======================================================

;;	  0--> b  0: i  65 loc r114#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  68 r122=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  70 [r115+0x24]=r122#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  71 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  72 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 101 pc=L73                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 65
;;   new tail = 101

;;   ======================================================
;;   -- basic block 11 from 11 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r114=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 12 from 79 to 80 -- before reload
;;   ======================================================

;;	  0--> b  0: i  79 r0=r114                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  80 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 79
;;   new tail = 80


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_RegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,12u} r13={1d,12u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,12u} r103={1d,11u} r114={7d,2u} r115={1d,7u} r116={1d,3u} r117={1d,4u} r118={1d,1u} r121={1d,2u} r122={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} 
;;    total ref usage 122{45d,77u,0e} in 54{54 regular + 0 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
(note 12 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 12 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 5 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(debug_insn 17 16 90 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(insn 90 17 2 2 (set (reg:SI 125)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 90 91 2 (set (reg/v/f:SI 115 [ hdma ])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 91 2 18 2 (set (reg:SI 126)
        (reg:SI 1 r1 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CallbackID ])
        (nil)))
(insn 18 91 92 2 (set (reg:SI 118 [ hdma_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 92 18 3 2 (set (reg:SI 127)
        (reg:SI 2 r2 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ pCallback ])
        (nil)))
(insn 3 92 4 2 (set (reg/v:SI 116 [ CallbackID ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 4 3 19 2 (set (reg/v/f:SI 117 [ pCallback ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":836:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 19 4 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118 [ hdma_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ hdma_8(D)->Lock ])
        (nil)))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 85)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 23 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(debug_insn 23 22 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 -1
     (nil))
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:3 -1
     (nil))
(insn 26 24 28 3 (set (reg:SI 121 [ hdma_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 26 29 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 121 [ hdma_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ hdma_8(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ hdma_8(D)->State ])
        (nil)))
(jump_insn 30 29 31 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 89)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":842:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 89)
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 32 31 33 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":844:5 -1
     (nil))
(jump_insn 33 32 34 4 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 116 [ CallbackID ])
                        (const_int 3 [0x3]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 116 [ CallbackID ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 34)) [0  S4 A32])
                    (label_ref:SI 63)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 34))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":844:5 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 63 (nil)))
 -> 34)
(code_label 34 33 35 153 (nil) [2 uses])
(jump_table_data 35 34 36 (addr_diff_vec:SI (label_ref:SI 34)
         [
            (label_ref:SI 37)
            (label_ref:SI 44)
            (label_ref:SI 51)
            (label_ref:SI 58)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 36 35 37)
(code_label 37 36 38 5 156 (nil) [1 uses])
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 39 38 40 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":847:9 -1
     (nil))
(insn 40 39 41 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_8(D)->XferCpltCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":847:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 41 40 8 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":848:9 -1
     (nil))
(insn 8 41 93 5 (set (reg/v:SI 114 [ <retval> ])
        (reg/v:SI 116 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ CallbackID ])
        (nil)))
(jump_insn 93 8 94 5 (set (pc)
        (label_ref 63)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":848:9 284 {*arm_jump}
     (nil)
 -> 63)
(barrier 94 93 44)
(code_label 44 94 45 6 155 (nil) [1 uses])
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":851:9 -1
     (nil))
(insn 47 46 48 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_8(D)->XferHalfCpltCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":851:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 48 47 6 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":852:9 -1
     (nil))
(insn 6 48 95 6 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 95 6 96 6 (set (pc)
        (label_ref 63)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":852:9 284 {*arm_jump}
     (nil)
 -> 63)
(barrier 96 95 51)
(code_label 51 96 52 7 154 (nil) [1 uses])
(note 52 51 53 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":855:9 -1
     (nil))
(insn 54 53 55 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_8(D)->XferErrorCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":855:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 55 54 7 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":856:9 -1
     (nil))
(insn 7 55 97 7 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 97 7 98 7 (set (pc)
        (label_ref 63)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":856:9 284 {*arm_jump}
     (nil)
 -> 63)
(barrier 98 97 58)
(code_label 58 98 59 8 152 (nil) [1 uses])
(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":859:9 -1
     (nil))
(insn 61 60 62 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_8(D)->XferAbortCallback+0 S4 A32])
        (reg/v/f:SI 117 [ pCallback ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":859:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 117 [ pCallback ])
        (nil)))
(debug_insn 62 61 10 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":860:9 -1
     (nil))
(insn 10 62 99 8 (set (reg/v:SI 114 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":837:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 99 10 100 8 (set (pc)
        (label_ref 63)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":860:9 284 {*arm_jump}
     (nil)
 -> 63)
(barrier 100 99 89)
(code_label 89 100 88 9 158 (nil) [1 uses])
(note 88 89 9 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 9 88 63 9 (set (reg/v:SI 114 [ <retval> ])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":869:12 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 63 9 64 10 151 (nil) [5 uses])
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 65 64 66 10 (var_location:QI status (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 66 65 67 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 -1
     (nil))
(debug_insn 67 66 68 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 -1
     (nil))
(insn 68 67 70 10 (set (reg:SI 122)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 68 71 10 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ hdma ])
            (nil))))
(debug_insn 71 70 72 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":873:3 -1
     (nil))
(debug_insn 72 71 101 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":875:3 -1
     (nil))
(jump_insn 101 72 102 10 (set (pc)
        (label_ref 73)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":875:10 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 102 101 85)
(code_label 85 102 84 11 157 (nil) [1 uses])
(note 84 85 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 11 84 73 11 (set (reg/v:SI 114 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":840:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 73 11 74 12 150 (nil) [1 uses])
(note 74 73 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 79 74 80 12 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":876:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 80 79 103 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":876:1 -1
     (nil))
(note 103 80 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_UnRegisterCallback (HAL_DMA_UnRegisterCallback, funcdef_no=338, decl_uid=7637, cgraph_uid=342, symbol_order=341)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 20 count 14 (    1)


HAL_DMA_UnRegisterCallback

Dataflow summary:
def_info->table_size = 48, use_info->table_size = 92
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,13u} r103={1d,12u} r114={8d,2u} r115={1d,12u} r116={1d,3u} r117={1d,1u} r118={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,2u} r127={1d,5u} r131={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 144{50d,94u,0e} in 70{70 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d27(102){ }d28(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 0 )->[2]->( 12 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ }u1(13){ }u2(102){ }u3(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 117 134 135
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116 117 134 135
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116

( 2 )->[3]->( 4 10 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ }u10(13){ }u11(102){ }u12(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc] 114 118 122
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 100 [cc] 114 118 122
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 118
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 118

( 3 )->[4]->( 11 5 6 7 8 9 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(7){ }u20(13){ }u21(102){ }u22(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  gen 	
;; live  kill	 100 [cc]
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116

( 4 )->[5]->( 11 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ }u26(13){ }u27(102){ }u28(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	 114 123
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	 114 123
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[6]->( 11 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(7){ }u33(13){ }u34(102){ }u35(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 124
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[7]->( 11 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(7){ }u40(13){ }u41(102){ }u42(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 125
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[8]->( 11 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u46(7){ }u47(13){ }u48(102){ }u49(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 126
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 126
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 4 )->[9]->( 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(7){ }u54(13){ }u55(102){ }u56(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 114 127
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; live  gen 	 114 127
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 3 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 118
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115

( 5 6 8 10 4 7 9 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 131
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
;; live  gen 	 131
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 2 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u78(7){ }u79(13){ }u80(102){ }u81(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 114
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 114
;; live  kill	
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114

( 12 11 )->[13]->( 1 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u82(7){ }u83(13){ }u84(102){ }u85(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; lr  def 	 0 [r0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
;; live  gen 	 0 [r0]
;; live  kill	
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

( 13 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u88(0){ }u89(7){ }u90(13){ }u91(102){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 33 to worklist
  Adding insn 29 to worklist
  Adding insn 25 to worklist
  Adding insn 36 to worklist
  Adding insn 116 to worklist
  Adding insn 44 to worklist
  Adding insn 118 to worklist
  Adding insn 52 to worklist
  Adding insn 120 to worklist
  Adding insn 60 to worklist
  Adding insn 122 to worklist
  Adding insn 68 to worklist
  Adding insn 124 to worklist
  Adding insn 85 to worklist
  Adding insn 82 to worklist
  Adding insn 79 to worklist
  Adding insn 76 to worklist
  Adding insn 126 to worklist
  Adding insn 94 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
processing block 13 lr out =  0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
  Adding insn 103 to worklist
processing block 12 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 11 to worklist
processing block 11 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114
  Adding insn 92 to worklist
processing block 5 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 7 to worklist
  Adding insn 43 to worklist
processing block 6 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 5 to worklist
  Adding insn 51 to worklist
processing block 7 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 6 to worklist
  Adding insn 59 to worklist
processing block 8 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 10 to worklist
  Adding insn 67 to worklist
processing block 9 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 9 to worklist
  Adding insn 75 to worklist
processing block 4 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116
processing block 10 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115
  Adding insn 8 to worklist
processing block 3 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 116 118
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 23 to worklist
processing block 2 lr out =  7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 3 to worklist
  Adding insn 115 to worklist
  Adding insn 2 to worklist
  Adding insn 114 to worklist
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 20 count 14 (    1)

Pass 0 for finding pseudo/allocno costs


  r135 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r134 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r131 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13125
  r127 costs: LO_REGS:0 HI_REGS:392 CALLER_SAVE_REGS:392 EVEN_REG:392 GENERAL_REGS:392 VFP_D0_D7_REGS:4116 VFP_LO_REGS:4116 ALL_REGS:4116 MEM:2254
  r126 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1911 VFP_LO_REGS:1911 ALL_REGS:1911 MEM:784
  r125 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1911 VFP_LO_REGS:1911 ALL_REGS:1911 MEM:784
  r124 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1911 VFP_LO_REGS:1911 ALL_REGS:1911 MEM:784
  r123 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1421 VFP_LO_REGS:1421 ALL_REGS:1421 MEM:735
  r122 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:18375
  r118 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:13702
  r117 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:14945 VFP_LO_REGS:14945 ALL_REGS:14945 MEM:4019
  r115 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:70255 VFP_LO_REGS:70255 ALL_REGS:70255 MEM:41170
  r114 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:38095 VFP_LO_REGS:38095 ALL_REGS:38095 MEM:20197


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r130: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r129: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r128: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r120: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r135 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r134 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r131 costs: GENERAL_REGS:0 MEM:17500
  r127 costs: LO_REGS:0 HI_REGS:392 CALLER_SAVE_REGS:392 EVEN_REG:392 GENERAL_REGS:392 VFP_D0_D7_REGS:4410 VFP_LO_REGS:4410 ALL_REGS:4410 MEM:2940
  r126 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:2205 VFP_LO_REGS:2205 ALL_REGS:2205 MEM:1470
  r125 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:2205 VFP_LO_REGS:2205 ALL_REGS:2205 MEM:1470
  r124 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:2205 VFP_LO_REGS:2205 ALL_REGS:2205 MEM:1470
  r123 costs: LO_REGS:0 HI_REGS:98 CALLER_SAVE_REGS:98 EVEN_REG:98 GENERAL_REGS:98 VFP_D0_D7_REGS:1470 VFP_LO_REGS:1470 ALL_REGS:1470 MEM:980
  r122 costs: GENERAL_REGS:0 MEM:26250
  r118 costs: GENERAL_REGS:0 MEM:23270
  r117 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r116 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:20190 VFP_LO_REGS:20190 ALL_REGS:20190 MEM:13460
  r115 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:75255 VFP_LO_REGS:75255 ALL_REGS:75255 MEM:50170
  r114 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:57330 VFP_LO_REGS:57330 ALL_REGS:42330 MEM:38220

;;   ======================================================
;;   -- basic block 2 from 114 to 20 -- before reload
;;   ======================================================

;;	  0--> b  0: i  14 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  15 loc 0                                   :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  16 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  17 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i 114 r134=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r115=r134                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 115 r135=r1                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  18 r117=zxn([r115+0x24])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i   3 r116=r135                               :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  5--> b  0: i  19 cc=cmp(r117,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  20 pc={(cc==0)?L109:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 14
;;   new tail = 20

;;   ======================================================
;;   -- basic block 3 from 22 to 33 -- before reload
;;   ======================================================

;;	  0--> b  0: i  22 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  29 r122=zxn([r115+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  23 r118=0x1                                :cortex_m4_ex:@GENERAL_REGS+1(1)@VFP_LO_REGS+0(0)
;;	  2--> b  0: i  25 [r115+0x24]=r118#0                      :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  26 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  27 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  31 r114=zxn(r122#0)                        :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  32 cc=cmp(r122,0x1)                        :cortex_m4_ex:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  33 pc={(cc!=0)?L113:pc}                    :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 5
;;   new head = 22
;;   new tail = 33

;;   ======================================================
;;   -- basic block 4 from 35 to 36 -- before reload
;;   ======================================================

;;	  0--> b  0: i  35 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  36 {pc={(leu(r116,0x4))?[r116*0x4+L37]:L87};clobber cc;clobber scratch;use L37;}:cortex_m4_ex:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 35
;;   new tail = 36

;;   ======================================================
;;   -- basic block 5 from 42 to 116 -- before reload
;;   ======================================================

;;	  0--> b  0: i  42 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  43 r123=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  44 [r115+0x2c]=r123                        :cortex_m4_a:GENERAL_REGS+0(-1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  45 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   7 r114=r116                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 116 pc=L87                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 42
;;   new tail = 116

;;   ======================================================
;;   -- basic block 6 from 50 to 118 -- before reload
;;   ======================================================

;;	  0--> b  0: i  50 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  51 r124=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  52 [r115+0x30]=r124                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  53 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   5 r114=r124                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 118 pc=L87                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 50
;;   new tail = 118

;;   ======================================================
;;   -- basic block 7 from 58 to 120 -- before reload
;;   ======================================================

;;	  0--> b  0: i  58 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  59 r125=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  60 [r115+0x34]=r125                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  61 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i   6 r114=r125                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 120 pc=L87                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 58
;;   new tail = 120

;;   ======================================================
;;   -- basic block 8 from 66 to 122 -- before reload
;;   ======================================================

;;	  0--> b  0: i  66 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  67 r126=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  68 [r115+0x38]=r126                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  69 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  10 r114=r126                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i 122 pc=L87                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 3
;;   new head = 66
;;   new tail = 122

;;   ======================================================
;;   -- basic block 9 from 74 to 124 -- before reload
;;   ======================================================

;;	  0--> b  0: i  74 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  75 r127=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  76 [r115+0x2c]=r127                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  77 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  79 [r115+0x30]=r127                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i  80 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  82 [r115+0x34]=r127                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i  83 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  85 [r115+0x38]=r127                        :cortex_m4_a:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  4--> b  0: i  86 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i   9 r114=r127                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i 124 pc=L87                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 74
;;   new tail = 124

;;   ======================================================
;;   -- basic block 10 from 8 to 8 -- before reload
;;   ======================================================

;;	  0--> b  0: i   8 r114=r118                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 8
;;   new tail = 8

;;   ======================================================
;;   -- basic block 11 from 89 to 126 -- before reload
;;   ======================================================

;;	  0--> b  0: i  89 loc r114#0                              :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  90 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  91 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  92 r131=0                                  :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  94 [r115+0x24]=r131#0                      :cortex_m4_a:GENERAL_REGS+0(-2)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  95 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i  96 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  2--> b  0: i 126 pc=L97                                  :cortex_m4_ex*3:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 2
;;   new head = 89
;;   new tail = 126

;;   ======================================================
;;   -- basic block 12 from 11 to 11 -- before reload
;;   ======================================================

;;	  0--> b  0: i  11 r114=0x2                                :cortex_m4_ex:GENERAL_REGS+1(1)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 0
;;   new head = 11
;;   new tail = 11

;;   ======================================================
;;   -- basic block 13 from 103 to 104 -- before reload
;;   ======================================================

;;	  0--> b  0: i 103 r0=r114                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  1--> b  0: i 104 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 1
;;   new head = 103
;;   new tail = 104


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_UnRegisterCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,13u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} r102={1d,13u} r103={1d,12u} r114={8d,2u} r115={1d,12u} r116={1d,3u} r117={1d,1u} r118={1d,2u} r122={1d,2u} r123={1d,1u} r124={1d,2u} r125={1d,2u} r126={1d,2u} r127={1d,5u} r131={1d,1u} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 144{50d,94u,0e} in 70{70 regular + 0 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
(note 12 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 12 14 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 14 4 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:3 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI status (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(debug_insn 17 16 114 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(insn 114 17 2 2 (set (reg:SI 134)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":887:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 114 115 2 (set (reg/v/f:SI 115 [ hdma ])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":887:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 115 2 18 2 (set (reg:SI 135)
        (reg:SI 1 r1 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":887:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ CallbackID ])
        (nil)))
(insn 18 115 3 2 (set (reg:SI 117 [ hdma_8(D)->Lock ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 3 18 19 2 (set (reg/v:SI 116 [ CallbackID ])
        (reg:SI 135)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":887:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 19 3 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 117 [ hdma_8(D)->Lock ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_8(D)->Lock ])
        (nil)))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 109)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 134217732 (nil)))
 -> 109)
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(insn 29 22 23 3 (set (reg:SI 122 [ hdma_8(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_8(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 29 25 3 (set (reg:SI 118)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 23 26 3 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 263 {*arm_movqi_insn}
     (nil))
(debug_insn 26 25 27 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 -1
     (nil))
(debug_insn 27 26 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:3 -1
     (nil))
(insn 31 27 32 3 (set (reg/v:SI 114 [ <retval> ])
        (zero_extend:SI (subreg:QI (reg:SI 122 [ hdma_8(D)->State ]) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:34 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 32 31 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ hdma_8(D)->State ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ hdma_8(D)->State ])
        (nil)))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":893:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 113)
(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":895:5 -1
     (nil))
(jump_insn 36 35 37 4 (parallel [
            (set (pc)
                (if_then_else (leu (reg/v:SI 116 [ CallbackID ])
                        (const_int 4 [0x4]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg/v:SI 116 [ CallbackID ])
                                (const_int 4 [0x4]))
                            (label_ref:SI 37)) [0  S4 A32])
                    (label_ref:SI 87)))
            (clobber (reg:CC 100 cc))
            (clobber (scratch:SI))
            (use (label_ref:SI 37))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":895:5 1007 {*thumb2_casesi_internal}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (insn_list:REG_LABEL_TARGET 87 (nil)))
 -> 37)
(code_label 37 36 38 164 (nil) [2 uses])
(jump_table_data 38 37 39 (addr_diff_vec:SI (label_ref:SI 37)
         [
            (label_ref:SI 40)
            (label_ref:SI 48)
            (label_ref:SI 56)
            (label_ref:SI 64)
            (label_ref:SI 72)
        ]
        (const_int 0 [0])
        (const_int 0 [0])))
(barrier 39 38 40)
(code_label 40 39 41 5 168 (nil) [1 uses])
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":898:9 -1
     (nil))
(insn 43 42 44 5 (set (reg:SI 123)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":898:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 5 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_8(D)->XferCpltCallback+0 S4 A32])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":898:32 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 45 44 7 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":899:9 -1
     (nil))
(insn 7 45 116 5 (set (reg/v:SI 114 [ <retval> ])
        (reg/v:SI 116 [ CallbackID ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ CallbackID ])
        (nil)))
(jump_insn 116 7 117 5 (set (pc)
        (label_ref 87)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":899:9 284 {*arm_jump}
     (nil)
 -> 87)
(barrier 117 116 48)
(code_label 48 117 49 6 167 (nil) [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":902:9 -1
     (nil))
(insn 51 50 52 6 (set (reg:SI 124)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":902:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 6 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_8(D)->XferHalfCpltCallback+0 S4 A32])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":902:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 5 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":903:9 -1
     (nil))
(insn 5 53 118 6 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 124)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 118 5 119 6 (set (pc)
        (label_ref 87)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":903:9 284 {*arm_jump}
     (nil)
 -> 87)
(barrier 119 118 56)
(code_label 56 119 57 7 166 (nil) [1 uses])
(note 57 56 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":906:9 -1
     (nil))
(insn 59 58 60 7 (set (reg:SI 125)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":906:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 7 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_8(D)->XferErrorCallback+0 S4 A32])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":906:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 61 60 6 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":907:9 -1
     (nil))
(insn 6 61 120 7 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 120 6 121 7 (set (pc)
        (label_ref 87)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":907:9 284 {*arm_jump}
     (nil)
 -> 87)
(barrier 121 120 64)
(code_label 64 121 65 8 165 (nil) [1 uses])
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":910:9 -1
     (nil))
(insn 67 66 68 8 (set (reg:SI 126)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":910:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 8 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_8(D)->XferAbortCallback+0 S4 A32])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":910:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 10 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":911:9 -1
     (nil))
(insn 10 69 122 8 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 126)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 122 10 123 8 (set (pc)
        (label_ref 87)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":911:9 284 {*arm_jump}
     (nil)
 -> 87)
(barrier 123 122 72)
(code_label 72 123 73 9 163 (nil) [1 uses])
(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 75 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":914:9 -1
     (nil))
(insn 75 74 76 9 (set (reg:SI 127)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":914:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 76 75 77 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 44 [0x2c])) [9 hdma_8(D)->XferCpltCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":914:32 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 77 76 79 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":915:9 -1
     (nil))
(insn 79 77 80 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 48 [0x30])) [9 hdma_8(D)->XferHalfCpltCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":915:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 80 79 82 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":916:9 -1
     (nil))
(insn 82 80 83 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 52 [0x34])) [9 hdma_8(D)->XferErrorCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":916:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 83 82 85 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":917:9 -1
     (nil))
(insn 85 83 86 9 (set (mem/f:SI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 56 [0x38])) [9 hdma_8(D)->XferAbortCallback+0 S4 A32])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":917:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 9 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":918:9 -1
     (nil))
(insn 9 86 124 9 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 127)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":888:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_EQUAL (const_int 0 [0])
            (nil))))
(jump_insn 124 9 125 9 (set (pc)
        (label_ref 87)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":918:9 284 {*arm_jump}
     (nil)
 -> 87)
(barrier 125 124 113)
(code_label 113 125 112 10 170 (nil) [1 uses])
(note 112 113 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 112 87 10 (set (reg/v:SI 114 [ <retval> ])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":927:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
(code_label 87 8 88 11 162 (nil) [6 uses])
(note 88 87 89 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 89 88 90 11 (var_location:QI status (subreg:QI (reg/v:SI 114 [ <retval> ]) 0)) -1
     (nil))
(debug_insn 90 89 91 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 -1
     (nil))
(debug_insn 91 90 92 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 -1
     (nil))
(insn 92 91 94 11 (set (reg:SI 131)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 94 92 95 11 (set (mem:QI (plus:SI (reg/v/f:SI 115 [ hdma ])
                (const_int 36 [0x24])) [0 hdma_8(D)->Lock+0 S1 A32])
        (subreg:QI (reg:SI 131) 0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ hdma ])
            (nil))))
(debug_insn 95 94 96 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":931:3 -1
     (nil))
(debug_insn 96 95 126 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":933:3 -1
     (nil))
(jump_insn 126 96 127 11 (set (pc)
        (label_ref 97)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":933:10 284 {*arm_jump}
     (nil)
 -> 97)
(barrier 127 126 109)
(code_label 109 127 108 12 169 (nil) [1 uses])
(note 108 109 11 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 11 108 97 12 (set (reg/v:SI 114 [ <retval> ])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":891:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 97 11 98 13 161 (nil) [1 uses])
(note 98 97 103 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 103 98 104 13 (set (reg/i:SI 0 r0)
        (reg/v:SI 114 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":934:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 114 [ <retval> ])
        (nil)))
(insn 104 103 128 13 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":934:1 -1
     (nil))
(note 128 104 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_GetState (HAL_DMA_GetState, funcdef_no=339, decl_uid=7639, cgraph_uid=343, symbol_order=342)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r119 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r117 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000


Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r119 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r117 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000

;;   ======================================================
;;   -- basic block 2 from 18 to 16 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  18 r119=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r114=r119                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   8 r117=zxn([r114+0x25])                   :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  15 r0=r117                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  16 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 16


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_GetState

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r114={1d,1u} r117={1d,1u} r119={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 10 2 NOTE_INSN_FUNCTION_BEG)
(note 10 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 10 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":967:3 -1
     (nil))
(insn 18 6 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":965:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 18 8 2 (set (reg/v/f:SI 114 [ hdma ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":965:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 8 2 15 2 (set (reg:SI 117 [ hdma_2(D)->State ])
        (zero_extend:SI (mem/v:QI (plus:SI (reg/v/f:SI 114 [ hdma ])
                    (const_int 37 [0x25])) [0 hdma_2(D)->State+0 S1 A8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":967:14 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hdma ])
        (nil)))
(insn 15 8 16 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ hdma_2(D)->State ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":968:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ hdma_2(D)->State ])
        (nil)))
(insn 16 15 19 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":968:1 -1
     (nil))
(note 19 16 0 NOTE_INSN_DELETED)

;; Function HAL_DMA_GetError (HAL_DMA_GetError, funcdef_no=340, decl_uid=7641, cgraph_uid=344, symbol_order=343)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs


  r116 costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r114 costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  r113 costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r116: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r115: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative ALL_REGS, allocno ALL_REGS
    r112: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r111: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r110: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r109: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r108: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS
    r107: preferred ALL_REGS, alternative NO_REGS, allocno ALL_REGS

  r116 costs: GENERAL_REGS:2000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000
  r114 costs: GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  r113 costs: LO_REGS:2000 HI_REGS:6000 CALLER_SAVE_REGS:6000 EVEN_REG:6000 GENERAL_REGS:4000 VFP_D0_D7_REGS:45000 VFP_LO_REGS:45000 ALL_REGS:30000 MEM:30000

;;   ======================================================
;;   -- basic block 2 from 14 to 12 -- before reload
;;   ======================================================

;;	  0--> b  0: i   6 debug_marker                            :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	  0--> b  0: i  14 r116=r0                                 :cortex_m4_ex:@GENERAL_REGS+1(0)@VFP_LO_REGS+0(0)
;;	  1--> b  0: i   2 r114=r116                               :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  3--> b  0: i   7 r113=[r114+0x3c]                        :cortex_m4_a,cortex_m4_b:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  5--> b  0: i  11 r0=r113                                 :cortex_m4_ex:GENERAL_REGS+1(0)VFP_LO_REGS+0(0)
;;	  6--> b  0: i  12 use r0                                  :nothing:GENERAL_REGS+0(0)VFP_LO_REGS+0(0)
;;	Ready list (final):  
;;   total time = 6
;;   new head = 6
;;   new tail = 12


;; Procedure interblock/speculative motions == 0/0 


starting the processing of deferred insns
ending the processing of deferred insns


HAL_DMA_GetError

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,1u} 
;;    total ref usage 42{29d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":978:3 -1
     (nil))
(insn 14 6 2 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ hdma ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":977:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ hdma ])
        (nil)))
(insn 2 14 7 2 (set (reg/v/f:SI 114 [ hdma ])
        (reg:SI 116)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":977:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 7 2 11 2 (set (reg:SI 113 [ <retval> ])
        (mem/v:SI (plus:SI (reg/v/f:SI 114 [ hdma ])
                (const_int 60 [0x3c])) [1 hdma_2(D)->ErrorCode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":978:14 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 114 [ hdma ])
        (nil)))
(insn 11 7 12 2 (set (reg/i:SI 0 r0)
        (reg:SI 113 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":979:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ <retval> ])
        (nil)))
(insn 12 11 15 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_dma.c":979:1 -1
     (nil))
(note 15 12 0 NOTE_INSN_DELETED)
