// Seed: 3838752873
module module_0 (
    input uwire id_0,
    input wire  id_1,
    input wor   id_2
);
  supply1 id_4;
  id_5 :
  assert property (@(id_1 or(1)) 1'd0 || id_0) begin : LABEL_0
    id_5 = 1;
  end : SymbolIdentifier
  always $display((1'b0));
  supply0 id_6, id_7;
  if (1) assign id_4 = 1 - 1;
  if (1) event id_8 = id_5;
  wire id_9, id_10;
  wire id_11;
  assign id_5 = id_4;
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output wand id_2,
    input wand id_3,
    input tri id_4,
    input tri0 id_5,
    output wire id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9,
    output wand id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wire id_13,
    input wor id_14,
    input wire id_15
);
  wire id_17;
  wire id_18;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4
  );
  assign id_13 = 1;
endmodule
