[12/04 15:07:23      0s] 
[12/04 15:07:23      0s] Cadence Innovus(TM) Implementation System.
[12/04 15:07:23      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 15:07:23      0s] 
[12/04 15:07:23      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 15:07:23      0s] Options:	
[12/04 15:07:23      0s] Date:		Wed Dec  4 15:07:23 2024
[12/04 15:07:23      0s] Host:		ee30 (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (64cores*256cpus*AMD EPYC 7773X 64-Core Processor 512KB)
[12/04 15:07:23      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/04 15:07:23      0s] 
[12/04 15:07:23      0s] License:
[12/04 15:07:23      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 15:07:23      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 15:07:36     12s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 15:07:36     12s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 15:07:36     12s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 15:07:36     12s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 15:07:36     12s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 15:07:36     12s] @(#)CDS: CPE v20.15-s071
[12/04 15:07:36     12s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 15:07:36     12s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 15:07:36     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 15:07:36     12s] @(#)CDS: RCDB 11.15.0
[12/04 15:07:36     12s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 15:07:36     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_261242_ee30_iclab018_3qcIV2.

[12/04 15:07:36     12s] Change the soft stacksize limit to 0.2%RAM (2063 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 15:07:38     13s] 
[12/04 15:07:38     13s] **INFO:  MMMC transition support version v31-84 
[12/04 15:07:38     13s] 
[12/04 15:07:38     13s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 15:07:38     13s] <CMD> suppressMessage ENCEXT-2799
[12/04 15:07:38     13s] <CMD> getVersion
[12/04 15:07:39     13s] [INFO] Loading Pegasus 21.21 fill procedures
[12/04 15:07:39     13s] <CMD> win
[12/04 15:07:47     14s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[12/04 15:07:47     14s] <CMD> set conf_qxconf_file NULL
[12/04 15:07:47     14s] <CMD> set conf_qxlib_file NULL
[12/04 15:07:47     14s] <CMD> set dbgDualViewAwareXTree 1
[12/04 15:07:47     14s] <CMD> set defHierChar /
[12/04 15:07:47     14s] <CMD> set distributed_client_message_echo 1
[12/04 15:07:47     14s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[12/04 15:07:47     14s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[12/04 15:07:47     14s] <CMD> set enc_enable_print_mode_command_reset_options 1
[12/04 15:07:47     14s] <CMD> set init_design_uniquify 1
[12/04 15:07:47     14s] <CMD> set init_gnd_net GND
[12/04 15:07:47     14s] <CMD> set init_io_file CHIP.io
[12/04 15:07:47     14s] <CMD> set init_lef_file {LEF/header6_V55_20ka_cic.lef LEF/fsa0m_a_generic_core.lef LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef LEF/fsa0m_a_t33_generic_io.lef LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef LEF/BONDPAD.lef}
[12/04 15:07:47     14s] <CMD> set init_mmmc_file CHIP_mmmc.view
[12/04 15:07:47     14s] <CMD> set init_pwr_net VCC
[12/04 15:07:47     14s] <CMD> set init_top_cell CHIP
[12/04 15:07:47     14s] <CMD> set init_verilog CHIP_SYN.v
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> set latch_time_borrow_mode max_borrow
[12/04 15:07:47     14s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[12/04 15:07:47     14s] <CMD> set pegDefaultResScaleFactor 1
[12/04 15:07:47     14s] <CMD> set pegDetailResScaleFactor 1
[12/04 15:07:47     14s] <CMD> set pegEnableDualViewForTQuantus 1
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[12/04 15:07:47     14s] <CMD> set spgUnflattenIlmInCheckPlace 2
[12/04 15:07:47     14s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> suppressMessage -silent GLOBAL-100
[12/04 15:07:47     14s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/04 15:07:47     14s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> suppressMessage -silent GLOBAL-100
[12/04 15:07:47     14s] <CMD> unsuppressMessage -silent GLOBAL-100
[12/04 15:07:47     14s] <CMD> set timing_enable_default_delay_arc 1
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> get_message -id GLOBAL-100 -suppress
[12/04 15:07:47     14s] <CMD> set timing_path_based_override_distance 3.40282e+38
[12/04 15:07:47     14s] <CMD> set defStreamOutCheckUncolored false
[12/04 15:07:47     14s] <CMD> set init_verilog_tolerate_port_mismatch 0
[12/04 15:07:47     14s] <CMD> set load_netlist_ignore_undefined_cell 1
[12/04 15:07:49     14s] <CMD> init_design
[12/04 15:07:49     14s] #% Begin Load MMMC data ... (date=12/04 15:07:49, mem=620.8M)
[12/04 15:07:49     14s] **ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name '{av_func_mode_min'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name '}'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.

[12/04 15:07:49     14s] Usage: set_analysis_view [-help] [-dynamic <string>] -hold <list_of_views> [-inactive <string>] [-leakage <string>] -setup <list_of_views> [-update_timing]
[12/04 15:07:49     14s] 
[12/04 15:07:49     14s] **ERROR: (TCLCMD-982):	Missing required argument '-hold' in command 'set_analysis_view'
**ERROR: {}
[12/04 15:09:54     20s] <CMD> init_design
[12/04 15:09:54     20s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:09:54     20s] % Begin Load MMMC data ... (date=12/04 15:09:54, mem=626.1M)
[12/04 15:09:54     20s] Extraction setup Started 
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] Extraction setup Started 
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] Extraction setup Started 
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] The existing analysis_view 'av_func_mode_max' has been replaced with new attributes.
[12/04 15:09:54     20s] The existing analysis_view 'av_func_mode_min' has been replaced with new attributes.
[12/04 15:09:54     20s] Extraction setup Started 
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Trim Metal Layers:
[12/04 15:09:54     20s] % End Load MMMC data ... (date=12/04 15:09:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=626.3M, current mem=626.3M)
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Loading LEF file LEF/header6_V55_20ka_cic.lef ...
[12/04 15:09:54     20s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/header6_V55_20ka_cic.lef at line 1290.
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Loading LEF file LEF/fsa0m_a_generic_core.lef ...
[12/04 15:09:54     20s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 15:09:54     20s] The LEF parser will ignore this statement.
[12/04 15:09:54     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_generic_core.lef at line 1.
[12/04 15:09:54     20s] Set DBUPerIGU to M2 pitch 620.
[12/04 15:09:54     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_generic_core.lef at line 40071.
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Loading LEF file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-58' for more detail.
[12/04 15:09:54     20s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[12/04 15:09:54     20s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:09:54     20s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/04 15:09:54     20s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Loading LEF file LEF/fsa0m_a_t33_generic_io.lef ...
[12/04 15:09:54     20s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 15:09:54     20s] The LEF parser will ignore this statement.
[12/04 15:09:54     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file LEF/fsa0m_a_t33_generic_io.lef at line 1.
[12/04 15:09:54     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file LEF/fsa0m_a_t33_generic_io.lef at line 2034.
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Loading LEF file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-119' for more detail.
[12/04 15:09:54     20s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[12/04 15:09:54     20s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] Loading LEF file LEF/BONDPAD.lef ...
[12/04 15:09:54     20s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/04 15:09:54     20s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/04 15:09:54     20s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[12/04 15:09:54     20s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[12/04 15:09:54     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file LEF/BONDPAD.lef at line 123.
[12/04 15:09:54     20s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 15:09:54     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:09:54     20s] Type 'man IMPLF-61' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:09:54     20s] Type 'man IMPLF-200' for more detail.
[12/04 15:09:54     20s] 
[12/04 15:09:54     20s] viaInitial starts at Wed Dec  4 15:09:54 2024
viaInitial ends at Wed Dec  4 15:09:54 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/04 15:09:54     20s] Loading view definition file from CHIP_mmmc.view
[12/04 15:09:54     20s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[12/04 15:09:54     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_generic_core_ss1p62v125c.lib)
[12/04 15:09:54     21s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[12/04 15:09:54     21s] Reading lib_max timing library '/RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR/LIB/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[12/04 15:09:54     21s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[12/04 15:09:55     21s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=709.8M, current mem=645.5M)
[12/04 15:09:55     21s] *** End library_loading (cpu=0.01min, real=0.02min, mem=19.5M, fe_cpu=0.35min, fe_real=2.53min, fe_mem=942.2M) ***
[12/04 15:09:55     21s] % Begin Load netlist data ... (date=12/04 15:09:55, mem=645.5M)
[12/04 15:09:55     21s] *** Begin netlist parsing (mem=942.2M) ***
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[12/04 15:09:55     21s] Type 'man IMPVL-159' for more detail.
[12/04 15:09:55     21s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/04 15:09:55     21s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:09:55     21s] Created 388 new cells from 2 timing libraries.
[12/04 15:09:55     21s] Reading netlist ...
[12/04 15:09:55     21s] Backslashed names will retain backslash and a trailing blank character.
[12/04 15:09:55     21s] Reading verilog netlist 'CHIP_SYN.v'
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] *** Memory Usage v#1 (Current mem = 942.227M, initial mem = 284.375M) ***
[12/04 15:09:55     21s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=942.2M) ***
[12/04 15:09:55     21s] % End Load netlist data ... (date=12/04 15:09:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=652.5M, current mem=652.5M)
[12/04 15:09:55     21s] Set top cell to CHIP.
[12/04 15:09:55     21s] Hooked 388 DB cells to tlib cells.
[12/04 15:09:55     21s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=666.2M, current mem=666.2M)
[12/04 15:09:55     21s] Starting recursive module instantiation check.
[12/04 15:09:55     21s] No recursion found.
[12/04 15:09:55     21s] Building hierarchical netlist for Cell CHIP ...
[12/04 15:09:55     21s] *** Netlist is unique.
[12/04 15:09:55     21s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[12/04 15:09:55     21s] ** info: there are 429 modules.
[12/04 15:09:55     21s] ** info: there are 1494 stdCell insts.
[12/04 15:09:55     21s] ** info: there are 119 Pad insts.
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] *** Memory Usage v#1 (Current mem = 983.152M, initial mem = 284.375M) ***
[12/04 15:09:55     21s] Reading IO assignment file "CHIP.io" ...
[12/04 15:09:55     21s] Adjusting Core to Bottom to: 0.4400.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:09:55     21s] Type 'man IMPFP-3961' for more detail.
[12/04 15:09:55     21s] Start create_tracks
[12/04 15:09:55     21s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 15:09:55     21s] Set Default Net Delay as 1000 ps.
[12/04 15:09:55     21s] Set Default Net Load as 0.5 pF. 
[12/04 15:09:55     21s] Set Default Input Pin Transition as 0.1 ps.
[12/04 15:09:55     21s] Extraction setup Started 
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] Trim Metal Layers:
[12/04 15:09:55     21s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/04 15:09:55     21s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/04 15:09:55     21s] Type 'man IMPEXT-6202' for more detail.
[12/04 15:09:55     21s] Reading Capacitance Table File RC/u18_Faraday.CapTbl ...
[12/04 15:09:55     21s] Cap table was created using Encounter 13.13-s017_1.
[12/04 15:09:55     21s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[12/04 15:09:55     21s] Importing multi-corner RC tables ... 
[12/04 15:09:55     21s] Summary of Active RC-Corners : 
[12/04 15:09:55     21s]  
[12/04 15:09:55     21s]  Analysis View: av_func_mode_max
[12/04 15:09:55     21s]     RC-Corner Name        : RC_Corner
[12/04 15:09:55     21s]     RC-Corner Index       : 0
[12/04 15:09:55     21s]     RC-Corner Temperature : 25 Celsius
[12/04 15:09:55     21s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[12/04 15:09:55     21s]     RC-Corner PreRoute Res Factor         : 1
[12/04 15:09:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 15:09:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 15:09:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 15:09:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 15:09:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner Technology file: 'RC/icecaps.tch'
[12/04 15:09:55     21s]  
[12/04 15:09:55     21s]  Analysis View: av_func_mode_min
[12/04 15:09:55     21s]     RC-Corner Name        : RC_Corner
[12/04 15:09:55     21s]     RC-Corner Index       : 0
[12/04 15:09:55     21s]     RC-Corner Temperature : 25 Celsius
[12/04 15:09:55     21s]     RC-Corner Cap Table   : 'RC/u18_Faraday.CapTbl'
[12/04 15:09:55     21s]     RC-Corner PreRoute Res Factor         : 1
[12/04 15:09:55     21s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 15:09:55     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 15:09:55     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 15:09:55     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 15:09:55     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 15:09:55     21s]     RC-Corner Technology file: 'RC/icecaps.tch'
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] Trim Metal Layers:
[12/04 15:09:55     21s] LayerId::1 widthSet size::4
[12/04 15:09:55     21s] LayerId::2 widthSet size::4
[12/04 15:09:55     21s] LayerId::3 widthSet size::4
[12/04 15:09:55     21s] LayerId::4 widthSet size::4
[12/04 15:09:55     21s] LayerId::5 widthSet size::4
[12/04 15:09:55     21s] LayerId::6 widthSet size::2
[12/04 15:09:55     21s] Updating RC grid for preRoute extraction ...
[12/04 15:09:55     21s] eee: pegSigSF::1.070000
[12/04 15:09:55     21s] Initializing multi-corner capacitance tables ... 
[12/04 15:09:55     21s] Initializing multi-corner resistance tables ...
[12/04 15:09:55     21s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:09:55     21s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:09:55     21s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:09:55     21s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:09:55     21s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:09:55     21s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:09:55     21s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:09:55     21s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/04 15:09:55     21s] *Info: initialize multi-corner CTS.
[12/04 15:09:55     21s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=895.5M, current mem=681.0M)
[12/04 15:09:55     21s] Reading timing constraints file 'CHIP.sdc' ...
[12/04 15:09:55     21s] Current (total cpu=0:00:21.9, real=0:02:32, peak res=909.2M, current mem=909.2M)
[12/04 15:09:55     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File CHIP.sdc, Line 8).
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CHIP.sdc, Line 119).
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] INFO (CTE): Reading of timing constraints file CHIP.sdc completed, with 2 WARNING
[12/04 15:09:55     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=930.5M, current mem=930.5M)
[12/04 15:09:55     21s] Current (total cpu=0:00:22.0, real=0:02:32, peak res=930.5M, current mem=930.5M)
[12/04 15:09:55     21s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/04 15:09:55     21s] Summary for sequential cells identification: 
[12/04 15:09:55     21s]   Identified SBFF number: 42
[12/04 15:09:55     21s]   Identified MBFF number: 0
[12/04 15:09:55     21s]   Identified SB Latch number: 0
[12/04 15:09:55     21s]   Identified MB Latch number: 0
[12/04 15:09:55     21s]   Not identified SBFF number: 10
[12/04 15:09:55     21s]   Not identified MBFF number: 0
[12/04 15:09:55     21s]   Not identified SB Latch number: 0
[12/04 15:09:55     21s]   Not identified MB Latch number: 0
[12/04 15:09:55     21s]   Number of sequential cells which are not FFs: 27
[12/04 15:09:55     21s] Total number of combinational cells: 290
[12/04 15:09:55     21s] Total number of sequential cells: 79
[12/04 15:09:55     21s] Total number of tristate cells: 13
[12/04 15:09:55     21s] Total number of level shifter cells: 0
[12/04 15:09:55     21s] Total number of power gating cells: 0
[12/04 15:09:55     21s] Total number of isolation cells: 0
[12/04 15:09:55     21s] Total number of power switch cells: 0
[12/04 15:09:55     21s] Total number of pulse generator cells: 0
[12/04 15:09:55     21s] Total number of always on buffers: 0
[12/04 15:09:55     21s] Total number of retention cells: 0
[12/04 15:09:55     21s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[12/04 15:09:55     21s] Total number of usable buffers: 14
[12/04 15:09:55     21s] List of unusable buffers:
[12/04 15:09:55     21s] Total number of unusable buffers: 0
[12/04 15:09:55     21s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[12/04 15:09:55     21s] Total number of usable inverters: 15
[12/04 15:09:55     21s] List of unusable inverters:
[12/04 15:09:55     21s] Total number of unusable inverters: 0
[12/04 15:09:55     21s] List of identified usable delay cells: DELA DELC DELB
[12/04 15:09:55     21s] Total number of identified usable delay cells: 3
[12/04 15:09:55     21s] List of identified unusable delay cells:
[12/04 15:09:55     21s] Total number of identified unusable delay cells: 0
[12/04 15:09:55     21s] 
[12/04 15:09:55     21s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/04 15:09:55     22s] 
[12/04 15:09:55     22s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:09:55     22s] 
[12/04 15:09:55     22s] TimeStamp Deleting Cell Server End ...
[12/04 15:09:55     22s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=952.1M, current mem=952.0M)
[12/04 15:09:55     22s] 
[12/04 15:09:55     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:09:55     22s] Summary for sequential cells identification: 
[12/04 15:09:55     22s]   Identified SBFF number: 42
[12/04 15:09:55     22s]   Identified MBFF number: 0
[12/04 15:09:55     22s]   Identified SB Latch number: 0
[12/04 15:09:55     22s]   Identified MB Latch number: 0
[12/04 15:09:55     22s]   Not identified SBFF number: 10
[12/04 15:09:55     22s]   Not identified MBFF number: 0
[12/04 15:09:55     22s]   Not identified SB Latch number: 0
[12/04 15:09:55     22s]   Not identified MB Latch number: 0
[12/04 15:09:55     22s]   Number of sequential cells which are not FFs: 27
[12/04 15:09:55     22s]  Visiting view : av_func_mode_max
[12/04 15:09:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:09:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:09:55     22s]  Visiting view : av_func_mode_min
[12/04 15:09:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:09:55     22s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:09:55     22s] TLC MultiMap info (StdDelay):
[12/04 15:09:55     22s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:09:55     22s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:09:55     22s]  Setting StdDelay to: 53.6ps
[12/04 15:09:55     22s] 
[12/04 15:09:55     22s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:09:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCCKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:09:55     22s] Type 'man IMPSYC-2' for more detail.
[12/04 15:09:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell VCC3IOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:09:55     22s] Type 'man IMPSYC-2' for more detail.
[12/04 15:09:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDKD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:09:55     22s] Type 'man IMPSYC-2' for more detail.
[12/04 15:09:55     22s] **WARN: (IMPSYC-2):	Timing information is not defined for cell GNDIOD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:09:55     22s] Type 'man IMPSYC-2' for more detail.
[12/04 15:09:55     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:10:01     22s] <CMD> fit
[12/04 15:10:21     23s] <CMD> getIoFlowFlag
[12/04 15:10:37     24s] <CMD> setIoFlowFlag 0
[12/04 15:10:37     24s] <CMD> floorPlan -site core_5040 -r 0.999267502465 0.004428 100 100 100 100
[12/04 15:10:37     24s] Adjusting Core to Bottom to: 100.6800.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:37     24s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:37     24s] Start create_tracks
[12/04 15:10:37     24s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 15:10:37     24s] <CMD> uiSetTool select
[12/04 15:10:37     24s] <CMD> getIoFlowFlag
[12/04 15:10:37     24s] <CMD> fit
[12/04 15:10:45     25s] <CMD> setIoFlowFlag 0
[12/04 15:10:45     25s] <CMD> floorPlan -site core_5040 -r 0.999049369415 0.05 100.44 100.68 100.44 100.24
[12/04 15:10:45     25s] Adjusting Core to Bottom to: 101.2400.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:10:45     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:10:45     25s] Start create_tracks
[12/04 15:10:45     25s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 15:10:45     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 15:10:45     25s] <CMD> uiSetTool select
[12/04 15:10:45     25s] <CMD> getIoFlowFlag
[12/04 15:10:45     25s] <CMD> fit
[12/04 15:11:01     25s] <CMD> setIoFlowFlag 0
[12/04 15:11:01     25s] <CMD> floorPlan -site core_5040 -r 0.998938879457 0.00513 100.44 101.24 100.44 102.44
[12/04 15:11:01     25s] Adjusting Core to Bottom to: 101.8000.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:11:01     25s] Type 'man IMPFP-3961' for more detail.
[12/04 15:11:01     25s] Start create_tracks
[12/04 15:11:01     25s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 15:11:01     25s] <CMD> uiSetTool select
[12/04 15:11:01     25s] <CMD> getIoFlowFlag
[12/04 15:11:01     25s] <CMD> fit
[12/04 15:11:17     26s] <CMD> setDrawView fplan
[12/04 15:11:19     26s] <CMD> setDrawView fplan
[12/04 15:11:44     28s] <CMD> saveDesign CHIP_floorplan.inn
[12/04 15:11:44     28s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:11:44     28s] % Begin save design ... (date=12/04 15:11:44, mem=1432.8M)
[12/04 15:11:44     28s] % Begin Save ccopt configuration ... (date=12/04 15:11:44, mem=1435.8M)
[12/04 15:11:44     28s] % End Save ccopt configuration ... (date=12/04 15:11:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1436.5M, current mem=1436.5M)
[12/04 15:11:44     28s] % Begin Save netlist data ... (date=12/04 15:11:44, mem=1436.5M)
[12/04 15:11:44     28s] Writing Binary DB to CHIP_floorplan.inn.dat/CHIP.v.bin in single-threaded mode...
[12/04 15:11:44     28s] % End Save netlist data ... (date=12/04 15:11:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1436.8M, current mem=1436.8M)
[12/04 15:11:44     28s] Saving symbol-table file ...
[12/04 15:11:45     28s] Saving congestion map file CHIP_floorplan.inn.dat/CHIP.route.congmap.gz ...
[12/04 15:11:45     28s] % Begin Save AAE data ... (date=12/04 15:11:45, mem=1437.4M)
[12/04 15:11:45     28s] Saving AAE Data ...
[12/04 15:11:45     28s] % End Save AAE data ... (date=12/04 15:11:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.4M, current mem=1437.4M)
[12/04 15:11:45     28s] Saving preference file CHIP_floorplan.inn.dat/gui.pref.tcl ...
[12/04 15:11:45     28s] Saving mode setting ...
[12/04 15:11:45     28s] Saving global file ...
[12/04 15:11:45     28s] % Begin Save floorplan data ... (date=12/04 15:11:45, mem=1440.9M)
[12/04 15:11:45     28s] Saving floorplan file ...
[12/04 15:11:46     28s] % End Save floorplan data ... (date=12/04 15:11:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=1440.9M, current mem=1440.9M)
[12/04 15:11:46     28s] Saving Drc markers ...
[12/04 15:11:46     28s] ... No Drc file written since there is no markers found.
[12/04 15:11:46     28s] % Begin Save placement data ... (date=12/04 15:11:46, mem=1441.0M)
[12/04 15:11:46     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 15:11:46     28s] Save Adaptive View Pruning View Names to Binary file
[12/04 15:11:46     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2218.1M) ***
[12/04 15:11:46     28s] % End Save placement data ... (date=12/04 15:11:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.2M, current mem=1441.2M)
[12/04 15:11:46     28s] % Begin Save routing data ... (date=12/04 15:11:46, mem=1441.2M)
[12/04 15:11:46     28s] Saving route file ...
[12/04 15:11:46     28s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2215.1M) ***
[12/04 15:11:46     28s] % End Save routing data ... (date=12/04 15:11:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.4M, current mem=1441.4M)
[12/04 15:11:46     28s] Saving property file CHIP_floorplan.inn.dat/CHIP.prop
[12/04 15:11:46     28s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2218.1M) ***
[12/04 15:11:46     28s] % Begin Save power constraints data ... (date=12/04 15:11:46, mem=1442.0M)
[12/04 15:11:46     28s] % End Save power constraints data ... (date=12/04 15:11:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.1M, current mem=1442.1M)
[12/04 15:11:46     28s] Generated self-contained design CHIP_floorplan.inn.dat
[12/04 15:11:46     29s] % End save design ... (date=12/04 15:11:46, total cpu=0:00:00.7, real=0:00:02.0, peak res=1444.6M, current mem=1444.6M)
[12/04 15:11:46     29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:12:23     31s] <CMD> clearGlobalNets
[12/04 15:12:23     31s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[12/04 15:12:23     31s] <CMD> globalNetConnect VCC -type net -net VCC
[12/04 15:12:23     31s] <CMD> globalNetConnect VCC -type tiehi -pin VCC -instanceBasename *
[12/04 15:12:23     31s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[12/04 15:12:23     31s] <CMD> globalNetConnect GND -type net -net GND
[12/04 15:12:23     31s] <CMD> globalNetConnect GND -type tielo -pin GND -instanceBasename *
[12/04 15:12:25     31s] Warning: term PU of inst I_RST_N is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_RST_N is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_RST_N is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_CLK is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_CLK is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_CLK is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_IN_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_IN_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_IN_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_TETROMINOES0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_TETROMINOES0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_TETROMINOES0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_TETROMINOES1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_TETROMINOES1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_TETROMINOES1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_TETROMINOES2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_TETROMINOES2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_TETROMINOES2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_POSITION0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_POSITION0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_POSITION0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_POSITION1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_POSITION1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_POSITION1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PU of inst I_POSITION2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term PD of inst I_POSITION2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SMT of inst I_POSITION2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_SCORE_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_SCORE_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_SCORE_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_SCORE_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_SCORE_VALID is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_FAIL is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_FAIL is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_FAIL is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_FAIL is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_FAIL is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_SCORE0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_SCORE0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_SCORE0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_SCORE0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_SCORE0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_SCORE1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_SCORE1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_SCORE1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_SCORE1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_SCORE1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_SCORE2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_SCORE2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_SCORE2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_SCORE2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_SCORE2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_SCORE3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_SCORE3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_SCORE3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_SCORE3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_SCORE3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS0 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS1 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS2 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS3 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS4 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS4 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS4 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS4 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS4 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS5 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS5 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS5 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS5 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS5 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS6 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS6 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS6 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS6 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS6 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS7 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS7 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS7 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS7 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS7 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS8 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS8 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS8 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS8 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS8 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS9 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS9 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS9 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS9 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS9 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS10 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS10 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS10 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS10 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS10 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS11 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS11 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS11 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS11 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS11 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS12 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS12 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS12 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS12 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS12 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS13 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS13 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS13 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS13 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS13 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS14 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS14 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS14 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS14 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS14 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS15 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS15 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS15 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS15 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS15 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS16 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS16 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS16 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS16 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS16 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS17 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS17 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS17 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS17 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS17 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS18 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS18 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS18 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS18 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS18 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS19 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS19 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS19 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS19 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS19 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS20 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS20 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS20 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS20 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS20 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS21 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS21 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS21 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS21 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS21 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS22 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS22 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS22 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS22 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS22 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS23 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS23 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS23 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS23 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS23 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS24 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS24 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS24 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS24 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS24 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS25 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS25 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS25 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS25 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS25 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS26 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS26 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS26 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS26 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS26 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS27 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS27 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS27 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS27 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS27 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS28 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS28 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS28 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS28 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS28 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS29 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS29 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS29 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS29 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS29 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS30 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS30 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS30 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS30 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS30 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS31 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS31 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS31 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS31 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS31 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS32 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS32 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS32 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS32 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS32 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS33 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS33 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS33 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS33 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS33 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS34 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS34 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS34 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS34 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS34 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS35 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS35 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS35 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS35 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS35 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS36 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS36 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS36 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS36 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS36 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS37 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS37 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS37 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS37 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS37 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS38 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS38 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS38 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS38 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS38 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS39 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS39 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS39 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS39 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS39 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS40 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS40 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS40 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS40 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS40 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS41 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS41 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS41 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS41 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS41 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS42 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS42 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS42 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS42 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS42 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS43 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS43 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS43 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS43 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS43 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS44 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS44 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS44 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS44 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS44 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS45 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS45 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS45 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS45 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS45 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS46 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS46 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS46 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS46 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS46 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS47 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS47 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS47 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS47 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS47 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS48 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS48 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS48 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS48 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS48 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS49 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS49 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS49 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS49 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS49 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS50 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS50 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS50 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS50 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS50 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS51 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS51 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS51 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS51 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS51 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS52 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS52 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS52 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS52 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS52 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS53 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS53 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS53 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS53 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS53 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS54 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS54 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS54 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS54 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS54 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS55 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS55 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS55 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS55 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS55 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS56 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS56 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS56 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS56 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS56 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS57 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS57 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS57 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS57 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS57 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS58 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS58 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS58 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS58 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS58 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS59 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS59 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS59 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS59 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS59 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS60 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS60 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS60 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS60 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS60 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS61 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS61 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS61 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS61 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS61 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS62 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS62 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS62 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS62 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS62 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS63 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS63 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS63 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS63 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS63 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS64 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS64 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS64 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS64 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS64 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS65 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS65 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS65 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS65 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS65 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS66 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS66 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS66 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS66 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS66 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS67 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS67 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS67 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS67 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS67 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS68 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS68 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS68 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS68 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS68 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS69 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS69 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS69 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS69 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS69 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E of inst O_TETRIS70 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E2 of inst O_TETRIS70 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E4 of inst O_TETRIS70 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term E8 of inst O_TETRIS70 is not connect to global special net.
[12/04 15:12:25     31s] Warning: term SR of inst O_TETRIS70 is not connect to global special net.
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:12:30     31s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:12:30     31s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:12:30     31s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:13:40     34s] <CMD> getIoFlowFlag
[12/04 15:13:48     35s] <CMD> setIoFlowFlag 0
[12/04 15:13:48     35s] <CMD> floorPlan -site core_5040 -r 0.99870422151 0.005129 200 200 200 200
[12/04 15:13:48     35s] Adjusting Core to Bottom to: 200.9200.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:48     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:48     35s] Start create_tracks
[12/04 15:13:48     35s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 15:13:48     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 15:13:48     35s] <CMD> uiSetTool select
[12/04 15:13:48     35s] <CMD> getIoFlowFlag
[12/04 15:13:48     35s] <CMD> fit
[12/04 15:13:49     35s] <CMD> setIoFlowFlag 0
[12/04 15:13:49     35s] <CMD> floorPlan -site core_5040 -r 0.994691710902 0.005128 200.26 200.92 200.26 200.48
[12/04 15:13:49     35s] Adjusting Core to Bottom to: 201.4800.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:49     35s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:49     35s] Start create_tracks
[12/04 15:13:49     35s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[12/04 15:13:49     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 15:13:49     35s] <CMD> uiSetTool select
[12/04 15:13:49     35s] <CMD> getIoFlowFlag
[12/04 15:13:49     35s] <CMD> fit
[12/04 15:14:00     36s] <CMD> saveDesign CHIP_floorplan.inn
[12/04 15:14:00     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:14:00     36s] % Begin save design ... (date=12/04 15:14:00, mem=1456.5M)
[12/04 15:14:00     36s] % Begin Save ccopt configuration ... (date=12/04 15:14:00, mem=1456.5M)
[12/04 15:14:00     36s] % End Save ccopt configuration ... (date=12/04 15:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.5M, current mem=1456.5M)
[12/04 15:14:00     36s] % Begin Save netlist data ... (date=12/04 15:14:00, mem=1456.5M)
[12/04 15:14:00     36s] Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/04 15:14:00     36s] % End Save netlist data ... (date=12/04 15:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.6M, current mem=1456.6M)
[12/04 15:14:00     36s] Saving symbol-table file ...
[12/04 15:14:00     36s] Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
[12/04 15:14:00     36s] % Begin Save AAE data ... (date=12/04 15:14:00, mem=1456.8M)
[12/04 15:14:00     36s] Saving AAE Data ...
[12/04 15:14:00     36s] % End Save AAE data ... (date=12/04 15:14:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.8M, current mem=1456.8M)
[12/04 15:14:00     36s] Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
[12/04 15:14:00     36s] Saving mode setting ...
[12/04 15:14:00     36s] Saving global file ...
[12/04 15:14:00     36s] % Begin Save floorplan data ... (date=12/04 15:14:00, mem=1456.9M)
[12/04 15:14:00     36s] Saving floorplan file ...
[12/04 15:14:01     36s] % End Save floorplan data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1456.9M, current mem=1456.9M)
[12/04 15:14:01     36s] Saving PG file CHIP_floorplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:14:01 2024)
[12/04 15:14:01     36s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2242.8M) ***
[12/04 15:14:01     36s] Saving Drc markers ...
[12/04 15:14:01     36s] ... No Drc file written since there is no markers found.
[12/04 15:14:01     36s] % Begin Save placement data ... (date=12/04 15:14:01, mem=1456.9M)
[12/04 15:14:01     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 15:14:01     36s] Save Adaptive View Pruning View Names to Binary file
[12/04 15:14:01     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2245.8M) ***
[12/04 15:14:01     36s] % End Save placement data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.9M, current mem=1456.9M)
[12/04 15:14:01     36s] % Begin Save routing data ... (date=12/04 15:14:01, mem=1456.9M)
[12/04 15:14:01     36s] Saving route file ...
[12/04 15:14:01     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2242.8M) ***
[12/04 15:14:01     36s] % End Save routing data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.1M, current mem=1457.1M)
[12/04 15:14:01     36s] Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
[12/04 15:14:01     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2245.8M) ***
[12/04 15:14:01     36s] % Begin Save power constraints data ... (date=12/04 15:14:01, mem=1457.1M)
[12/04 15:14:01     36s] % End Save power constraints data ... (date=12/04 15:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.1M, current mem=1457.1M)
[12/04 15:14:02     36s] Generated self-contained design CHIP_floorplan.inn.dat.tmp
[12/04 15:14:02     36s] % End save design ... (date=12/04 15:14:02, total cpu=0:00:00.6, real=0:00:02.0, peak res=1487.6M, current mem=1457.7M)
[12/04 15:14:02     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:14:06     36s] <CMD> saveDesign CHIP_floorplan.inn
[12/04 15:14:06     36s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:14:06     36s] % Begin save design ... (date=12/04 15:14:06, mem=1457.2M)
[12/04 15:14:06     36s] % Begin Save ccopt configuration ... (date=12/04 15:14:06, mem=1457.2M)
[12/04 15:14:06     36s] % End Save ccopt configuration ... (date=12/04 15:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.2M, current mem=1457.2M)
[12/04 15:14:06     36s] % Begin Save netlist data ... (date=12/04 15:14:06, mem=1457.2M)
[12/04 15:14:06     36s] Writing Binary DB to CHIP_floorplan.inn.dat.tmp/CHIP.v.bin in single-threaded mode...
[12/04 15:14:06     36s] % End Save netlist data ... (date=12/04 15:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
[12/04 15:14:06     36s] Saving symbol-table file ...
[12/04 15:14:06     36s] Saving congestion map file CHIP_floorplan.inn.dat.tmp/CHIP.route.congmap.gz ...
[12/04 15:14:07     36s] % Begin Save AAE data ... (date=12/04 15:14:06, mem=1457.3M)
[12/04 15:14:07     36s] Saving AAE Data ...
[12/04 15:14:07     37s] % End Save AAE data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
[12/04 15:14:07     37s] Saving preference file CHIP_floorplan.inn.dat.tmp/gui.pref.tcl ...
[12/04 15:14:07     37s] Saving mode setting ...
[12/04 15:14:07     37s] Saving global file ...
[12/04 15:14:07     37s] % Begin Save floorplan data ... (date=12/04 15:14:07, mem=1457.3M)
[12/04 15:14:07     37s] Saving floorplan file ...
[12/04 15:14:07     37s] % End Save floorplan data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
[12/04 15:14:07     37s] Saving PG file CHIP_floorplan.inn.dat.tmp/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:14:07 2024)
[12/04 15:14:07     37s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2253.0M) ***
[12/04 15:14:07     37s] Saving Drc markers ...
[12/04 15:14:07     37s] ... No Drc file written since there is no markers found.
[12/04 15:14:07     37s] % Begin Save placement data ... (date=12/04 15:14:07, mem=1457.3M)
[12/04 15:14:07     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 15:14:07     37s] Save Adaptive View Pruning View Names to Binary file
[12/04 15:14:07     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2256.0M) ***
[12/04 15:14:07     37s] % End Save placement data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
[12/04 15:14:07     37s] % Begin Save routing data ... (date=12/04 15:14:07, mem=1457.3M)
[12/04 15:14:07     37s] Saving route file ...
[12/04 15:14:07     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2253.0M) ***
[12/04 15:14:07     37s] % End Save routing data ... (date=12/04 15:14:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
[12/04 15:14:07     37s] Saving property file CHIP_floorplan.inn.dat.tmp/CHIP.prop
[12/04 15:14:07     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2256.0M) ***
[12/04 15:14:08     37s] % Begin Save power constraints data ... (date=12/04 15:14:08, mem=1457.3M)
[12/04 15:14:08     37s] % End Save power constraints data ... (date=12/04 15:14:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.3M, current mem=1457.3M)
[12/04 15:14:08     37s] Generated self-contained design CHIP_floorplan.inn.dat.tmp
[12/04 15:14:08     37s] % End save design ... (date=12/04 15:14:08, total cpu=0:00:00.5, real=0:00:02.0, peak res=1488.1M, current mem=1457.4M)
[12/04 15:14:08     37s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:14:25     38s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 15:14:25     38s] The ring targets are set to core/block ring wires.
[12/04 15:14:25     38s] addRing command will consider rows while creating rings.
[12/04 15:14:25     38s] addRing command will disallow rings to go over rows.
[12/04 15:14:25     38s] addRing command will ignore shorts while creating rings.
[12/04 15:14:25     38s] <CMD> addRing -nets {GND VCC} -type core_rings -follow core -layer {top metal3 bottom metal3 left metal2 right metal2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 10 -use_interleaving_wire_group 1
[12/04 15:14:25     38s] 
[12/04 15:14:25     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2264.7M)
[12/04 15:14:25     38s] Ring generation is complete.
[12/04 15:14:25     38s] vias are now being generated.
[12/04 15:14:25     38s] addRing created 80 wires.
[12/04 15:14:25     38s] ViaGen created 800 vias, deleted 0 via to avoid violation.
[12/04 15:14:25     38s] +--------+----------------+----------------+
[12/04 15:14:25     38s] |  Layer |     Created    |     Deleted    |
[12/04 15:14:25     38s] +--------+----------------+----------------+
[12/04 15:14:25     38s] | metal2 |       40       |       NA       |
[12/04 15:14:25     38s] |  via2  |       800      |        0       |
[12/04 15:14:25     38s] | metal3 |       40       |       NA       |
[12/04 15:14:25     38s] +--------+----------------+----------------+
[12/04 15:15:05     40s] <CMD> setSrouteMode -viaConnectToShape { ring blockring }
[12/04 15:15:05     40s] <CMD> sroute -connect { blockPin padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 15:15:05     40s] *** Begin SPECIAL ROUTE on Wed Dec  4 15:15:05 2024 ***
[12/04 15:15:05     40s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 15:15:05     40s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s] Begin option processing ...
[12/04 15:15:05     40s] srouteConnectPowerBump set to false
[12/04 15:15:05     40s] routeSelectNet set to "GND VCC"
[12/04 15:15:05     40s] routeSpecial set to true
[12/04 15:15:05     40s] srouteBlockPin set to "useLef"
[12/04 15:15:05     40s] srouteBottomLayerLimit set to 1
[12/04 15:15:05     40s] srouteBottomTargetLayerLimit set to 1
[12/04 15:15:05     40s] srouteConnectConverterPin set to false
[12/04 15:15:05     40s] srouteConnectCorePin set to false
[12/04 15:15:05     40s] srouteConnectStripe set to false
[12/04 15:15:05     40s] srouteCrossoverViaBottomLayer set to 1
[12/04 15:15:05     40s] srouteCrossoverViaTopLayer set to 6
[12/04 15:15:05     40s] srouteFollowCorePinEnd set to 3
[12/04 15:15:05     40s] srouteFollowPadPin set to false
[12/04 15:15:05     40s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 15:15:05     40s] srouteNoViaOnWireShape set to "padring stripe blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 15:15:05     40s] sroutePadPinAllPorts set to true
[12/04 15:15:05     40s] sroutePreserveExistingRoutes set to true
[12/04 15:15:05     40s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 15:15:05     40s] srouteStopBlockPin set to "nearestTarget"
[12/04 15:15:05     40s] srouteTopLayerLimit set to 6
[12/04 15:15:05     40s] srouteTopTargetLayerLimit set to 6
[12/04 15:15:05     40s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3369.00 megs.
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s] Reading DB technology information...
[12/04 15:15:05     40s] Finished reading DB technology information.
[12/04 15:15:05     40s] Reading floorplan and netlist information...
[12/04 15:15:05     40s] Finished reading floorplan and netlist information.
[12/04 15:15:05     40s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 15:15:05     40s] Read in 98 macros, 98 used
[12/04 15:15:05     40s] Read in 215 components
[12/04 15:15:05     40s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 15:15:05     40s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 15:15:05     40s] Read in 88 logical pins
[12/04 15:15:05     40s] Read in 88 nets
[12/04 15:15:05     40s] Read in 2 special nets, 2 routed
[12/04 15:15:05     40s] Read in 198 terminals
[12/04 15:15:05     40s] 2 nets selected.
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s] Begin power routing ...
[12/04 15:15:05     40s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VCC net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 15:15:05     40s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the GND net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 15:15:05     40s]   Number of IO ports routed: 48
[12/04 15:15:05     40s]   Number of Block ports routed: 0
[12/04 15:15:05     40s]   Number of Power Bump ports routed: 0
[12/04 15:15:05     40s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3381.00 megs.
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s]  Begin updating DB with routing results ...
[12/04 15:15:05     40s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/04 15:15:05     40s] Pin and blockage extraction finished
[12/04 15:15:05     40s] 
[12/04 15:15:05     40s] sroute created 48 wires.
[12/04 15:15:05     40s] ViaGen created 480 vias, deleted 0 via to avoid violation.
[12/04 15:15:05     40s] +--------+----------------+----------------+
[12/04 15:15:05     40s] |  Layer |     Created    |     Deleted    |
[12/04 15:15:05     40s] +--------+----------------+----------------+
[12/04 15:15:05     40s] | metal1 |       24       |       NA       |
[12/04 15:15:05     40s] |   via  |       240      |        0       |
[12/04 15:15:05     40s] | metal2 |       18       |       NA       |
[12/04 15:15:05     40s] |  via2  |       180      |        0       |
[12/04 15:15:05     40s] |  via3  |       60       |        0       |
[12/04 15:15:05     40s] | metal4 |        6       |       NA       |
[12/04 15:15:05     40s] +--------+----------------+----------------+
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:15:17     41s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeRingLayers {}
[12/04 15:15:17     41s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 15:15:17     41s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 15:16:12     44s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 15:16:12     44s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 15:16:12     44s] 
[12/04 15:16:12     44s] Stripes will stop at the boundary of the specified area.
[12/04 15:16:12     44s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 15:16:12     44s] Stripes will not extend to closest target.
[12/04 15:16:12     44s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 15:16:12     44s] Stripes will not be created over regions without power planning wires.
[12/04 15:16:12     44s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 15:16:12     44s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 15:16:12     44s] Offset for stripe breaking is set to 0.
[12/04 15:16:12     44s] <CMD> addStripe -nets {GND VCC} -layer metal5 -direction vertical -width 4 -spacing 0.28 -set_to_set_distance 100 -start_from left -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 15:16:12     44s] 
[12/04 15:16:12     44s] Initialize fgc environment(mem: 2282.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Starting stripe generation ...
[12/04 15:16:12     44s] Non-Default Mode Option Settings :
[12/04 15:16:12     44s]   NONE
[12/04 15:16:12     44s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:16:12     44s] Stripe generation is complete.
[12/04 15:16:12     44s] vias are now being generated.
[12/04 15:16:12     44s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal5 & metal2 at (500.38, 157.48) (504.38, 333.52).
[12/04 15:16:12     44s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal5 & metal2 at (500.38, 2975.02) (504.38, 3151.06).
[12/04 15:16:12     44s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal2 at (411.85, 148.20) (415.85, 324.24).
[12/04 15:16:12     44s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal2 at (411.85, 2984.30) (415.85, 3160.34).
[12/04 15:16:12     44s] addStripe created 56 wires.
[12/04 15:16:12     44s] ViaGen created 2110 vias, deleted 0 via to avoid violation.
[12/04 15:16:12     44s] +--------+----------------+----------------+
[12/04 15:16:12     44s] |  Layer |     Created    |     Deleted    |
[12/04 15:16:12     44s] +--------+----------------+----------------+
[12/04 15:16:12     44s] | metal3 |        2       |       NA       |
[12/04 15:16:12     44s] |  via3  |      1044      |        0       |
[12/04 15:16:12     44s] |  via4  |      1044      |        0       |
[12/04 15:16:12     44s] | metal5 |       52       |       NA       |
[12/04 15:16:12     44s] |  via5  |       22       |        0       |
[12/04 15:16:12     44s] | metal6 |        2       |       NA       |
[12/04 15:16:12     44s] +--------+----------------+----------------+
[12/04 15:17:15     47s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 15:17:15     47s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 15:17:15     47s] 
[12/04 15:17:15     47s] Stripes will stop at the boundary of the specified area.
[12/04 15:17:15     47s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 15:17:15     47s] Stripes will not extend to closest target.
[12/04 15:17:15     47s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 15:17:15     47s] Stripes will not be created over regions without power planning wires.
[12/04 15:17:15     47s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 15:17:15     47s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 15:17:15     47s] Offset for stripe breaking is set to 0.
[12/04 15:17:15     47s] <CMD> addStripe -nets {GND VCC} -layer metal6 -direction horizontal -width 4 -spacing 1 -set_to_set_distance 100 -start_from bottom -start_offset 60 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 15:17:15     47s] 
[12/04 15:17:15     47s] Initialize fgc environment(mem: 2282.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Starting stripe generation ...
[12/04 15:17:15     47s] Non-Default Mode Option Settings :
[12/04 15:17:15     47s]   NONE
[12/04 15:17:15     47s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2282.2M)
[12/04 15:17:15     47s] Stripe generation is complete.
[12/04 15:17:15     47s] vias are now being generated.
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (156.87, 501.60) (332.91, 505.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (2998.35, 501.60) (3174.39, 505.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (156.87, 2901.60) (332.91, 2905.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (2998.35, 2901.60) (3174.39, 2905.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (147.59, 406.60) (323.63, 410.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (3007.63, 406.60) (3183.67, 410.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (147.59, 2806.60) (323.63, 2810.60).
[12/04 15:17:15     47s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer metal6 & metal1 at (3007.63, 2806.60) (3183.67, 2810.60).
[12/04 15:17:15     47s] addStripe created 52 wires.
[12/04 15:17:15     47s] ViaGen created 5512 vias, deleted 0 via to avoid violation.
[12/04 15:17:15     47s] +--------+----------------+----------------+
[12/04 15:17:15     47s] |  Layer |     Created    |     Deleted    |
[12/04 15:17:15     47s] +--------+----------------+----------------+
[12/04 15:17:15     47s] |  via2  |      1040      |        0       |
[12/04 15:17:15     47s] |  via3  |      1040      |        0       |
[12/04 15:17:15     47s] |  via4  |      1040      |        0       |
[12/04 15:17:15     47s] |  via5  |      2392      |        0       |
[12/04 15:17:15     47s] | metal6 |       52       |       NA       |
[12/04 15:17:15     47s] +--------+----------------+----------------+
[12/04 15:18:17     50s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/04 15:18:17     50s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[12/04 15:18:17     50s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/04 15:18:17     50s] *** Begin SPECIAL ROUTE on Wed Dec  4 15:18:17 2024 ***
[12/04 15:18:17     50s] SPECIAL ROUTE ran on directory: /RAID2/COURSE/iclab/iclab018/Lab12/Exercise/05_APR
[12/04 15:18:17     50s] SPECIAL ROUTE ran on machine: ee30 (Linux 3.10.0-1160.88.1.el7.x86_64 x86_64 1.50Ghz)
[12/04 15:18:17     50s] 
[12/04 15:18:17     50s] Begin option processing ...
[12/04 15:18:17     50s] srouteConnectPowerBump set to false
[12/04 15:18:17     50s] routeSelectNet set to "GND VCC"
[12/04 15:18:17     50s] routeSpecial set to true
[12/04 15:18:17     50s] srouteBottomLayerLimit set to 1
[12/04 15:18:17     50s] srouteBottomTargetLayerLimit set to 1
[12/04 15:18:17     50s] srouteConnectBlockPin set to false
[12/04 15:18:17     50s] srouteConnectConverterPin set to false
[12/04 15:18:17     50s] srouteConnectPadPin set to false
[12/04 15:18:17     50s] srouteConnectStripe set to false
[12/04 15:18:17     50s] srouteCrossoverViaBottomLayer set to 1
[12/04 15:18:17     50s] srouteCrossoverViaTopLayer set to 6
[12/04 15:18:17     50s] srouteFollowCorePinEnd set to 3
[12/04 15:18:17     50s] srouteFollowPadPin set to false
[12/04 15:18:17     50s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 15:18:17     50s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/04 15:18:17     50s] sroutePadPinAllPorts set to true
[12/04 15:18:17     50s] sroutePreserveExistingRoutes set to true
[12/04 15:18:17     50s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 15:18:17     50s] srouteStopBlockPin set to "nearestTarget"
[12/04 15:18:17     50s] srouteTopLayerLimit set to 6
[12/04 15:18:17     50s] srouteTopTargetLayerLimit set to 6
[12/04 15:18:17     50s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3385.00 megs.
[12/04 15:18:17     50s] 
[12/04 15:18:17     50s] Reading DB technology information...
[12/04 15:18:17     50s] Finished reading DB technology information.
[12/04 15:18:17     50s] Reading floorplan and netlist information...
[12/04 15:18:17     50s] Finished reading floorplan and netlist information.
[12/04 15:18:17     50s] Read in 12 layers, 6 routing layers, 1 overlap layer
[12/04 15:18:17     50s] Read in 402 macros, 99 used
[12/04 15:18:17     50s] Read in 215 components
[12/04 15:18:17     50s]   91 core components: 91 unplaced, 0 placed, 0 fixed
[12/04 15:18:17     50s]   124 pad components: 0 unplaced, 120 placed, 4 fixed
[12/04 15:18:17     50s] Read in 88 logical pins
[12/04 15:18:17     50s] Read in 88 nets
[12/04 15:18:17     50s] Read in 2 special nets, 2 routed
[12/04 15:18:17     50s] Read in 198 terminals
[12/04 15:18:17     50s] 2 nets selected.
[12/04 15:18:17     50s] 
[12/04 15:18:17     50s] Begin power routing ...
[12/04 15:18:18     51s] CPU time for FollowPin 0 seconds
[12/04 15:18:19     52s] CPU time for FollowPin 0 seconds
[12/04 15:18:20     53s]   Number of Core ports routed: 1044
[12/04 15:18:20     53s]   Number of Followpin connections: 522
[12/04 15:18:20     53s] End power routing: cpu: 0:00:02, real: 0:00:03, peak: 3413.00 megs.
[12/04 15:18:20     53s] 
[12/04 15:18:20     53s] 
[12/04 15:18:20     53s] 
[12/04 15:18:20     53s]  Begin updating DB with routing results ...
[12/04 15:18:20     53s]  Updating DB with 8 via definition ...
[12/04 15:18:20     53s] 
sroute post-processing starts at Wed Dec  4 15:18:20 2024
The viaGen is rebuilding shadow vias for net GND.
[12/04 15:18:20     53s] sroute post-processing ends at Wed Dec  4 15:18:20 2024

sroute post-processing starts at Wed Dec  4 15:18:20 2024
The viaGen is rebuilding shadow vias for net VCC.
[12/04 15:18:20     53s] sroute post-processing ends at Wed Dec  4 15:18:20 2024
sroute created 1636 wires.
[12/04 15:18:20     53s] ViaGen created 64416 vias, deleted 60 vias to avoid violation.
[12/04 15:18:20     53s] +--------+----------------+----------------+
[12/04 15:18:20     53s] |  Layer |     Created    |     Deleted    |
[12/04 15:18:20     53s] +--------+----------------+----------------+
[12/04 15:18:20     53s] | metal1 |      1580      |       NA       |
[12/04 15:18:20     53s] |   via  |      23208     |       60       |
[12/04 15:18:20     53s] | metal2 |       10       |       NA       |
[12/04 15:18:20     53s] |  via2  |      14058     |        0       |
[12/04 15:18:20     53s] | metal3 |       46       |       NA       |
[12/04 15:18:20     53s] |  via3  |      13574     |        0       |
[12/04 15:18:20     53s] |  via4  |      13574     |        0       |
[12/04 15:18:20     53s] |  via5  |        2       |        0       |
[12/04 15:18:20     53s] +--------+----------------+----------------+
[12/04 15:18:26     53s] <CMD> getMultiCpuUsage -localCpu
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -disable_rules -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -quiet -area
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -quiet -layer_range
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -check_only -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[12/04 15:18:26     53s] <CMD> get_verify_drc_mode -limit -quiet
[12/04 15:18:30     53s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[12/04 15:18:30     53s] <CMD> verify_drc
[12/04 15:18:30     53s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[12/04 15:18:30     53s] #-report CHIP.drc.rpt                    # string, default="", user setting
[12/04 15:18:30     53s]  *** Starting Verify DRC (MEM: 2313.6) ***
[12/04 15:18:30     53s] 
[12/04 15:18:30     53s] #create default rule from bind_ndr_rule rule=0x7f13e3bf3f50 0x7f138bfd6018
[12/04 15:18:30     54s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 15:18:30     54s]   VERIFY DRC ...... Starting Verification
[12/04 15:18:30     54s]   VERIFY DRC ...... Initializing
[12/04 15:18:30     54s]   VERIFY DRC ...... Deleting Existing Violations
[12/04 15:18:30     54s]   VERIFY DRC ...... Creating Sub-Areas
[12/04 15:18:30     54s]   VERIFY DRC ...... Using new threading
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 257.280 257.280} 1 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {257.280 0.000 514.560 257.280} 2 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {514.560 0.000 771.840 257.280} 3 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {771.840 0.000 1029.120 257.280} 4 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {1029.120 0.000 1286.400 257.280} 5 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {1286.400 0.000 1543.680 257.280} 6 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {1543.680 0.000 1800.960 257.280} 7 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {1800.960 0.000 2058.240 257.280} 8 of 169
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/04 15:18:30     54s]   VERIFY DRC ...... Sub-Area: {2058.240 0.000 2315.520 257.280} 9 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 0.000 2572.800 257.280} 10 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 0.000 2830.080 257.280} 11 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 0.000 3087.360 257.280} 12 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 0.000 3331.260 257.280} 13 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 257.280 257.280 514.560} 14 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 257.280 514.560 514.560} 15 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 257.280 771.840 514.560} 16 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 257.280 1029.120 514.560} 17 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 257.280 1286.400 514.560} 18 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 257.280 1543.680 514.560} 19 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 257.280 1800.960 514.560} 20 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 257.280 2058.240 514.560} 21 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 257.280 2315.520 514.560} 22 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 257.280 2572.800 514.560} 23 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 257.280 2830.080 514.560} 24 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 257.280 3087.360 514.560} 25 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 257.280 3331.260 514.560} 26 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 514.560 257.280 771.840} 27 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 514.560 514.560 771.840} 28 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 514.560 771.840 771.840} 29 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 514.560 1029.120 771.840} 30 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 514.560 1286.400 771.840} 31 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 514.560 1543.680 771.840} 32 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 514.560 1800.960 771.840} 33 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 514.560 2058.240 771.840} 34 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 514.560 2315.520 771.840} 35 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 514.560 2572.800 771.840} 36 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 514.560 2830.080 771.840} 37 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 514.560 3087.360 771.840} 38 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 514.560 3331.260 771.840} 39 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 771.840 257.280 1029.120} 40 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 771.840 514.560 1029.120} 41 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 771.840 771.840 1029.120} 42 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 771.840 1029.120 1029.120} 43 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 771.840 1286.400 1029.120} 44 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 771.840 1543.680 1029.120} 45 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 771.840 1800.960 1029.120} 46 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 771.840 2058.240 1029.120} 47 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 771.840 2315.520 1029.120} 48 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 771.840 2572.800 1029.120} 49 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 771.840 2830.080 1029.120} 50 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 771.840 3087.360 1029.120} 51 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 771.840 3331.260 1029.120} 52 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 1029.120 257.280 1286.400} 53 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 1029.120 514.560 1286.400} 54 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 1029.120 771.840 1286.400} 55 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 1029.120 1029.120 1286.400} 56 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 1029.120 1286.400 1286.400} 57 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 1029.120 1543.680 1286.400} 58 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 1029.120 1800.960 1286.400} 59 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 1029.120 2058.240 1286.400} 60 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 1029.120 2315.520 1286.400} 61 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 1029.120 2572.800 1286.400} 62 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 1029.120 2830.080 1286.400} 63 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 1029.120 3087.360 1286.400} 64 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 1029.120 3331.260 1286.400} 65 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 1286.400 257.280 1543.680} 66 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 1286.400 514.560 1543.680} 67 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 1286.400 771.840 1543.680} 68 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 1286.400 1029.120 1543.680} 69 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 1286.400 1286.400 1543.680} 70 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 1286.400 1543.680 1543.680} 71 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 1286.400 1800.960 1543.680} 72 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 1286.400 2058.240 1543.680} 73 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 1286.400 2315.520 1543.680} 74 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 1286.400 2572.800 1543.680} 75 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 1286.400 2830.080 1543.680} 76 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 1286.400 3087.360 1543.680} 77 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 1286.400 3331.260 1543.680} 78 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 1543.680 257.280 1800.960} 79 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 1543.680 514.560 1800.960} 80 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 1543.680 771.840 1800.960} 81 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 1543.680 1029.120 1800.960} 82 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 1543.680 1286.400 1800.960} 83 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 1543.680 1543.680 1800.960} 84 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 1543.680 1800.960 1800.960} 85 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 1543.680 2058.240 1800.960} 86 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 1543.680 2315.520 1800.960} 87 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 1543.680 2572.800 1800.960} 88 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 1543.680 2830.080 1800.960} 89 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 1543.680 3087.360 1800.960} 90 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 1543.680 3331.260 1800.960} 91 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 1800.960 257.280 2058.240} 92 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 1800.960 514.560 2058.240} 93 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 1800.960 771.840 2058.240} 94 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 1800.960 1029.120 2058.240} 95 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 1800.960 1286.400 2058.240} 96 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 1800.960 1543.680 2058.240} 97 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 1800.960 1800.960 2058.240} 98 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 1800.960 2058.240 2058.240} 99 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 1800.960 2315.520 2058.240} 100 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 1800.960 2572.800 2058.240} 101 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 1800.960 2830.080 2058.240} 102 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 1800.960 3087.360 2058.240} 103 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 1800.960 3331.260 2058.240} 104 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 2058.240 257.280 2315.520} 105 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 2058.240 514.560 2315.520} 106 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 2058.240 771.840 2315.520} 107 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 2058.240 1029.120 2315.520} 108 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 2058.240 1286.400 2315.520} 109 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 2058.240 1543.680 2315.520} 110 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 2058.240 1800.960 2315.520} 111 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 2058.240 2058.240 2315.520} 112 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 2058.240 2315.520 2315.520} 113 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 2058.240 2572.800 2315.520} 114 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 2058.240 2830.080 2315.520} 115 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 2058.240 3087.360 2315.520} 116 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 2058.240 3331.260 2315.520} 117 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 2315.520 257.280 2572.800} 118 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 2315.520 514.560 2572.800} 119 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 2315.520 771.840 2572.800} 120 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 2315.520 1029.120 2572.800} 121 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 2315.520 1286.400 2572.800} 122 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 2315.520 1543.680 2572.800} 123 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 2315.520 1800.960 2572.800} 124 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 2315.520 2058.240 2572.800} 125 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 2315.520 2315.520 2572.800} 126 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 2315.520 2572.800 2572.800} 127 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 2315.520 2830.080 2572.800} 128 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 2315.520 3087.360 2572.800} 129 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 2315.520 3331.260 2572.800} 130 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 2572.800 257.280 2830.080} 131 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 2572.800 514.560 2830.080} 132 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 2572.800 771.840 2830.080} 133 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 2572.800 1029.120 2830.080} 134 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 2572.800 1286.400 2830.080} 135 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 2572.800 1543.680 2830.080} 136 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 2572.800 1800.960 2830.080} 137 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 2572.800 2058.240 2830.080} 138 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 2572.800 2315.520 2830.080} 139 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 2572.800 2572.800 2830.080} 140 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 2572.800 2830.080 2830.080} 141 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 2572.800 3087.360 2830.080} 142 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {3087.360 2572.800 3331.260 2830.080} 143 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {0.000 2830.080 257.280 3087.360} 144 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {257.280 2830.080 514.560 3087.360} 145 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {514.560 2830.080 771.840 3087.360} 146 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {771.840 2830.080 1029.120 3087.360} 147 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1029.120 2830.080 1286.400 3087.360} 148 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1286.400 2830.080 1543.680 3087.360} 149 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1543.680 2830.080 1800.960 3087.360} 150 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {1800.960 2830.080 2058.240 3087.360} 151 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2058.240 2830.080 2315.520 3087.360} 152 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2315.520 2830.080 2572.800 3087.360} 153 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2572.800 2830.080 2830.080 3087.360} 154 of 169
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/04 15:18:31     54s]   VERIFY DRC ...... Sub-Area: {2830.080 2830.080 3087.360 3087.360} 155 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {3087.360 2830.080 3331.260 3087.360} 156 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {0.000 3087.360 257.280 3308.040} 157 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {257.280 3087.360 514.560 3308.040} 158 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {514.560 3087.360 771.840 3308.040} 159 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {771.840 3087.360 1029.120 3308.040} 160 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {1029.120 3087.360 1286.400 3308.040} 161 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {1286.400 3087.360 1543.680 3308.040} 162 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {1543.680 3087.360 1800.960 3308.040} 163 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {1800.960 3087.360 2058.240 3308.040} 164 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {2058.240 3087.360 2315.520 3308.040} 165 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {2315.520 3087.360 2572.800 3308.040} 166 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {2572.800 3087.360 2830.080 3308.040} 167 of 169
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/04 15:18:31     55s]   VERIFY DRC ...... Sub-Area: {2830.080 3087.360 3087.360 3308.040} 168 of 169
[12/04 15:18:32     55s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/04 15:18:32     55s]   VERIFY DRC ...... Sub-Area: {3087.360 3087.360 3331.260 3308.040} 169 of 169
[12/04 15:18:32     55s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/04 15:18:32     55s] 
[12/04 15:18:32     55s]   Verification Complete : 0 Viols.
[12/04 15:18:32     55s] 
[12/04 15:18:32     55s]  *** End Verify DRC (CPU: 0:00:01.0  ELAPSED TIME: 2.00  MEM: 17.0M) ***
[12/04 15:18:32     55s] 
[12/04 15:18:32     55s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[12/04 15:18:45     55s] <CMD> verifyConnectivity -net {GND VCC} -type special -error 1000 -warning 50
[12/04 15:18:45     55s] VERIFY_CONNECTIVITY use new engine.
[12/04 15:18:45     55s] 
[12/04 15:18:45     55s] ******** Start: VERIFY CONNECTIVITY ********
[12/04 15:18:45     55s] Start Time: Wed Dec  4 15:18:45 2024
[12/04 15:18:45     55s] 
[12/04 15:18:45     55s] Design Name: CHIP
[12/04 15:18:45     55s] Database Units: 1000
[12/04 15:18:45     55s] Design Boundary: (0.0000, 0.0000) (3331.2600, 3308.0400)
[12/04 15:18:45     55s] Error Limit = 1000; Warning Limit = 50
[12/04 15:18:45     55s] Check specified nets
[12/04 15:18:45     55s] *** Checking Net VCC
[12/04 15:18:45     55s] *** Checking Net GND
[12/04 15:18:45     55s] 
[12/04 15:18:45     55s] Begin Summary 
[12/04 15:18:45     55s]   Found no problems or warnings.
[12/04 15:18:45     55s] End Summary
[12/04 15:18:45     55s] 
[12/04 15:18:45     55s] End Time: Wed Dec  4 15:18:45 2024
[12/04 15:18:45     55s] Time Elapsed: 0:00:00.0
[12/04 15:18:45     55s] 
[12/04 15:18:45     55s] ******** End: VERIFY CONNECTIVITY ********
[12/04 15:18:45     55s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/04 15:18:45     55s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[12/04 15:18:45     55s] 
[12/04 15:19:03     56s] <CMD> saveDesign CHIP_powerplan.inn
[12/04 15:19:03     56s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:19:03     56s] % Begin save design ... (date=12/04 15:19:03, mem=1548.1M)
[12/04 15:19:03     56s] % Begin Save ccopt configuration ... (date=12/04 15:19:03, mem=1548.1M)
[12/04 15:19:03     56s] % End Save ccopt configuration ... (date=12/04 15:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.3M, current mem=1548.3M)
[12/04 15:19:03     56s] % Begin Save netlist data ... (date=12/04 15:19:03, mem=1548.3M)
[12/04 15:19:03     56s] Writing Binary DB to CHIP_powerplan.inn.dat/CHIP.v.bin in single-threaded mode...
[12/04 15:19:03     56s] % End Save netlist data ... (date=12/04 15:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.3M, current mem=1548.3M)
[12/04 15:19:03     56s] Saving symbol-table file ...
[12/04 15:19:04     56s] Saving congestion map file CHIP_powerplan.inn.dat/CHIP.route.congmap.gz ...
[12/04 15:19:04     56s] % Begin Save AAE data ... (date=12/04 15:19:04, mem=1548.4M)
[12/04 15:19:04     56s] Saving AAE Data ...
[12/04 15:19:04     56s] % End Save AAE data ... (date=12/04 15:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1548.4M, current mem=1548.4M)
[12/04 15:19:04     56s] Saving preference file CHIP_powerplan.inn.dat/gui.pref.tcl ...
[12/04 15:19:04     56s] Saving mode setting ...
[12/04 15:19:04     56s] Saving global file ...
[12/04 15:19:04     57s] % Begin Save floorplan data ... (date=12/04 15:19:04, mem=1545.5M)
[12/04 15:19:04     57s] Saving floorplan file ...
[12/04 15:19:04     57s] % End Save floorplan data ... (date=12/04 15:19:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.6M, current mem=1545.6M)
[12/04 15:19:04     57s] Saving PG file CHIP_powerplan.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:19:04 2024)
[12/04 15:19:05     57s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2350.7M) ***
[12/04 15:19:05     57s] Saving Drc markers ...
[12/04 15:19:05     57s] ... No Drc file written since there is no markers found.
[12/04 15:19:05     57s] % Begin Save placement data ... (date=12/04 15:19:05, mem=1545.7M)
[12/04 15:19:05     57s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 15:19:05     57s] Save Adaptive View Pruning View Names to Binary file
[12/04 15:19:05     57s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2353.7M) ***
[12/04 15:19:05     57s] % End Save placement data ... (date=12/04 15:19:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.7M, current mem=1545.7M)
[12/04 15:19:05     57s] % Begin Save routing data ... (date=12/04 15:19:05, mem=1545.7M)
[12/04 15:19:05     57s] Saving route file ...
[12/04 15:19:05     57s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2350.7M) ***
[12/04 15:19:05     57s] % End Save routing data ... (date=12/04 15:19:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.7M, current mem=1545.7M)
[12/04 15:19:05     57s] Saving property file CHIP_powerplan.inn.dat/CHIP.prop
[12/04 15:19:05     57s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2353.7M) ***
[12/04 15:19:05     57s] % Begin Save power constraints data ... (date=12/04 15:19:05, mem=1545.7M)
[12/04 15:19:05     57s] % End Save power constraints data ... (date=12/04 15:19:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1545.7M, current mem=1545.7M)
[12/04 15:19:05     57s] Generated self-contained design CHIP_powerplan.inn.dat
[12/04 15:19:05     57s] % End save design ... (date=12/04 15:19:05, total cpu=0:00:00.6, real=0:00:02.0, peak res=1579.5M, current mem=1546.5M)
[12/04 15:19:05     57s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:19:36     58s] <CMD> setPlaceMode -prerouteAsObs {5 6}
[12/04 15:20:19     60s] <CMD> setPlaceMode -fp false
[12/04 15:20:19     60s] <CMD> place_design -noPrePlaceOpt
[12/04 15:20:19     60s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:20:20     60s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 258, percentage of missing scan cell = 0.00% (0 / 258)
[12/04 15:20:20     61s] ### Time Record (colorize_geometry) is installed.
[12/04 15:20:20     61s] #Start colorize_geometry on Wed Dec  4 15:20:20 2024
[12/04 15:20:20     61s] #
[12/04 15:20:20     61s] ### Time Record (Pre Callback) is installed.
[12/04 15:20:20     61s] ### Time Record (Pre Callback) is uninstalled.
[12/04 15:20:20     61s] ### Time Record (DB Import) is installed.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN fail in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN in_valid in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN position[0] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN position[1] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN position[2] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN rst_n in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN score[0] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN score[1] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN score[2] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN score[3] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN score_valid in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[0] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[10] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[11] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[12] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[13] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[14] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[15] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (NRDB-733) PIN tetris[16] in CELL_VIEW CHIP does not have physical port.
[12/04 15:20:20     61s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 15:20:20     61s] #To increase the message display limit, refer to the product command reference manual.
[12/04 15:20:20     61s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=897970556 pin_access=1 inst_pattern=1 halo=0
[12/04 15:20:20     61s] ### Time Record (DB Import) is uninstalled.
[12/04 15:20:20     61s] ### Time Record (DB Export) is installed.
[12/04 15:20:20     61s] Extracting standard cell pins and blockage ...... 
[12/04 15:20:20     61s] Pin and blockage extraction finished
[12/04 15:20:20     61s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2064418083 placement=897970556 pin_access=1 inst_pattern=1 halo=0
[12/04 15:20:20     61s] ### Time Record (DB Export) is uninstalled.
[12/04 15:20:20     61s] ### Time Record (Post Callback) is installed.
[12/04 15:20:20     61s] ### Time Record (Post Callback) is uninstalled.
[12/04 15:20:20     61s] #
[12/04 15:20:20     61s] #colorize_geometry statistics:
[12/04 15:20:20     61s] #Cpu time = 00:00:00
[12/04 15:20:20     61s] #Elapsed time = 00:00:00
[12/04 15:20:20     61s] #Increased memory = -20.93 (MB)
[12/04 15:20:20     61s] #Total memory = 1539.24 (MB)
[12/04 15:20:20     61s] #Peak memory = 1579.49 (MB)
[12/04 15:20:20     61s] #Number of warnings = 21
[12/04 15:20:20     61s] #Total number of warnings = 21
[12/04 15:20:20     61s] #Number of fails = 0
[12/04 15:20:20     61s] #Total number of fails = 0
[12/04 15:20:20     61s] #Complete colorize_geometry on Wed Dec  4 15:20:20 2024
[12/04 15:20:20     61s] #
[12/04 15:20:20     61s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[12/04 15:20:20     61s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 15:20:20     61s] ### 
[12/04 15:20:20     61s] ###   Scalability Statistics
[12/04 15:20:20     61s] ### 
[12/04 15:20:20     61s] ### ------------------------+----------------+----------------+----------------+
[12/04 15:20:20     61s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 15:20:20     61s] ### ------------------------+----------------+----------------+----------------+
[12/04 15:20:20     61s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 15:20:20     61s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 15:20:20     61s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 15:20:20     61s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 15:20:20     61s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/04 15:20:20     61s] ### ------------------------+----------------+----------------+----------------+
[12/04 15:20:20     61s] ### 
[12/04 15:20:20     61s] *** Starting placeDesign default flow ***
[12/04 15:20:20     61s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 15:20:20     61s] Set Using Default Delay Limit as 101.
[12/04 15:20:20     61s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 15:20:20     61s] Set Default Net Delay as 0 ps.
[12/04 15:20:20     61s] Set Default Net Load as 0 pF. 
[12/04 15:20:20     61s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 15:20:20     61s] Effort level <high> specified for reg2reg_tmp.261242 path_group
[12/04 15:20:20     61s] AAE DB initialization (MEM=2374.69 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 15:20:20     61s] #################################################################################
[12/04 15:20:20     61s] # Design Stage: PreRoute
[12/04 15:20:20     61s] # Design Name: CHIP
[12/04 15:20:20     61s] # Design Mode: 90nm
[12/04 15:20:20     61s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:20:20     61s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:20:20     61s] # Signoff Settings: SI Off 
[12/04 15:20:20     61s] #################################################################################
[12/04 15:20:20     61s] Calculate delays in Single mode...
[12/04 15:20:20     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2386.2M, InitMEM = 2386.2M)
[12/04 15:20:20     61s] Start delay calculation (fullDC) (1 T). (MEM=2386.21)
[12/04 15:20:20     61s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 15:20:20     61s] AAE_INFO: Cdb files are: 
[12/04 15:20:20     61s]  	CeltIC/u18_ss.cdb
[12/04 15:20:20     61s]  
[12/04 15:20:20     61s] Start AAE Lib Loading. (MEM=2386.21)
[12/04 15:20:20     61s] End AAE Lib Loading. (MEM=2424.36 CPU=0:00:00.3 Real=0:00:00.0)
[12/04 15:20:20     61s] End AAE Lib Interpolated Model. (MEM=2424.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:20:20     61s] First Iteration Infinite Tw... 
[12/04 15:20:21     61s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:20:21     61s] Type 'man IMPESI-3086' for more detail.
[12/04 15:20:21     61s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:20:21     61s] Type 'man IMPESI-3086' for more detail.
[12/04 15:20:21     62s] Total number of fetched objects 1612
[12/04 15:20:21     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:20:21     62s] End delay calculation. (MEM=2451.44 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:20:21     62s] End delay calculation (fullDC). (MEM=2414.82 CPU=0:00:00.6 REAL=0:00:01.0)
[12/04 15:20:21     62s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2414.8M) ***
[12/04 15:20:21     62s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 15:20:21     62s] Set Using Default Delay Limit as 1000.
[12/04 15:20:21     62s] Set Default Net Delay as 1000 ps.
[12/04 15:20:21     62s] Set Default Net Load as 0.5 pF. 
[12/04 15:20:21     62s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2405.3M
[12/04 15:20:21     62s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 15:20:21     62s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2405.3M
[12/04 15:20:21     62s] INFO: #ExclusiveGroups=0
[12/04 15:20:21     62s] INFO: There are no Exclusive Groups.
[12/04 15:20:21     62s] *** Starting "NanoPlace(TM) placement v#7 (mem=2405.3M)" ...
[12/04 15:20:21     62s] Wait...
[12/04 15:20:22     63s] *** Build Buffered Sizing Timing Model
[12/04 15:20:22     63s] (cpu=0:00:01.5 mem=2413.3M) ***
[12/04 15:20:22     63s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:20:22     63s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:20:22     63s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:20:22     63s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[12/04 15:20:23     63s] *** Build Virtual Sizing Timing Model
[12/04 15:20:23     63s] (cpu=0:00:01.7 mem=2413.3M) ***
[12/04 15:20:23     63s] No user-set net weight.
[12/04 15:20:23     63s] Net fanout histogram:
[12/04 15:20:23     63s] 2		: 1004 (62.9%) nets
[12/04 15:20:23     63s] 3		: 157 (9.8%) nets
[12/04 15:20:23     63s] 4     -	14	: 415 (26.0%) nets
[12/04 15:20:23     63s] 15    -	39	: 14 (0.9%) nets
[12/04 15:20:23     63s] 40    -	79	: 4 (0.3%) nets
[12/04 15:20:23     63s] 80    -	159	: 0 (0.0%) nets
[12/04 15:20:23     63s] 160   -	319	: 1 (0.1%) nets
[12/04 15:20:23     63s] 320   -	639	: 0 (0.0%) nets
[12/04 15:20:23     63s] 640   -	1279	: 0 (0.0%) nets
[12/04 15:20:23     63s] 1280  -	2559	: 0 (0.0%) nets
[12/04 15:20:23     63s] 2560  -	5119	: 0 (0.0%) nets
[12/04 15:20:23     63s] 5120+		: 0 (0.0%) nets
[12/04 15:20:23     63s] no activity file in design. spp won't run.
[12/04 15:20:23     63s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 15:20:23     63s] Scan chains were not defined.
[12/04 15:20:23     63s] z: 2, totalTracks: 1
[12/04 15:20:23     63s] z: 4, totalTracks: 1
[12/04 15:20:23     63s] z: 6, totalTracks: 1
[12/04 15:20:23     63s] #spOpts: hrOri=1 hrSnap=1 
[12/04 15:20:23     63s] # Building CHIP llgBox search-tree.
[12/04 15:20:23     63s] #std cell=1494 (0 fixed + 1494 movable) #buf cell=30 #inv cell=228 #block=0 (0 floating + 0 preplaced)
[12/04 15:20:23     63s] #ioInst=124 #net=1595 #term=5705 #term/net=3.58, #fixedIo=128, #floatIo=0, #fixedPin=87, #floatPin=0
[12/04 15:20:23     63s] stdCell: 1494 single + 0 double + 0 multi
[12/04 15:20:23     63s] Total standard cell length = 7.0798 (mm), area = 0.0357 (mm^2)
[12/04 15:20:23     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2413.3M
[12/04 15:20:23     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2413.3M
[12/04 15:20:23     63s] Core basic site is core_5040
[12/04 15:20:23     63s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2413.3M
[12/04 15:20:23     63s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:2413.3M
[12/04 15:20:23     63s] Use non-trimmed site array because memory saving is not enough.
[12/04 15:20:23     63s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:20:23     63s] SiteArray: use 9,072,640 bytes
[12/04 15:20:23     63s] SiteArray: current memory after site array memory allocation 2422.0M
[12/04 15:20:23     63s] SiteArray: FP blocked sites are writable
[12/04 15:20:23     64s] Estimated cell power/ground rail width = 0.866 um
[12/04 15:20:23     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:20:23     64s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.060, REAL:0.055, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.093, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.250, REAL:0.247, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF: Starting pre-place ADS at level 1, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.007, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.002, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.009, MEM:2422.0M
[12/04 15:20:23     64s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.010, MEM:2422.0M
[12/04 15:20:23     64s] ADSU 0.007 -> 0.007. site 1751998.000 -> 1751998.000. GS 40.320
[12/04 15:20:23     64s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.050, REAL:0.058, MEM:2422.0M
[12/04 15:20:23     64s] Average module density = 0.007.
[12/04 15:20:23     64s] Density for the design = 0.007.
[12/04 15:20:23     64s]        = stdcell_area 11419 sites (35682 um^2) / alloc_area 1751998 sites (5474643 um^2).
[12/04 15:20:23     64s] Pin Density = 0.002561.
[12/04 15:20:23     64s]             = total # of pins 5705 / total area 2227275.
[12/04 15:20:23     64s] OPERPROF: Starting spMPad at level 1, MEM:2392.0M
[12/04 15:20:23     64s] OPERPROF:   Starting spContextMPad at level 2, MEM:2392.0M
[12/04 15:20:23     64s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2392.0M
[12/04 15:20:23     64s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2392.0M
[12/04 15:20:23     64s] Initial padding reaches pin density 0.479 for top
[12/04 15:20:23     64s] InitPadU 0.007 -> 0.009 for top
[12/04 15:20:23     64s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2392.0M
[12/04 15:20:23     64s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2392.0M
[12/04 15:20:23     64s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2392.0M
[12/04 15:20:23     64s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.017, MEM:2395.0M
[12/04 15:20:23     64s] === lastAutoLevel = 10 
[12/04 15:20:23     64s] OPERPROF: Starting spInitNetWt at level 1, MEM:2395.0M
[12/04 15:20:23     64s] no activity file in design. spp won't run.
[12/04 15:20:23     64s] [spp] 0
[12/04 15:20:23     64s] [adp] 0:1:1:3
[12/04 15:20:23     64s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.200, REAL:0.194, MEM:2427.1M
[12/04 15:20:23     64s] Clock gating cells determined by native netlist tracing.
[12/04 15:20:23     64s] no activity file in design. spp won't run.
[12/04 15:20:23     64s] no activity file in design. spp won't run.
[12/04 15:20:23     64s] OPERPROF: Starting npMain at level 1, MEM:2427.1M
[12/04 15:20:24     64s] OPERPROF:   Starting npPlace at level 2, MEM:2436.1M
[12/04 15:20:24     64s] Iteration  1: Total net bbox = 2.112e+05 (9.95e+04 1.12e+05)
[12/04 15:20:24     64s]               Est.  stn bbox = 2.282e+05 (1.06e+05 1.22e+05)
[12/04 15:20:24     64s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2465.1M
[12/04 15:20:24     64s] Iteration  2: Total net bbox = 2.112e+05 (9.95e+04 1.12e+05)
[12/04 15:20:24     64s]               Est.  stn bbox = 2.282e+05 (1.06e+05 1.22e+05)
[12/04 15:20:24     64s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2465.1M
[12/04 15:20:24     64s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 15:20:24     64s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/04 15:20:24     64s] place_exp_mt_interval set to default 32
[12/04 15:20:24     64s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 15:20:25     64s] Iteration  3: Total net bbox = 2.704e+05 (1.30e+05 1.41e+05)
[12/04 15:20:25     64s]               Est.  stn bbox = 3.261e+05 (1.56e+05 1.70e+05)
[12/04 15:20:25     64s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2470.7M
[12/04 15:20:25     64s] Total number of setup views is 1.
[12/04 15:20:25     64s] Total number of active setup views is 1.
[12/04 15:20:25     64s] Active setup views:
[12/04 15:20:25     64s]     av_func_mode_max
[12/04 15:20:25     65s] Iteration  4: Total net bbox = 2.595e+05 (1.26e+05 1.33e+05)
[12/04 15:20:25     65s]               Est.  stn bbox = 3.095e+05 (1.50e+05 1.59e+05)
[12/04 15:20:25     65s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2470.7M
[12/04 15:20:25     65s] Iteration  5: Total net bbox = 2.278e+05 (1.13e+05 1.14e+05)
[12/04 15:20:25     65s]               Est.  stn bbox = 2.615e+05 (1.30e+05 1.32e+05)
[12/04 15:20:25     65s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2470.7M
[12/04 15:20:25     65s] OPERPROF:   Finished npPlace at level 2, CPU:0.500, REAL:0.506, MEM:2470.7M
[12/04 15:20:25     65s] OPERPROF: Finished npMain at level 1, CPU:0.550, REAL:1.512, MEM:2470.7M
[12/04 15:20:25     65s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2470.7M
[12/04 15:20:25     65s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:25     65s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.000, MEM:2470.7M
[12/04 15:20:25     65s] OPERPROF: Starting npMain at level 1, MEM:2470.7M
[12/04 15:20:25     65s] OPERPROF:   Starting npPlace at level 2, MEM:2470.7M
[12/04 15:20:25     65s] Iteration  6: Total net bbox = 2.036e+05 (1.02e+05 1.02e+05)
[12/04 15:20:25     65s]               Est.  stn bbox = 2.248e+05 (1.12e+05 1.13e+05)
[12/04 15:20:25     65s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2472.9M
[12/04 15:20:25     65s] OPERPROF:   Finished npPlace at level 2, CPU:0.290, REAL:0.286, MEM:2472.9M
[12/04 15:20:25     65s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.295, MEM:2472.9M
[12/04 15:20:25     65s] Iteration  7: Total net bbox = 2.043e+05 (1.03e+05 1.02e+05)
[12/04 15:20:25     65s]               Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
[12/04 15:20:25     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2472.9M
[12/04 15:20:25     65s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:26     65s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:26     65s] Iteration  8: Total net bbox = 2.043e+05 (1.03e+05 1.02e+05)
[12/04 15:20:26     65s]               Est.  stn bbox = 2.256e+05 (1.13e+05 1.13e+05)
[12/04 15:20:26     65s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2472.9M
[12/04 15:20:26     65s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2472.9M
[12/04 15:20:26     65s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:26     65s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2472.9M
[12/04 15:20:26     65s] OPERPROF: Starting npMain at level 1, MEM:2472.9M
[12/04 15:20:26     65s] OPERPROF:   Starting npPlace at level 2, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF:   Finished npPlace at level 2, CPU:0.400, REAL:0.407, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF: Finished npMain at level 1, CPU:0.410, REAL:0.415, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2472.9M
[12/04 15:20:26     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:26     66s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2472.9M
[12/04 15:20:26     66s] Starting Early Global Route rough congestion estimation: mem = 2472.9M
[12/04 15:20:26     66s] (I)       Started Import and model ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Create place DB ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Import place data ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read instances and placement ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read nets ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Create route DB ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       == Non-default Options ==
[12/04 15:20:26     66s] (I)       Print mode                                         : 2
[12/04 15:20:26     66s] (I)       Stop if highly congested                           : false
[12/04 15:20:26     66s] (I)       Maximum routing layer                              : 6
[12/04 15:20:26     66s] (I)       Assign partition pins                              : false
[12/04 15:20:26     66s] (I)       Support large GCell                                : true
[12/04 15:20:26     66s] (I)       Number of threads                                  : 1
[12/04 15:20:26     66s] (I)       Number of rows per GCell                           : 17
[12/04 15:20:26     66s] (I)       Max num rows per GCell                             : 32
[12/04 15:20:26     66s] (I)       Method to set GCell size                           : row
[12/04 15:20:26     66s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:20:26     66s] (I)       Started Import route data (1T) ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       ============== Pin Summary ==============
[12/04 15:20:26     66s] (I)       +-------+--------+---------+------------+
[12/04 15:20:26     66s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:20:26     66s] (I)       +-------+--------+---------+------------+
[12/04 15:20:26     66s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:20:26     66s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:20:26     66s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:20:26     66s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:20:26     66s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:20:26     66s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:20:26     66s] (I)       +-------+--------+---------+------------+
[12/04 15:20:26     66s] (I)       Use row-based GCell size
[12/04 15:20:26     66s] (I)       Use row-based GCell align
[12/04 15:20:26     66s] (I)       GCell unit size   : 5040
[12/04 15:20:26     66s] (I)       GCell multiplier  : 17
[12/04 15:20:26     66s] (I)       GCell row height  : 5040
[12/04 15:20:26     66s] (I)       Actual row height : 5040
[12/04 15:20:26     66s] (I)       GCell align ref   : 340380 341600
[12/04 15:20:26     66s] [NR-eGR] Track table information for default rule: 
[12/04 15:20:26     66s] [NR-eGR] metal1 has no routable track
[12/04 15:20:26     66s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:20:26     66s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:20:26     66s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:20:26     66s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:20:26     66s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:20:26     66s] (I)       =================== Default via ====================
[12/04 15:20:26     66s] (I)       +---+------------------+---------------------------+
[12/04 15:20:26     66s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:20:26     66s] (I)       +---+------------------+---------------------------+
[12/04 15:20:26     66s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:20:26     66s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:20:26     66s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:20:26     66s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:20:26     66s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:20:26     66s] (I)       +---+------------------+---------------------------+
[12/04 15:20:26     66s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read routing blockages ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read instance blockages ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read PG blockages ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] [NR-eGR] Read 123380 PG shapes
[12/04 15:20:26     66s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read boundary cut boxes ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:20:26     66s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:20:26     66s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:20:26     66s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:20:26     66s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:20:26     66s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read blackboxes ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:20:26     66s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read prerouted ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:20:26     66s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read unlegalized nets ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read nets ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:20:26     66s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Set up via pillars ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       early_global_route_priority property id does not exist.
[12/04 15:20:26     66s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Model blockages into capacity
[12/04 15:20:26     66s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:20:26     66s] (I)       Started Initialize 3D capacity ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:20:26     66s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:20:26     66s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:20:26     66s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:20:26     66s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:20:26     66s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       -- layer congestion ratio --
[12/04 15:20:26     66s] (I)       Layer 1 : 0.100000
[12/04 15:20:26     66s] (I)       Layer 2 : 0.700000
[12/04 15:20:26     66s] (I)       Layer 3 : 0.700000
[12/04 15:20:26     66s] (I)       Layer 4 : 0.700000
[12/04 15:20:26     66s] (I)       Layer 5 : 0.700000
[12/04 15:20:26     66s] (I)       Layer 6 : 0.700000
[12/04 15:20:26     66s] (I)       ----------------------------
[12/04 15:20:26     66s] (I)       Number of ignored nets                =      0
[12/04 15:20:26     66s] (I)       Number of connected nets              =      0
[12/04 15:20:26     66s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:20:26     66s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:20:26     66s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:20:26     66s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Read aux data ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Others data preparation ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:20:26     66s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Create route kernel ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Ndr track 0 does not exist
[12/04 15:20:26     66s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:20:26     66s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:20:26     66s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:20:26     66s] (I)       Site width          :   620  (dbu)
[12/04 15:20:26     66s] (I)       Row height          :  5040  (dbu)
[12/04 15:20:26     66s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:20:26     66s] (I)       GCell width         : 85680  (dbu)
[12/04 15:20:26     66s] (I)       GCell height        : 85680  (dbu)
[12/04 15:20:26     66s] (I)       Grid                :    39    39     6
[12/04 15:20:26     66s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:20:26     66s] (I)       Vertical capacity   :     0 85680     0 85680     0 85680
[12/04 15:20:26     66s] (I)       Horizontal capacity :     0     0 85680     0 85680     0
[12/04 15:20:26     66s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:20:26     66s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:20:26     66s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:20:26     66s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:20:26     66s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:20:26     66s] (I)       Num tracks per GCell: 178.50 138.19 153.00 138.19 153.00 34.55
[12/04 15:20:26     66s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:20:26     66s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:20:26     66s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:20:26     66s] (I)       --------------------------------------------------------
[12/04 15:20:26     66s] 
[12/04 15:20:26     66s] [NR-eGR] ============ Routing rule table ============
[12/04 15:20:26     66s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:20:26     66s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:20:26     66s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:20:26     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:26     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:26     66s] [NR-eGR] ========================================
[12/04 15:20:26     66s] [NR-eGR] 
[12/04 15:20:26     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:20:26     66s] (I)       blocked tracks on layer2 : = 66752 / 209547 (31.86%)
[12/04 15:20:26     66s] (I)       blocked tracks on layer3 : = 88039 / 230373 (38.22%)
[12/04 15:20:26     66s] (I)       blocked tracks on layer4 : = 62788 / 209547 (29.96%)
[12/04 15:20:26     66s] (I)       blocked tracks on layer5 : = 195727 / 230373 (84.96%)
[12/04 15:20:26     66s] (I)       blocked tracks on layer6 : = 44945 / 52338 (85.87%)
[12/04 15:20:26     66s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Reset routing kernel
[12/04 15:20:26     66s] (I)       Started Initialization ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       numLocalWires=6419  numGlobalNetBranches=1493  numLocalNetBranches=1720
[12/04 15:20:26     66s] (I)       totalPins=5531  totalGlobalPin=1398 (25.28%)
[12/04 15:20:26     66s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Generate topology ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       total 2D Cap : 728128 = (353651 H, 374477 V)
[12/04 15:20:26     66s] (I)       
[12/04 15:20:26     66s] (I)       ============  Phase 1a Route ============
[12/04 15:20:26     66s] (I)       Started Phase 1a ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Pattern routing (1T) ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:20:26     66s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Usage: 2541 = (1358 H, 1183 V) = (0.38% H, 0.32% V) = (1.164e+05um H, 1.014e+05um V)
[12/04 15:20:26     66s] (I)       Started Add via demand to 2D ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       
[12/04 15:20:26     66s] (I)       ============  Phase 1b Route ============
[12/04 15:20:26     66s] (I)       Started Phase 1b ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Usage: 2541 = (1358 H, 1183 V) = (0.38% H, 0.32% V) = (1.164e+05um H, 1.014e+05um V)
[12/04 15:20:26     66s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:20:26     66s] 
[12/04 15:20:26     66s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] (I)       Started Export 2D cong map ( Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:20:26     66s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2472.89 MB )
[12/04 15:20:26     66s] Finished Early Global Route rough congestion estimation: mem = 2472.9M
[12/04 15:20:26     66s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.042, MEM:2472.9M
[12/04 15:20:26     66s] earlyGlobalRoute rough estimation gcell size 17 row height
[12/04 15:20:26     66s] OPERPROF: Starting CDPad at level 1, MEM:2472.9M
[12/04 15:20:26     66s] CDPadU 0.009 -> 0.009. R=0.007, N=1494, GS=85.680
[12/04 15:20:26     66s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.045, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF: Starting npMain at level 1, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF:   Starting npPlace at level 2, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.115, MEM:2472.9M
[12/04 15:20:26     66s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.121, MEM:2472.9M
[12/04 15:20:26     66s] Global placement CDP skipped at cutLevel 9.
[12/04 15:20:26     66s] Iteration  9: Total net bbox = 2.078e+05 (1.09e+05 9.84e+04)
[12/04 15:20:26     66s]               Est.  stn bbox = 2.273e+05 (1.19e+05 1.08e+05)
[12/04 15:20:26     66s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2472.9M
[12/04 15:20:26     66s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:27     66s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:27     66s] Iteration 10: Total net bbox = 2.078e+05 (1.09e+05 9.84e+04)
[12/04 15:20:27     66s]               Est.  stn bbox = 2.273e+05 (1.19e+05 1.08e+05)
[12/04 15:20:27     66s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2472.9M
[12/04 15:20:27     66s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2472.9M
[12/04 15:20:27     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:27     66s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2472.9M
[12/04 15:20:27     66s] OPERPROF: Starting npMain at level 1, MEM:2472.9M
[12/04 15:20:27     66s] OPERPROF:   Starting npPlace at level 2, MEM:2472.9M
[12/04 15:20:27     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.530, REAL:0.534, MEM:2473.9M
[12/04 15:20:27     67s] OPERPROF: Finished npMain at level 1, CPU:0.530, REAL:0.542, MEM:2473.9M
[12/04 15:20:27     67s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2473.9M
[12/04 15:20:27     67s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:27     67s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2473.9M
[12/04 15:20:27     67s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2473.9M
[12/04 15:20:27     67s] Starting Early Global Route rough congestion estimation: mem = 2473.9M
[12/04 15:20:27     67s] (I)       Started Import and model ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Create place DB ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Import place data ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read instances and placement ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read nets ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Create route DB ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       == Non-default Options ==
[12/04 15:20:27     67s] (I)       Print mode                                         : 2
[12/04 15:20:27     67s] (I)       Stop if highly congested                           : false
[12/04 15:20:27     67s] (I)       Maximum routing layer                              : 6
[12/04 15:20:27     67s] (I)       Assign partition pins                              : false
[12/04 15:20:27     67s] (I)       Support large GCell                                : true
[12/04 15:20:27     67s] (I)       Number of threads                                  : 1
[12/04 15:20:27     67s] (I)       Number of rows per GCell                           : 9
[12/04 15:20:27     67s] (I)       Max num rows per GCell                             : 32
[12/04 15:20:27     67s] (I)       Method to set GCell size                           : row
[12/04 15:20:27     67s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:20:27     67s] (I)       Started Import route data (1T) ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       ============== Pin Summary ==============
[12/04 15:20:27     67s] (I)       +-------+--------+---------+------------+
[12/04 15:20:27     67s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:20:27     67s] (I)       +-------+--------+---------+------------+
[12/04 15:20:27     67s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:20:27     67s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:20:27     67s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:20:27     67s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:20:27     67s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:20:27     67s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:20:27     67s] (I)       +-------+--------+---------+------------+
[12/04 15:20:27     67s] (I)       Use row-based GCell size
[12/04 15:20:27     67s] (I)       Use row-based GCell align
[12/04 15:20:27     67s] (I)       GCell unit size   : 5040
[12/04 15:20:27     67s] (I)       GCell multiplier  : 9
[12/04 15:20:27     67s] (I)       GCell row height  : 5040
[12/04 15:20:27     67s] (I)       Actual row height : 5040
[12/04 15:20:27     67s] (I)       GCell align ref   : 340380 341600
[12/04 15:20:27     67s] [NR-eGR] Track table information for default rule: 
[12/04 15:20:27     67s] [NR-eGR] metal1 has no routable track
[12/04 15:20:27     67s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:20:27     67s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:20:27     67s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:20:27     67s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:20:27     67s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:20:27     67s] (I)       =================== Default via ====================
[12/04 15:20:27     67s] (I)       +---+------------------+---------------------------+
[12/04 15:20:27     67s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:20:27     67s] (I)       +---+------------------+---------------------------+
[12/04 15:20:27     67s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:20:27     67s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:20:27     67s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:20:27     67s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:20:27     67s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:20:27     67s] (I)       +---+------------------+---------------------------+
[12/04 15:20:27     67s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read routing blockages ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read instance blockages ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read PG blockages ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] [NR-eGR] Read 123380 PG shapes
[12/04 15:20:27     67s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read boundary cut boxes ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:20:27     67s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:20:27     67s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:20:27     67s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:20:27     67s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:20:27     67s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read blackboxes ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:20:27     67s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read prerouted ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:20:27     67s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read unlegalized nets ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read nets ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:20:27     67s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Set up via pillars ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       early_global_route_priority property id does not exist.
[12/04 15:20:27     67s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Model blockages into capacity
[12/04 15:20:27     67s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:20:27     67s] (I)       Started Initialize 3D capacity ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:20:27     67s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:20:27     67s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:20:27     67s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:20:27     67s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:20:27     67s] (I)       Finished Initialize 3D capacity ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       -- layer congestion ratio --
[12/04 15:20:27     67s] (I)       Layer 1 : 0.100000
[12/04 15:20:27     67s] (I)       Layer 2 : 0.700000
[12/04 15:20:27     67s] (I)       Layer 3 : 0.700000
[12/04 15:20:27     67s] (I)       Layer 4 : 0.700000
[12/04 15:20:27     67s] (I)       Layer 5 : 0.700000
[12/04 15:20:27     67s] (I)       Layer 6 : 0.700000
[12/04 15:20:27     67s] (I)       ----------------------------
[12/04 15:20:27     67s] (I)       Number of ignored nets                =      0
[12/04 15:20:27     67s] (I)       Number of connected nets              =      0
[12/04 15:20:27     67s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:20:27     67s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:20:27     67s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:20:27     67s] (I)       Finished Import route data (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Create route DB ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Read aux data ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Others data preparation ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:20:27     67s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Create route kernel ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Ndr track 0 does not exist
[12/04 15:20:27     67s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:20:27     67s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:20:27     67s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:20:27     67s] (I)       Site width          :   620  (dbu)
[12/04 15:20:27     67s] (I)       Row height          :  5040  (dbu)
[12/04 15:20:27     67s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:20:27     67s] (I)       GCell width         : 45360  (dbu)
[12/04 15:20:27     67s] (I)       GCell height        : 45360  (dbu)
[12/04 15:20:27     67s] (I)       Grid                :    74    73     6
[12/04 15:20:27     67s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:20:27     67s] (I)       Vertical capacity   :     0 45360     0 45360     0 45360
[12/04 15:20:27     67s] (I)       Horizontal capacity :     0     0 45360     0 45360     0
[12/04 15:20:27     67s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:20:27     67s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:20:27     67s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:20:27     67s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:20:27     67s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:20:27     67s] (I)       Num tracks per GCell: 94.50 73.16 81.00 73.16 81.00 18.29
[12/04 15:20:27     67s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:20:27     67s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:20:27     67s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:20:27     67s] (I)       --------------------------------------------------------
[12/04 15:20:27     67s] 
[12/04 15:20:27     67s] [NR-eGR] ============ Routing rule table ============
[12/04 15:20:27     67s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:20:27     67s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:20:27     67s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:20:27     67s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:27     67s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:27     67s] [NR-eGR] ========================================
[12/04 15:20:27     67s] [NR-eGR] 
[12/04 15:20:27     67s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:20:27     67s] (I)       blocked tracks on layer2 : = 121042 / 392229 (30.86%)
[12/04 15:20:27     67s] (I)       blocked tracks on layer3 : = 141214 / 437118 (32.31%)
[12/04 15:20:27     67s] (I)       blocked tracks on layer4 : = 99855 / 392229 (25.46%)
[12/04 15:20:27     67s] (I)       blocked tracks on layer5 : = 238493 / 437118 (54.56%)
[12/04 15:20:27     67s] (I)       blocked tracks on layer6 : = 55998 / 97966 (57.16%)
[12/04 15:20:27     67s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Reset routing kernel
[12/04 15:20:27     67s] (I)       Started Initialization ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       numLocalWires=5233  numGlobalNetBranches=1689  numLocalNetBranches=930
[12/04 15:20:27     67s] (I)       totalPins=5531  totalGlobalPin=2271 (41.06%)
[12/04 15:20:27     67s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Generate topology ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       total 2D Cap : 1379448 = (676641 H, 702807 V)
[12/04 15:20:27     67s] (I)       
[12/04 15:20:27     67s] (I)       ============  Phase 1a Route ============
[12/04 15:20:27     67s] (I)       Started Phase 1a ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Pattern routing (1T) ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:20:27     67s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Usage: 5044 = (2543 H, 2501 V) = (0.38% H, 0.36% V) = (1.154e+05um H, 1.134e+05um V)
[12/04 15:20:27     67s] (I)       Started Add via demand to 2D ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       
[12/04 15:20:27     67s] (I)       ============  Phase 1b Route ============
[12/04 15:20:27     67s] (I)       Started Phase 1b ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Usage: 5044 = (2543 H, 2501 V) = (0.38% H, 0.36% V) = (1.154e+05um H, 1.134e+05um V)
[12/04 15:20:27     67s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:20:27     67s] 
[12/04 15:20:27     67s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] (I)       Started Export 2D cong map ( Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:20:27     67s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2473.89 MB )
[12/04 15:20:27     67s] Finished Early Global Route rough congestion estimation: mem = 2473.9M
[12/04 15:20:27     67s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.044, MEM:2473.9M
[12/04 15:20:27     67s] earlyGlobalRoute rough estimation gcell size 9 row height
[12/04 15:20:27     67s] OPERPROF: Starting CDPad at level 1, MEM:2473.9M
[12/04 15:20:27     67s] CDPadU 0.009 -> 0.009. R=0.007, N=1494, GS=45.360
[12/04 15:20:27     67s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.051, MEM:2473.9M
[12/04 15:20:27     67s] OPERPROF: Starting npMain at level 1, MEM:2473.9M
[12/04 15:20:27     67s] OPERPROF:   Starting npPlace at level 2, MEM:2473.9M
[12/04 15:20:27     67s] OPERPROF:   Finished npPlace at level 2, CPU:0.110, REAL:0.113, MEM:2475.9M
[12/04 15:20:27     67s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.120, MEM:2475.9M
[12/04 15:20:27     67s] Global placement CDP skipped at cutLevel 11.
[12/04 15:20:27     67s] Iteration 11: Total net bbox = 2.207e+05 (1.13e+05 1.07e+05)
[12/04 15:20:27     67s]               Est.  stn bbox = 2.411e+05 (1.24e+05 1.18e+05)
[12/04 15:20:27     67s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2475.9M
[12/04 15:20:28     67s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:28     68s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:28     68s] Iteration 12: Total net bbox = 2.207e+05 (1.13e+05 1.07e+05)
[12/04 15:20:28     68s]               Est.  stn bbox = 2.411e+05 (1.24e+05 1.18e+05)
[12/04 15:20:28     68s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 2475.9M
[12/04 15:20:28     68s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2475.9M
[12/04 15:20:28     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:28     68s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2475.9M
[12/04 15:20:28     68s] OPERPROF: Starting npMain at level 1, MEM:2475.9M
[12/04 15:20:28     68s] OPERPROF:   Starting npPlace at level 2, MEM:2475.9M
[12/04 15:20:28     68s] OPERPROF:   Finished npPlace at level 2, CPU:0.490, REAL:0.497, MEM:2479.3M
[12/04 15:20:28     68s] OPERPROF: Finished npMain at level 1, CPU:0.500, REAL:0.505, MEM:2479.3M
[12/04 15:20:28     68s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2479.3M
[12/04 15:20:28     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:28     68s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2479.3M
[12/04 15:20:28     68s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2479.3M
[12/04 15:20:28     68s] Starting Early Global Route rough congestion estimation: mem = 2479.3M
[12/04 15:20:28     68s] (I)       Started Import and model ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Create place DB ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Import place data ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read instances and placement ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read nets ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Create route DB ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       == Non-default Options ==
[12/04 15:20:28     68s] (I)       Print mode                                         : 2
[12/04 15:20:28     68s] (I)       Stop if highly congested                           : false
[12/04 15:20:28     68s] (I)       Maximum routing layer                              : 6
[12/04 15:20:28     68s] (I)       Assign partition pins                              : false
[12/04 15:20:28     68s] (I)       Support large GCell                                : true
[12/04 15:20:28     68s] (I)       Number of threads                                  : 1
[12/04 15:20:28     68s] (I)       Number of rows per GCell                           : 5
[12/04 15:20:28     68s] (I)       Max num rows per GCell                             : 32
[12/04 15:20:28     68s] (I)       Method to set GCell size                           : row
[12/04 15:20:28     68s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:20:28     68s] (I)       Started Import route data (1T) ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       ============== Pin Summary ==============
[12/04 15:20:28     68s] (I)       +-------+--------+---------+------------+
[12/04 15:20:28     68s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:20:28     68s] (I)       +-------+--------+---------+------------+
[12/04 15:20:28     68s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:20:28     68s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:20:28     68s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:20:28     68s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:20:28     68s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:20:28     68s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:20:28     68s] (I)       +-------+--------+---------+------------+
[12/04 15:20:28     68s] (I)       Use row-based GCell size
[12/04 15:20:28     68s] (I)       Use row-based GCell align
[12/04 15:20:28     68s] (I)       GCell unit size   : 5040
[12/04 15:20:28     68s] (I)       GCell multiplier  : 5
[12/04 15:20:28     68s] (I)       GCell row height  : 5040
[12/04 15:20:28     68s] (I)       Actual row height : 5040
[12/04 15:20:28     68s] (I)       GCell align ref   : 340380 341600
[12/04 15:20:28     68s] [NR-eGR] Track table information for default rule: 
[12/04 15:20:28     68s] [NR-eGR] metal1 has no routable track
[12/04 15:20:28     68s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:20:28     68s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:20:28     68s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:20:28     68s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:20:28     68s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:20:28     68s] (I)       =================== Default via ====================
[12/04 15:20:28     68s] (I)       +---+------------------+---------------------------+
[12/04 15:20:28     68s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:20:28     68s] (I)       +---+------------------+---------------------------+
[12/04 15:20:28     68s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:20:28     68s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:20:28     68s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:20:28     68s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:20:28     68s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:20:28     68s] (I)       +---+------------------+---------------------------+
[12/04 15:20:28     68s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read routing blockages ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read instance blockages ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read PG blockages ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] [NR-eGR] Read 123380 PG shapes
[12/04 15:20:28     68s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read boundary cut boxes ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:20:28     68s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:20:28     68s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:20:28     68s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:20:28     68s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:20:28     68s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read blackboxes ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:20:28     68s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read prerouted ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:20:28     68s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read unlegalized nets ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read nets ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:20:28     68s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Set up via pillars ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       early_global_route_priority property id does not exist.
[12/04 15:20:28     68s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Model blockages into capacity
[12/04 15:20:28     68s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:20:28     68s] (I)       Started Initialize 3D capacity ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:20:28     68s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:20:28     68s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:20:28     68s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:20:28     68s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:20:28     68s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       -- layer congestion ratio --
[12/04 15:20:28     68s] (I)       Layer 1 : 0.100000
[12/04 15:20:28     68s] (I)       Layer 2 : 0.700000
[12/04 15:20:28     68s] (I)       Layer 3 : 0.700000
[12/04 15:20:28     68s] (I)       Layer 4 : 0.700000
[12/04 15:20:28     68s] (I)       Layer 5 : 0.700000
[12/04 15:20:28     68s] (I)       Layer 6 : 0.700000
[12/04 15:20:28     68s] (I)       ----------------------------
[12/04 15:20:28     68s] (I)       Number of ignored nets                =      0
[12/04 15:20:28     68s] (I)       Number of connected nets              =      0
[12/04 15:20:28     68s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:20:28     68s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:20:28     68s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:20:28     68s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Read aux data ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Others data preparation ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:20:28     68s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Create route kernel ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Ndr track 0 does not exist
[12/04 15:20:28     68s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:20:28     68s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:20:28     68s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:20:28     68s] (I)       Site width          :   620  (dbu)
[12/04 15:20:28     68s] (I)       Row height          :  5040  (dbu)
[12/04 15:20:28     68s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:20:28     68s] (I)       GCell width         : 25200  (dbu)
[12/04 15:20:28     68s] (I)       GCell height        : 25200  (dbu)
[12/04 15:20:28     68s] (I)       Grid                :   133   132     6
[12/04 15:20:28     68s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:20:28     68s] (I)       Vertical capacity   :     0 25200     0 25200     0 25200
[12/04 15:20:28     68s] (I)       Horizontal capacity :     0     0 25200     0 25200     0
[12/04 15:20:28     68s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:20:28     68s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:20:28     68s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:20:28     68s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:20:28     68s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:20:28     68s] (I)       Num tracks per GCell: 52.50 40.65 45.00 40.65 45.00 10.16
[12/04 15:20:28     68s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:20:28     68s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:20:28     68s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:20:28     68s] (I)       --------------------------------------------------------
[12/04 15:20:28     68s] 
[12/04 15:20:28     68s] [NR-eGR] ============ Routing rule table ============
[12/04 15:20:28     68s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:20:28     68s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:20:28     68s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:20:28     68s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:28     68s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:28     68s] [NR-eGR] ========================================
[12/04 15:20:28     68s] [NR-eGR] 
[12/04 15:20:28     68s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:20:28     68s] (I)       blocked tracks on layer2 : = 212591 / 709236 (29.97%)
[12/04 15:20:28     68s] (I)       blocked tracks on layer3 : = 224252 / 785631 (28.54%)
[12/04 15:20:28     68s] (I)       blocked tracks on layer4 : = 160912 / 709236 (22.69%)
[12/04 15:20:28     68s] (I)       blocked tracks on layer5 : = 280020 / 785631 (35.64%)
[12/04 15:20:28     68s] (I)       blocked tracks on layer6 : = 66245 / 177144 (37.40%)
[12/04 15:20:28     68s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Reset routing kernel
[12/04 15:20:28     68s] (I)       Started Initialization ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       numLocalWires=3959  numGlobalNetBranches=1409  numLocalNetBranches=572
[12/04 15:20:28     68s] (I)       totalPins=5531  totalGlobalPin=3067 (55.45%)
[12/04 15:20:28     68s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Generate topology ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       total 2D Cap : 2500884 = (1222280 H, 1278604 V)
[12/04 15:20:28     68s] (I)       
[12/04 15:20:28     68s] (I)       ============  Phase 1a Route ============
[12/04 15:20:28     68s] (I)       Started Phase 1a ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Pattern routing (1T) ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:20:28     68s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Usage: 9221 = (4598 H, 4623 V) = (0.38% H, 0.36% V) = (1.159e+05um H, 1.165e+05um V)
[12/04 15:20:28     68s] (I)       Started Add via demand to 2D ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       
[12/04 15:20:28     68s] (I)       ============  Phase 1b Route ============
[12/04 15:20:28     68s] (I)       Started Phase 1b ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Usage: 9221 = (4598 H, 4623 V) = (0.38% H, 0.36% V) = (1.159e+05um H, 1.165e+05um V)
[12/04 15:20:28     68s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:20:28     68s] 
[12/04 15:20:28     68s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] (I)       Started Export 2D cong map ( Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:20:28     68s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2479.30 MB )
[12/04 15:20:28     68s] Finished Early Global Route rough congestion estimation: mem = 2479.3M
[12/04 15:20:28     68s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.060, REAL:0.061, MEM:2479.3M
[12/04 15:20:28     68s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/04 15:20:28     68s] OPERPROF: Starting CDPad at level 1, MEM:2479.3M
[12/04 15:20:28     68s] CDPadU 0.009 -> 0.009. R=0.007, N=1494, GS=25.200
[12/04 15:20:28     68s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.071, MEM:2479.3M
[12/04 15:20:28     68s] OPERPROF: Starting npMain at level 1, MEM:2479.3M
[12/04 15:20:28     68s] OPERPROF:   Starting npPlace at level 2, MEM:2479.3M
[12/04 15:20:29     68s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.116, MEM:2482.7M
[12/04 15:20:29     68s] OPERPROF: Finished npMain at level 1, CPU:0.120, REAL:0.122, MEM:2482.7M
[12/04 15:20:29     68s] Global placement CDP skipped at cutLevel 13.
[12/04 15:20:29     68s] Iteration 13: Total net bbox = 2.221e+05 (1.11e+05 1.11e+05)
[12/04 15:20:29     68s]               Est.  stn bbox = 2.422e+05 (1.21e+05 1.22e+05)
[12/04 15:20:29     68s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2482.7M
[12/04 15:20:29     68s] Iteration 14: Total net bbox = 2.221e+05 (1.11e+05 1.11e+05)
[12/04 15:20:29     68s]               Est.  stn bbox = 2.422e+05 (1.21e+05 1.22e+05)
[12/04 15:20:29     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2482.7M
[12/04 15:20:29     68s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2482.7M
[12/04 15:20:29     68s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:29     68s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2482.7M
[12/04 15:20:29     68s] OPERPROF: Starting npMain at level 1, MEM:2482.7M
[12/04 15:20:29     68s] OPERPROF:   Starting npPlace at level 2, MEM:2482.7M
[12/04 15:20:29     69s] OPERPROF:   Finished npPlace at level 2, CPU:0.400, REAL:0.401, MEM:2489.1M
[12/04 15:20:29     69s] OPERPROF: Finished npMain at level 1, CPU:0.410, REAL:0.408, MEM:2489.1M
[12/04 15:20:29     69s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2489.1M
[12/04 15:20:29     69s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:29     69s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2489.1M
[12/04 15:20:29     69s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2489.1M
[12/04 15:20:29     69s] Starting Early Global Route rough congestion estimation: mem = 2489.1M
[12/04 15:20:29     69s] (I)       Started Import and model ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Create place DB ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Import place data ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read instances and placement ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read nets ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Create route DB ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       == Non-default Options ==
[12/04 15:20:29     69s] (I)       Print mode                                         : 2
[12/04 15:20:29     69s] (I)       Stop if highly congested                           : false
[12/04 15:20:29     69s] (I)       Maximum routing layer                              : 6
[12/04 15:20:29     69s] (I)       Assign partition pins                              : false
[12/04 15:20:29     69s] (I)       Support large GCell                                : true
[12/04 15:20:29     69s] (I)       Number of threads                                  : 1
[12/04 15:20:29     69s] (I)       Number of rows per GCell                           : 3
[12/04 15:20:29     69s] (I)       Max num rows per GCell                             : 32
[12/04 15:20:29     69s] (I)       Method to set GCell size                           : row
[12/04 15:20:29     69s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:20:29     69s] (I)       Started Import route data (1T) ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       ============== Pin Summary ==============
[12/04 15:20:29     69s] (I)       +-------+--------+---------+------------+
[12/04 15:20:29     69s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:20:29     69s] (I)       +-------+--------+---------+------------+
[12/04 15:20:29     69s] (I)       |     1 |   5705 |  100.00 |        Pin |
[12/04 15:20:29     69s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:20:29     69s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:20:29     69s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:20:29     69s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:20:29     69s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:20:29     69s] (I)       +-------+--------+---------+------------+
[12/04 15:20:29     69s] (I)       Use row-based GCell size
[12/04 15:20:29     69s] (I)       Use row-based GCell align
[12/04 15:20:29     69s] (I)       GCell unit size   : 5040
[12/04 15:20:29     69s] (I)       GCell multiplier  : 3
[12/04 15:20:29     69s] (I)       GCell row height  : 5040
[12/04 15:20:29     69s] (I)       Actual row height : 5040
[12/04 15:20:29     69s] (I)       GCell align ref   : 340380 341600
[12/04 15:20:29     69s] [NR-eGR] Track table information for default rule: 
[12/04 15:20:29     69s] [NR-eGR] metal1 has no routable track
[12/04 15:20:29     69s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:20:29     69s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:20:29     69s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:20:29     69s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:20:29     69s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:20:29     69s] (I)       =================== Default via ====================
[12/04 15:20:29     69s] (I)       +---+------------------+---------------------------+
[12/04 15:20:29     69s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:20:29     69s] (I)       +---+------------------+---------------------------+
[12/04 15:20:29     69s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:20:29     69s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:20:29     69s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:20:29     69s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:20:29     69s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:20:29     69s] (I)       +---+------------------+---------------------------+
[12/04 15:20:29     69s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read routing blockages ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read instance blockages ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read PG blockages ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] [NR-eGR] Read 123380 PG shapes
[12/04 15:20:29     69s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read boundary cut boxes ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:20:29     69s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:20:29     69s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:20:29     69s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:20:29     69s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:20:29     69s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read blackboxes ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:20:29     69s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read prerouted ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:20:29     69s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read unlegalized nets ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read nets ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:20:29     69s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Set up via pillars ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       early_global_route_priority property id does not exist.
[12/04 15:20:29     69s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Model blockages into capacity
[12/04 15:20:29     69s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:20:29     69s] (I)       Started Initialize 3D capacity ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:20:29     69s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:20:29     69s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:20:29     69s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:20:29     69s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:20:29     69s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       -- layer congestion ratio --
[12/04 15:20:29     69s] (I)       Layer 1 : 0.100000
[12/04 15:20:29     69s] (I)       Layer 2 : 0.700000
[12/04 15:20:29     69s] (I)       Layer 3 : 0.700000
[12/04 15:20:29     69s] (I)       Layer 4 : 0.700000
[12/04 15:20:29     69s] (I)       Layer 5 : 0.700000
[12/04 15:20:29     69s] (I)       Layer 6 : 0.700000
[12/04 15:20:29     69s] (I)       ----------------------------
[12/04 15:20:29     69s] (I)       Number of ignored nets                =      0
[12/04 15:20:29     69s] (I)       Number of connected nets              =      0
[12/04 15:20:29     69s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:20:29     69s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:20:29     69s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:20:29     69s] (I)       Finished Import route data (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Read aux data ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Others data preparation ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:20:29     69s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Create route kernel ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Ndr track 0 does not exist
[12/04 15:20:29     69s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:20:29     69s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:20:29     69s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:20:29     69s] (I)       Site width          :   620  (dbu)
[12/04 15:20:29     69s] (I)       Row height          :  5040  (dbu)
[12/04 15:20:29     69s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:20:29     69s] (I)       GCell width         : 15120  (dbu)
[12/04 15:20:29     69s] (I)       GCell height        : 15120  (dbu)
[12/04 15:20:29     69s] (I)       Grid                :   221   219     6
[12/04 15:20:29     69s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:20:29     69s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[12/04 15:20:29     69s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[12/04 15:20:29     69s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:20:29     69s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:20:29     69s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:20:29     69s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:20:29     69s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:20:29     69s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[12/04 15:20:29     69s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:20:29     69s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:20:29     69s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:20:29     69s] (I)       --------------------------------------------------------
[12/04 15:20:29     69s] 
[12/04 15:20:29     69s] [NR-eGR] ============ Routing rule table ============
[12/04 15:20:29     69s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:20:29     69s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:20:29     69s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:20:29     69s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:29     69s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:29     69s] [NR-eGR] ========================================
[12/04 15:20:29     69s] [NR-eGR] 
[12/04 15:20:29     69s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:20:29     69s] (I)       blocked tracks on layer2 : = 339395 / 1176687 (28.84%)
[12/04 15:20:29     69s] (I)       blocked tracks on layer3 : = 344722 / 1305447 (26.41%)
[12/04 15:20:29     69s] (I)       blocked tracks on layer4 : = 245088 / 1176687 (20.83%)
[12/04 15:20:29     69s] (I)       blocked tracks on layer5 : = 396060 / 1305447 (30.34%)
[12/04 15:20:29     69s] (I)       blocked tracks on layer6 : = 93755 / 293898 (31.90%)
[12/04 15:20:29     69s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Reset routing kernel
[12/04 15:20:29     69s] (I)       Started Initialization ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       numLocalWires=2649  numGlobalNetBranches=973  numLocalNetBranches=356
[12/04 15:20:29     69s] (I)       totalPins=5531  totalGlobalPin=3890 (70.33%)
[12/04 15:20:29     69s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Generate topology ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       total 2D Cap : 4162180 = (2038008 H, 2124172 V)
[12/04 15:20:29     69s] (I)       
[12/04 15:20:29     69s] (I)       ============  Phase 1a Route ============
[12/04 15:20:29     69s] (I)       Started Phase 1a ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Pattern routing (1T) ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:20:29     69s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Usage: 15543 = (7742 H, 7801 V) = (0.38% H, 0.37% V) = (1.171e+05um H, 1.180e+05um V)
[12/04 15:20:29     69s] (I)       Started Add via demand to 2D ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       
[12/04 15:20:29     69s] (I)       ============  Phase 1b Route ============
[12/04 15:20:29     69s] (I)       Started Phase 1b ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Usage: 15543 = (7742 H, 7801 V) = (0.38% H, 0.37% V) = (1.171e+05um H, 1.180e+05um V)
[12/04 15:20:29     69s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 15:20:29     69s] 
[12/04 15:20:29     69s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] (I)       Started Export 2D cong map ( Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:20:29     69s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2489.13 MB )
[12/04 15:20:29     69s] Finished Early Global Route rough congestion estimation: mem = 2489.1M
[12/04 15:20:29     69s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.090, REAL:0.090, MEM:2489.1M
[12/04 15:20:29     69s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 15:20:29     69s] OPERPROF: Starting CDPad at level 1, MEM:2489.1M
[12/04 15:20:29     69s] CDPadU 0.009 -> 0.009. R=0.007, N=1494, GS=15.120
[12/04 15:20:29     69s] OPERPROF: Finished CDPad at level 1, CPU:0.130, REAL:0.126, MEM:2489.1M
[12/04 15:20:29     69s] OPERPROF: Starting npMain at level 1, MEM:2489.1M
[12/04 15:20:29     69s] OPERPROF:   Starting npPlace at level 2, MEM:2489.1M
[12/04 15:20:29     69s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.134, MEM:2500.6M
[12/04 15:20:29     69s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.141, MEM:2500.6M
[12/04 15:20:29     69s] Global placement CDP skipped at cutLevel 15.
[12/04 15:20:29     69s] Iteration 15: Total net bbox = 2.238e+05 (1.12e+05 1.11e+05)
[12/04 15:20:29     69s]               Est.  stn bbox = 2.440e+05 (1.22e+05 1.22e+05)
[12/04 15:20:29     69s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2500.6M
[12/04 15:20:30     69s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:30     70s] nrCritNet: 0.00% ( 0 / 1595 ) cutoffSlk: 214748364.7ps stdDelay: 53.6ps
[12/04 15:20:30     70s] Iteration 16: Total net bbox = 2.238e+05 (1.12e+05 1.11e+05)
[12/04 15:20:30     70s]               Est.  stn bbox = 2.440e+05 (1.22e+05 1.22e+05)
[12/04 15:20:30     70s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2500.6M
[12/04 15:20:30     70s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2500.6M
[12/04 15:20:30     70s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:20:30     70s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2500.6M
[12/04 15:20:30     70s] OPERPROF: Starting npMain at level 1, MEM:2500.6M
[12/04 15:20:30     70s] OPERPROF:   Starting npPlace at level 2, MEM:2500.6M
[12/04 15:20:32     72s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2511.1M
[12/04 15:20:32     72s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.009, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:   Finished npPlace at level 2, CPU:1.970, REAL:1.969, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF: Finished npMain at level 1, CPU:1.970, REAL:1.978, MEM:2523.1M
[12/04 15:20:32     72s] Iteration 17: Total net bbox = 2.273e+05 (1.14e+05 1.13e+05)
[12/04 15:20:32     72s]               Est.  stn bbox = 2.477e+05 (1.23e+05 1.24e+05)
[12/04 15:20:32     72s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 2523.1M
[12/04 15:20:32     72s] [adp] clock
[12/04 15:20:32     72s] [adp] weight, nr nets, wire length
[12/04 15:20:32     72s] [adp]      0        2  2661.281000
[12/04 15:20:32     72s] [adp] data
[12/04 15:20:32     72s] [adp] weight, nr nets, wire length
[12/04 15:20:32     72s] [adp]      0     1593  224645.791000
[12/04 15:20:32     72s] [adp] 0.000000|0.000000|0.000000
[12/04 15:20:32     72s] Iteration 18: Total net bbox = 2.273e+05 (1.14e+05 1.13e+05)
[12/04 15:20:32     72s]               Est.  stn bbox = 2.477e+05 (1.23e+05 1.24e+05)
[12/04 15:20:32     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2523.1M
[12/04 15:20:32     72s] *** cost = 2.273e+05 (1.14e+05 1.13e+05) (cpu for global=0:00:07.6) real=0:00:09.0***
[12/04 15:20:32     72s] Info: 1 clock gating cells identified, 0 (on average) moved 0/10
[12/04 15:20:32     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2523.1M
[12/04 15:20:32     72s] Solver runtime cpu: 0:00:03.4 real: 0:00:03.4
[12/04 15:20:32     72s] Core Placement runtime cpu: 0:00:05.2 real: 0:00:05.0
[12/04 15:20:32     72s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:20:32     72s] Type 'man IMPSP-9025' for more detail.
[12/04 15:20:32     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2523.1M
[12/04 15:20:32     72s] z: 2, totalTracks: 1
[12/04 15:20:32     72s] z: 4, totalTracks: 1
[12/04 15:20:32     72s] z: 6, totalTracks: 1
[12/04 15:20:32     72s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:20:32     72s] All LLGs are deleted
[12/04 15:20:32     72s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2523.1M
[12/04 15:20:32     72s] Core basic site is core_5040
[12/04 15:20:32     72s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.008, MEM:2523.1M
[12/04 15:20:32     72s] Fast DP-INIT is on for default
[12/04 15:20:32     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:20:32     72s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:       Starting CMU at level 4, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2523.1M
[12/04 15:20:32     72s] 
[12/04 15:20:32     72s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:20:32     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.039, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2523.1M
[12/04 15:20:32     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2523.1MB).
[12/04 15:20:32     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.055, MEM:2523.1M
[12/04 15:20:32     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.055, MEM:2523.1M
[12/04 15:20:32     72s] TDRefine: refinePlace mode is spiral
[12/04 15:20:32     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.1
[12/04 15:20:32     72s] OPERPROF: Starting RefinePlace at level 1, MEM:2523.1M
[12/04 15:20:32     72s] *** Starting refinePlace (0:01:12 mem=2523.1M) ***
[12/04 15:20:32     72s] Total net bbox length = 2.273e+05 (1.139e+05 1.134e+05) (ext = 1.579e+05)
[12/04 15:20:32     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:20:32     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2523.1M
[12/04 15:20:32     72s] Starting refinePlace ...
[12/04 15:20:32     72s]   Spread Effort: high, standalone mode, useDDP on.
[12/04 15:20:32     72s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2523.1MB) @(0:01:12 - 0:01:12).
[12/04 15:20:32     72s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:20:32     72s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:20:32     72s] Placement tweakage begins.
[12/04 15:20:32     72s] wire length = 2.439e+05
[12/04 15:20:32     72s] wire length = 2.405e+05
[12/04 15:20:32     72s] Placement tweakage ends.
[12/04 15:20:32     72s] Move report: tweak moves 153 insts, mean move: 10.33 um, max move: 32.80 um 
[12/04 15:20:32     72s] 	Max move on inst (CORE/U942): (1718.50, 1824.89) --> (1728.90, 1847.29)
[12/04 15:20:32     72s] 
[12/04 15:20:32     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:20:32     72s] Move report: legalization moves 1494 insts, mean move: 2.88 um, max move: 18.01 um spiral
[12/04 15:20:32     72s] 	Max move on inst (CORE/U1337): (1564.73, 1788.02) --> (1561.78, 1772.96)
[12/04 15:20:32     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2531.1MB) @(0:01:12 - 0:01:12).
[12/04 15:20:32     72s] Move report: Detail placement moves 1494 insts, mean move: 3.71 um, max move: 34.81 um 
[12/04 15:20:32     72s] 	Max move on inst (CORE/U959): (1728.90, 1847.29) --> (1718.02, 1823.36)
[12/04 15:20:32     72s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2531.1MB
[12/04 15:20:32     72s] Statistics of distance of Instance movement in refine placement:
[12/04 15:20:32     72s]   maximum (X+Y) =        34.81 um
[12/04 15:20:32     72s]   inst (CORE/U959) with max move: (1728.9, 1847.29) -> (1718.02, 1823.36)
[12/04 15:20:32     72s]   mean    (X+Y) =         3.71 um
[12/04 15:20:32     72s] Summary Report:
[12/04 15:20:32     72s] Instances move: 1494 (out of 1494 movable)
[12/04 15:20:32     72s] Instances flipped: 0
[12/04 15:20:32     72s] Mean displacement: 3.71 um
[12/04 15:20:32     72s] Max displacement: 34.81 um (Instance: CORE/U959) (1728.9, 1847.29) -> (1718.02, 1823.36)
[12/04 15:20:32     72s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: INV4
[12/04 15:20:32     72s] Total instances moved : 1494
[12/04 15:20:32     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.064, MEM:2531.1M
[12/04 15:20:32     72s] Total net bbox length = 2.249e+05 (1.114e+05 1.135e+05) (ext = 1.575e+05)
[12/04 15:20:32     72s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2531.1MB
[12/04 15:20:32     72s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2531.1MB) @(0:01:12 - 0:01:12).
[12/04 15:20:32     72s] *** Finished refinePlace (0:01:12 mem=2531.1M) ***
[12/04 15:20:32     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.1
[12/04 15:20:32     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.069, MEM:2531.1M
[12/04 15:20:32     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2531.1M
[12/04 15:20:32     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2531.1M
[12/04 15:20:32     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2531.1M
[12/04 15:20:32     72s] All LLGs are deleted
[12/04 15:20:32     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2531.1M
[12/04 15:20:32     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2531.1M
[12/04 15:20:32     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:2487.1M
[12/04 15:20:32     72s] *** End of Placement (cpu=0:00:10.1, real=0:00:11.0, mem=2487.1M) ***
[12/04 15:20:32     72s] z: 2, totalTracks: 1
[12/04 15:20:32     72s] z: 4, totalTracks: 1
[12/04 15:20:32     72s] z: 6, totalTracks: 1
[12/04 15:20:32     72s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:20:32     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2487.1M
[12/04 15:20:32     72s] Core basic site is core_5040
[12/04 15:20:32     72s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2487.1M
[12/04 15:20:32     72s] Fast DP-INIT is on for default
[12/04 15:20:32     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:20:32     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.020, REAL:0.021, MEM:2487.1M
[12/04 15:20:32     72s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2809 )
[12/04 15:20:32     72s] Density distribution unevenness ratio = 98.359%
[12/04 15:20:32     72s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.030, REAL:0.023, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2487.1M
[12/04 15:20:32     72s] All LLGs are deleted
[12/04 15:20:32     72s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2487.1M
[12/04 15:20:32     72s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2487.1M
[12/04 15:20:32     72s] *** Free Virtual Timing Model ...(mem=2487.1M)
[12/04 15:20:32     72s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 15:20:32     72s] Set Using Default Delay Limit as 101.
[12/04 15:20:32     72s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 15:20:32     72s] Set Default Net Delay as 0 ps.
[12/04 15:20:32     72s] Set Default Net Load as 0 pF. 
[12/04 15:20:32     72s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 15:20:32     72s] Effort level <high> specified for reg2reg_tmp.261242 path_group
[12/04 15:20:32     72s] #################################################################################
[12/04 15:20:32     72s] # Design Stage: PreRoute
[12/04 15:20:32     72s] # Design Name: CHIP
[12/04 15:20:32     72s] # Design Mode: 90nm
[12/04 15:20:32     72s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:20:32     72s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:20:32     72s] # Signoff Settings: SI Off 
[12/04 15:20:32     72s] #################################################################################
[12/04 15:20:32     72s] Calculate delays in Single mode...
[12/04 15:20:32     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2487.1M, InitMEM = 2487.1M)
[12/04 15:20:32     72s] Start delay calculation (fullDC) (1 T). (MEM=2487.05)
[12/04 15:20:32     72s] End AAE Lib Interpolated Model. (MEM=2487.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:20:32     72s] Total number of fetched objects 1612
[12/04 15:20:32     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:20:32     72s] End delay calculation. (MEM=2526.75 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:20:32     72s] End delay calculation (fullDC). (MEM=2526.75 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:20:32     72s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2526.7M) ***
[12/04 15:20:33     72s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 15:20:33     72s] Set Using Default Delay Limit as 1000.
[12/04 15:20:33     72s] Set Default Net Delay as 1000 ps.
[12/04 15:20:33     72s] Set Default Net Load as 0.5 pF. 
[12/04 15:20:33     72s] Info: Disable timing driven in postCTS congRepair.
[12/04 15:20:33     72s] 
[12/04 15:20:33     72s] Starting congRepair ...
[12/04 15:20:33     72s] User Input Parameters:
[12/04 15:20:33     72s] - Congestion Driven    : On
[12/04 15:20:33     72s] - Timing Driven        : Off
[12/04 15:20:33     72s] - Area-Violation Based : On
[12/04 15:20:33     72s] - Start Rollback Level : -5
[12/04 15:20:33     72s] - Legalized            : On
[12/04 15:20:33     72s] - Window Based         : Off
[12/04 15:20:33     72s] - eDen incr mode       : Off
[12/04 15:20:33     72s] - Small incr mode      : Off
[12/04 15:20:33     72s] 
[12/04 15:20:33     72s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2517.2M
[12/04 15:20:33     72s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.015, MEM:2517.2M
[12/04 15:20:33     72s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2517.2M
[12/04 15:20:33     72s] Starting Early Global Route congestion estimation: mem = 2517.2M
[12/04 15:20:33     72s] (I)       Started Import and model ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Create place DB ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Import place data ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read instances and placement ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read nets ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Create route DB ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       == Non-default Options ==
[12/04 15:20:33     72s] (I)       Maximum routing layer                              : 6
[12/04 15:20:33     72s] (I)       Number of threads                                  : 1
[12/04 15:20:33     72s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:20:33     72s] (I)       Method to set GCell size                           : row
[12/04 15:20:33     72s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:20:33     72s] (I)       Started Import route data (1T) ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       ============== Pin Summary ==============
[12/04 15:20:33     72s] (I)       +-------+--------+---------+------------+
[12/04 15:20:33     72s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:20:33     72s] (I)       +-------+--------+---------+------------+
[12/04 15:20:33     72s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 15:20:33     72s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:20:33     72s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:20:33     72s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:20:33     72s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:20:33     72s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:20:33     72s] (I)       +-------+--------+---------+------------+
[12/04 15:20:33     72s] (I)       Use row-based GCell size
[12/04 15:20:33     72s] (I)       Use row-based GCell align
[12/04 15:20:33     72s] (I)       GCell unit size   : 5040
[12/04 15:20:33     72s] (I)       GCell multiplier  : 1
[12/04 15:20:33     72s] (I)       GCell row height  : 5040
[12/04 15:20:33     72s] (I)       Actual row height : 5040
[12/04 15:20:33     72s] (I)       GCell align ref   : 340380 341600
[12/04 15:20:33     72s] [NR-eGR] Track table information for default rule: 
[12/04 15:20:33     72s] [NR-eGR] metal1 has no routable track
[12/04 15:20:33     72s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:20:33     72s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:20:33     72s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:20:33     72s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:20:33     72s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:20:33     72s] (I)       =================== Default via ====================
[12/04 15:20:33     72s] (I)       +---+------------------+---------------------------+
[12/04 15:20:33     72s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:20:33     72s] (I)       +---+------------------+---------------------------+
[12/04 15:20:33     72s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:20:33     72s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:20:33     72s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:20:33     72s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:20:33     72s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:20:33     72s] (I)       +---+------------------+---------------------------+
[12/04 15:20:33     72s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read routing blockages ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read instance blockages ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read PG blockages ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] [NR-eGR] Read 123380 PG shapes
[12/04 15:20:33     72s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read boundary cut boxes ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:20:33     72s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:20:33     72s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:20:33     72s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:20:33     72s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:20:33     72s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read blackboxes ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:20:33     72s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read prerouted ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:20:33     72s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read unlegalized nets ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Read nets ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:20:33     72s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Started Set up via pillars ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       early_global_route_priority property id does not exist.
[12/04 15:20:33     72s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Model blockages into capacity
[12/04 15:20:33     72s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:20:33     72s] (I)       Started Initialize 3D capacity ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     72s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:20:33     72s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:20:33     73s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:20:33     73s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:20:33     73s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:20:33     73s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       -- layer congestion ratio --
[12/04 15:20:33     73s] (I)       Layer 1 : 0.100000
[12/04 15:20:33     73s] (I)       Layer 2 : 0.700000
[12/04 15:20:33     73s] (I)       Layer 3 : 0.700000
[12/04 15:20:33     73s] (I)       Layer 4 : 0.700000
[12/04 15:20:33     73s] (I)       Layer 5 : 0.700000
[12/04 15:20:33     73s] (I)       Layer 6 : 0.700000
[12/04 15:20:33     73s] (I)       ----------------------------
[12/04 15:20:33     73s] (I)       Number of ignored nets                =      0
[12/04 15:20:33     73s] (I)       Number of connected nets              =      0
[12/04 15:20:33     73s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:20:33     73s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:20:33     73s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:20:33     73s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Read aux data ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Others data preparation ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:20:33     73s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Create route kernel ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Ndr track 0 does not exist
[12/04 15:20:33     73s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:20:33     73s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:20:33     73s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:20:33     73s] (I)       Site width          :   620  (dbu)
[12/04 15:20:33     73s] (I)       Row height          :  5040  (dbu)
[12/04 15:20:33     73s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:20:33     73s] (I)       GCell width         :  5040  (dbu)
[12/04 15:20:33     73s] (I)       GCell height        :  5040  (dbu)
[12/04 15:20:33     73s] (I)       Grid                :   661   656     6
[12/04 15:20:33     73s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:20:33     73s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:20:33     73s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:20:33     73s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:20:33     73s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:20:33     73s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:20:33     73s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:20:33     73s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:20:33     73s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:20:33     73s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:20:33     73s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:20:33     73s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:20:33     73s] (I)       --------------------------------------------------------
[12/04 15:20:33     73s] 
[12/04 15:20:33     73s] [NR-eGR] ============ Routing rule table ============
[12/04 15:20:33     73s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:20:33     73s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:20:33     73s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:20:33     73s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:33     73s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:20:33     73s] [NR-eGR] ========================================
[12/04 15:20:33     73s] [NR-eGR] 
[12/04 15:20:33     73s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:20:33     73s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:20:33     73s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:20:33     73s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:20:33     73s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:20:33     73s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:20:33     73s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Reset routing kernel
[12/04 15:20:33     73s] (I)       Started Global Routing ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Initialization ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       totalPins=5531  totalGlobalPin=5430 (98.17%)
[12/04 15:20:33     73s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Net group 1 ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Generate topology ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:20:33     73s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] (I)       ============  Phase 1a Route ============
[12/04 15:20:33     73s] (I)       Started Phase 1a ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Pattern routing (1T) ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:20:33     73s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Usage: 47041 = (23274 H, 23767 V) = (0.38% H, 0.37% V) = (1.173e+05um H, 1.198e+05um V)
[12/04 15:20:33     73s] (I)       Started Add via demand to 2D ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] (I)       ============  Phase 1b Route ============
[12/04 15:20:33     73s] (I)       Started Phase 1b ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Usage: 47042 = (23274 H, 23768 V) = (0.38% H, 0.37% V) = (1.173e+05um H, 1.198e+05um V)
[12/04 15:20:33     73s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.370917e+05um
[12/04 15:20:33     73s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:20:33     73s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:20:33     73s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] (I)       ============  Phase 1c Route ============
[12/04 15:20:33     73s] (I)       Started Phase 1c ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Two level routing ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Level2 Grid: 133 x 132
[12/04 15:20:33     73s] (I)       Started Two Level Routing ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Usage: 47042 = (23274 H, 23768 V) = (0.38% H, 0.37% V) = (1.173e+05um H, 1.198e+05um V)
[12/04 15:20:33     73s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] (I)       ============  Phase 1d Route ============
[12/04 15:20:33     73s] (I)       Started Phase 1d ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Detoured routing ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Usage: 47042 = (23274 H, 23768 V) = (0.38% H, 0.37% V) = (1.173e+05um H, 1.198e+05um V)
[12/04 15:20:33     73s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] (I)       ============  Phase 1e Route ============
[12/04 15:20:33     73s] (I)       Started Phase 1e ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Route legalization ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Usage: 47042 = (23274 H, 23768 V) = (0.38% H, 0.37% V) = (1.173e+05um H, 1.198e+05um V)
[12/04 15:20:33     73s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.370917e+05um
[12/04 15:20:33     73s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] (I)       ============  Phase 1l Route ============
[12/04 15:20:33     73s] (I)       Started Phase 1l ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Started Layer assignment (1T) ( Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2517.23 MB )
[12/04 15:20:33     73s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Started Clean cong LA ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:20:33     73s] (I)       Layer  2:    2686440     23811         1      719167     2800337    (20.43%) 
[12/04 15:20:33     73s] (I)       Layer  3:    3009961     23071        15      780804     3115836    (20.04%) 
[12/04 15:20:33     73s] (I)       Layer  4:    3016297      2158         0      369472     3150032    (10.50%) 
[12/04 15:20:33     73s] (I)       Layer  5:    3176863       403         0      526122     3370518    (13.50%) 
[12/04 15:20:33     73s] (I)       Layer  6:     705286         0         0      135289      744586    (15.38%) 
[12/04 15:20:33     73s] (I)       Total:      12594847     49443        16     2530854    13181309    (16.11%) 
[12/04 15:20:33     73s] (I)       
[12/04 15:20:33     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:20:33     73s] [NR-eGR]                        OverCon            
[12/04 15:20:33     73s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:20:33     73s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 15:20:33     73s] [NR-eGR] ----------------------------------------------
[12/04 15:20:33     73s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR] ----------------------------------------------
[12/04 15:20:33     73s] [NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[12/04 15:20:33     73s] [NR-eGR] 
[12/04 15:20:33     73s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Started Export 3D cong map ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:20:33     73s] (I)       Started Export 2D cong map ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:20:33     73s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:20:33     73s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2525.2M
[12/04 15:20:33     73s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.351, MEM:2525.2M
[12/04 15:20:33     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:2525.2M
[12/04 15:20:33     73s] [hotspot] +------------+---------------+---------------+
[12/04 15:20:33     73s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:20:33     73s] [hotspot] +------------+---------------+---------------+
[12/04 15:20:33     73s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:20:33     73s] [hotspot] +------------+---------------+---------------+
[12/04 15:20:33     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:20:33     73s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:20:33     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2525.2M
[12/04 15:20:33     73s] Skipped repairing congestion.
[12/04 15:20:33     73s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2525.2M
[12/04 15:20:33     73s] Starting Early Global Route wiring: mem = 2525.2M
[12/04 15:20:33     73s] (I)       ============= Track Assignment ============
[12/04 15:20:33     73s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Started Track Assignment (1T) ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:20:33     73s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Run Multi-thread track assignment
[12/04 15:20:33     73s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Started Export ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Started Export DB wires ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Started Export all nets ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Started Set wire vias ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:20:33     73s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 15:20:33     73s] [NR-eGR] metal2  (2V) length: 1.112009e+05um, number of vias: 8217
[12/04 15:20:33     73s] [NR-eGR] metal3  (3H) length: 1.162132e+05um, number of vias: 655
[12/04 15:20:33     73s] [NR-eGR] metal4  (4V) length: 1.077170e+04um, number of vias: 83
[12/04 15:20:33     73s] [NR-eGR] metal5  (5H) length: 2.050560e+03um, number of vias: 0
[12/04 15:20:33     73s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/04 15:20:33     73s] [NR-eGR] Total length: 2.402364e+05um, number of vias: 14486
[12/04 15:20:33     73s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:20:33     73s] [NR-eGR] Total eGR-routed clock nets wire length: 5.147050e+03um 
[12/04 15:20:33     73s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:20:33     73s] (I)       Started Update net boxes ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Started Update timing ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Started Postprocess design ( Curr Mem: 2525.23 MB )
[12/04 15:20:33     73s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2452.23 MB )
[12/04 15:20:33     73s] Early Global Route wiring runtime: 0.12 seconds, mem = 2452.2M
[12/04 15:20:33     73s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.116, MEM:2452.2M
[12/04 15:20:33     73s] Tdgp not successfully inited but do clear! skip clearing
[12/04 15:20:33     73s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[12/04 15:20:33     73s] *** Finishing placeDesign default flow ***
[12/04 15:20:33     73s] **placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 2446.2M **
[12/04 15:20:33     73s] Tdgp not successfully inited but do clear! skip clearing
[12/04 15:20:33     73s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:20:38     73s] <CMD> setDrawView place
[12/04 15:20:41     73s] <CMD> zoomBox -1013.18700 419.46800 4216.64000 3048.53300
[12/04 15:20:42     74s] <CMD> zoomBox -1484.91100 166.40200 4667.82900 3259.42100
[12/04 15:21:05     75s] <CMD> saveDesign CHIP_placement.inn
[12/04 15:21:05     75s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:21:05     75s] % Begin save design ... (date=12/04 15:21:05, mem=1604.3M)
[12/04 15:21:05     75s] % Begin Save ccopt configuration ... (date=12/04 15:21:05, mem=1604.3M)
[12/04 15:21:05     75s] % End Save ccopt configuration ... (date=12/04 15:21:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.4M, current mem=1604.4M)
[12/04 15:21:05     75s] % Begin Save netlist data ... (date=12/04 15:21:05, mem=1604.4M)
[12/04 15:21:05     75s] Writing Binary DB to CHIP_placement.inn.dat/CHIP.v.bin in single-threaded mode...
[12/04 15:21:05     75s] % End Save netlist data ... (date=12/04 15:21:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.4M, current mem=1604.4M)
[12/04 15:21:05     75s] Saving symbol-table file ...
[12/04 15:21:06     75s] Saving congestion map file CHIP_placement.inn.dat/CHIP.route.congmap.gz ...
[12/04 15:21:06     75s] % Begin Save AAE data ... (date=12/04 15:21:06, mem=1604.8M)
[12/04 15:21:06     75s] Saving AAE Data ...
[12/04 15:21:06     75s] % End Save AAE data ... (date=12/04 15:21:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1604.8M, current mem=1604.8M)
[12/04 15:21:06     75s] Saving preference file CHIP_placement.inn.dat/gui.pref.tcl ...
[12/04 15:21:06     75s] Saving mode setting ...
[12/04 15:21:06     75s] Saving global file ...
[12/04 15:21:06     75s] % Begin Save floorplan data ... (date=12/04 15:21:06, mem=1605.2M)
[12/04 15:21:06     75s] Saving floorplan file ...
[12/04 15:21:06     75s] % End Save floorplan data ... (date=12/04 15:21:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1605.3M, current mem=1605.3M)
[12/04 15:21:06     75s] Saving PG file CHIP_placement.inn.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Wed Dec  4 15:21:06 2024)
[12/04 15:21:07     75s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2450.7M) ***
[12/04 15:21:07     75s] Saving Drc markers ...
[12/04 15:21:07     75s] ... No Drc file written since there is no markers found.
[12/04 15:21:07     75s] % Begin Save placement data ... (date=12/04 15:21:07, mem=1605.4M)
[12/04 15:21:07     75s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 15:21:07     75s] Save Adaptive View Pruning View Names to Binary file
[12/04 15:21:07     75s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2453.7M) ***
[12/04 15:21:07     75s] % End Save placement data ... (date=12/04 15:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.4M, current mem=1605.4M)
[12/04 15:21:07     75s] % Begin Save routing data ... (date=12/04 15:21:07, mem=1605.4M)
[12/04 15:21:07     75s] Saving route file ...
[12/04 15:21:07     75s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2450.7M) ***
[12/04 15:21:07     75s] % End Save routing data ... (date=12/04 15:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.5M, current mem=1605.5M)
[12/04 15:21:07     75s] Saving property file CHIP_placement.inn.dat/CHIP.prop
[12/04 15:21:07     75s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2453.7M) ***
[12/04 15:21:07     75s] % Begin Save power constraints data ... (date=12/04 15:21:07, mem=1605.5M)
[12/04 15:21:07     75s] % End Save power constraints data ... (date=12/04 15:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1605.5M, current mem=1605.5M)
[12/04 15:21:08     75s] Generated self-contained design CHIP_placement.inn.dat
[12/04 15:21:08     75s] % End save design ... (date=12/04 15:21:08, total cpu=0:00:00.7, real=0:00:03.0, peak res=1605.7M, current mem=1605.7M)
[12/04 15:21:08     75s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:21:19     76s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 15:21:19     76s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[12/04 15:21:20     76s] AAE DB initialization (MEM=2459.31 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 15:21:20     76s] #optDebug: fT-S <1 1 0 0 0>
[12/04 15:21:20     76s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:16.7/0:13:55.1 (0.1), mem = 2459.3M
[12/04 15:21:20     76s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/04 15:21:20     76s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/04 15:21:20     76s] 
[12/04 15:21:20     76s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:21:20     76s] 
[12/04 15:21:20     76s] TimeStamp Deleting Cell Server End ...
[12/04 15:21:20     76s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2449.3M
[12/04 15:21:20     76s] All LLGs are deleted
[12/04 15:21:20     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2449.3M
[12/04 15:21:20     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2449.3M
[12/04 15:21:20     76s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2449.3M
[12/04 15:21:20     76s] Start to check current routing status for nets...
[12/04 15:21:20     76s] **WARN: (IMPTR-2325):	There are 87 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[12/04 15:21:20     76s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[12/04 15:21:20     76s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[12/04 15:21:20     76s] Type 'man IMPTR-2325' for more detail.
[12/04 15:21:20     76s] All nets are already routed correctly.
[12/04 15:21:20     76s] End to check current routing status for nets (mem=2449.3M)
[12/04 15:21:20     76s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 15:21:20     76s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:21:20     76s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:21:20     76s] PreRoute RC Extraction called for design CHIP.
[12/04 15:21:20     76s] RC Extraction called in multi-corner(1) mode.
[12/04 15:21:20     76s] RCMode: PreRoute
[12/04 15:21:20     76s]       RC Corner Indexes            0   
[12/04 15:21:20     76s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:21:20     76s] Resistance Scaling Factor    : 1.00000 
[12/04 15:21:20     76s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:21:20     76s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:21:20     76s] Shrink Factor                : 1.00000
[12/04 15:21:20     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:21:20     76s] Using capacitance table file ...
[12/04 15:21:20     76s] 
[12/04 15:21:20     76s] Trim Metal Layers:
[12/04 15:21:20     76s] LayerId::1 widthSet size::4
[12/04 15:21:20     76s] LayerId::2 widthSet size::4
[12/04 15:21:20     76s] LayerId::3 widthSet size::4
[12/04 15:21:20     76s] LayerId::4 widthSet size::4
[12/04 15:21:20     76s] LayerId::5 widthSet size::4
[12/04 15:21:20     76s] LayerId::6 widthSet size::2
[12/04 15:21:20     76s] Updating RC grid for preRoute extraction ...
[12/04 15:21:20     76s] eee: pegSigSF::1.070000
[12/04 15:21:20     76s] Initializing multi-corner capacitance tables ... 
[12/04 15:21:20     76s] Initializing multi-corner resistance tables ...
[12/04 15:21:20     76s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:21:20     76s] eee: l::2 avDens::0.033043 usedTrk::5154.187903 availTrk::155985.843223 sigTrk::5154.187903
[12/04 15:21:20     76s] eee: l::3 avDens::0.034792 usedTrk::5294.249200 availTrk::152168.138795 sigTrk::5294.249200
[12/04 15:21:20     76s] eee: l::4 avDens::0.060108 usedTrk::244.003573 availTrk::4059.431133 sigTrk::244.003573
[12/04 15:21:20     76s] eee: l::5 avDens::0.001598 usedTrk::289.733341 availTrk::181322.965994 sigTrk::289.733341
[12/04 15:21:20     76s] eee: l::6 avDens::0.005791 usedTrk::259.348024 availTrk::44784.033315 sigTrk::259.348024
[12/04 15:21:20     76s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:20     76s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.254793 ; uaWl: 1.000000 ; uaWlH: 0.053374 ; aWlH: 0.000000 ; Pmax: 0.813800 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/04 15:21:20     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2449.312M)
[12/04 15:21:20     76s] Effort level <high> specified for reg2reg path_group
[12/04 15:21:20     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2465.6M
[12/04 15:21:20     76s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2465.6M
[12/04 15:21:20     76s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2465.6M
[12/04 15:21:20     76s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2465.6M
[12/04 15:21:20     76s] Fast DP-INIT is on for default
[12/04 15:21:20     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2465.6M
[12/04 15:21:20     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2465.6M
[12/04 15:21:20     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2465.6M
[12/04 15:21:20     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2465.6M
[12/04 15:21:20     76s] Starting delay calculation for Setup views
[12/04 15:21:20     76s] #################################################################################
[12/04 15:21:20     76s] # Design Stage: PreRoute
[12/04 15:21:20     76s] # Design Name: CHIP
[12/04 15:21:20     76s] # Design Mode: 90nm
[12/04 15:21:20     76s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:21:20     76s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:21:20     76s] # Signoff Settings: SI Off 
[12/04 15:21:20     76s] #################################################################################
[12/04 15:21:20     76s] Calculate delays in Single mode...
[12/04 15:21:20     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2475.2M, InitMEM = 2475.2M)
[12/04 15:21:20     76s] Start delay calculation (fullDC) (1 T). (MEM=2475.16)
[12/04 15:21:20     77s] siFlow : Timing analysis mode is single, using late cdB files
[12/04 15:21:20     77s] AAE_INFO: Cdb files are: 
[12/04 15:21:20     77s]  	CeltIC/u18_ss.cdb
[12/04 15:21:20     77s]  
[12/04 15:21:20     77s] Start AAE Lib Loading. (MEM=2475.16)
[12/04 15:21:20     77s] End AAE Lib Loading. (MEM=2545.32 CPU=0:00:00.3 Real=0:00:00.0)
[12/04 15:21:20     77s] End AAE Lib Interpolated Model. (MEM=2545.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:21:20     77s] First Iteration Infinite Tw... 
[12/04 15:21:20     77s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:21:20     77s] Type 'man IMPESI-3086' for more detail.
[12/04 15:21:20     77s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/04 15:21:20     77s] Type 'man IMPESI-3086' for more detail.
[12/04 15:21:21     77s] Total number of fetched objects 1612
[12/04 15:21:21     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:21:21     77s] End delay calculation. (MEM=2573.93 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 15:21:21     77s] End delay calculation (fullDC). (MEM=2537.32 CPU=0:00:00.6 REAL=0:00:01.0)
[12/04 15:21:21     77s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2537.3M) ***
[12/04 15:21:21     77s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:18 mem=2537.3M)
[12/04 15:21:22     77s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.540  | -0.036  | -2.540  |
|           TNS (ns):|-294.422 | -0.082  |-294.339 |
|    Violating Paths:|   225   |    4    |   221   |
|          All Paths:|   594   |   247   |   365   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.090   |     48 (48)      |
|   max_tran     |     43 (195)     |   -1.180   |     43 (195)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:21:22     77s] Density: 0.652%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[12/04 15:21:22     77s] Total CPU time: 1.23 sec
[12/04 15:21:22     77s] Total Real time: 3.0 sec
[12/04 15:21:22     77s] Total Memory Usage: 2503.574219 Mbytes
[12/04 15:21:22     77s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:02.5 (0.5), totSession cpu/real = 0:01:17.8/0:13:57.6 (0.1), mem = 2503.6M
[12/04 15:21:22     77s] 
[12/04 15:21:22     77s] =============================================================================================
[12/04 15:21:22     77s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/04 15:21:22     77s] =============================================================================================
[12/04 15:21:22     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:22     77s] ---------------------------------------------------------------------------------------------
[12/04 15:21:22     77s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:22     77s] [ ExtractRC              ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:21:22     77s] [ TimingUpdate           ]      1   0:00:00.0  (   1.1 % )     0:00:00.7 /  0:00:00.7    0.9
[12/04 15:21:22     77s] [ FullDelayCalc          ]      1   0:00:00.7  (  27.5 % )     0:00:00.7 /  0:00:00.6    0.9
[12/04 15:21:22     77s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.4 % )     0:00:02.2 /  0:00:00.9    0.4
[12/04 15:21:22     77s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:21:22     77s] [ DrvReport              ]      1   0:00:01.3  (  52.3 % )     0:00:01.3 /  0:00:00.0    0.0
[12/04 15:21:22     77s] [ GenerateReports        ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 15:21:22     77s] [ MISC                   ]          0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:21:22     77s] ---------------------------------------------------------------------------------------------
[12/04 15:21:22     77s]  timeDesign #1 TOTAL                0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.1    0.5
[12/04 15:21:22     77s] ---------------------------------------------------------------------------------------------
[12/04 15:21:22     77s] 
[12/04 15:21:22     77s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:21:46     79s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:21:46     79s] <CMD> optDesign -preCTS
[12/04 15:21:46     79s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1672.2M, totSessionCpu=0:01:19 **
[12/04 15:21:46     79s] Executing: place_opt_design -opt
[12/04 15:21:46     79s] **INFO: User settings:
[12/04 15:21:46     79s] setExtractRCMode -engine                    preRoute
[12/04 15:21:46     79s] setDelayCalMode -enable_high_fanout         true
[12/04 15:21:46     79s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 15:21:46     79s] setDelayCalMode -engine                     aae
[12/04 15:21:46     79s] setDelayCalMode -ignoreNetLoad              false
[12/04 15:21:46     79s] setDelayCalMode -socv_accuracy_mode         low
[12/04 15:21:46     79s] setOptMode -fixCap                          true
[12/04 15:21:46     79s] setOptMode -fixFanoutLoad                   true
[12/04 15:21:46     79s] setOptMode -fixTran                         true
[12/04 15:21:46     79s] setPlaceMode -place_design_floorplan_mode   false
[12/04 15:21:46     79s] setPlaceMode -place_detail_preroute_as_obs  {5 6}
[12/04 15:21:46     79s] setAnalysisMode -analysisType               single
[12/04 15:21:46     79s] setAnalysisMode -checkType                  setup
[12/04 15:21:46     79s] setAnalysisMode -clkSrcPath                 true
[12/04 15:21:46     79s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 15:21:46     79s] setAnalysisMode -virtualIPO                 false
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:19.1/0:14:21.4 (0.1), mem = 2504.2M
[12/04 15:21:46     79s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:21:46     79s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/04 15:21:46     79s] *** Starting GigaPlace ***
[12/04 15:21:46     79s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:21:46     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2504.2M
[12/04 15:21:46     79s] z: 2, totalTracks: 1
[12/04 15:21:46     79s] z: 4, totalTracks: 1
[12/04 15:21:46     79s] z: 6, totalTracks: 1
[12/04 15:21:46     79s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:46     79s] All LLGs are deleted
[12/04 15:21:46     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2495.5M
[12/04 15:21:46     79s] # Building CHIP llgBox search-tree.
[12/04 15:21:46     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2495.5M
[12/04 15:21:46     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2495.5M
[12/04 15:21:46     79s] Core basic site is core_5040
[12/04 15:21:46     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2495.5M
[12/04 15:21:46     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.023, MEM:2495.5M
[12/04 15:21:46     79s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:21:46     79s] SiteArray: use 9,072,640 bytes
[12/04 15:21:46     79s] SiteArray: current memory after site array memory allocation 2504.2M
[12/04 15:21:46     79s] SiteArray: FP blocked sites are writable
[12/04 15:21:46     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:21:46     79s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.060, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.114, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:     Starting CMU at level 3, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2504.2M
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:46     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2504.2M
[12/04 15:21:46     79s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2504.2MB).
[12/04 15:21:46     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.148, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2504.2M
[12/04 15:21:46     79s] All LLGs are deleted
[12/04 15:21:46     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:2504.2M
[12/04 15:21:46     79s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:01:19.2/0:14:21.6 (0.1), mem = 2504.2M
[12/04 15:21:46     79s] VSMManager cleared!
[12/04 15:21:46     79s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:19.2/0:14:21.6 (0.1), mem = 2504.2M
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] =============================================================================================
[12/04 15:21:46     79s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/04 15:21:46     79s] =============================================================================================
[12/04 15:21:46     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:46     79s] ---------------------------------------------------------------------------------------------
[12/04 15:21:46     79s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:46     79s] ---------------------------------------------------------------------------------------------
[12/04 15:21:46     79s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:46     79s] ---------------------------------------------------------------------------------------------
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1678.4M, totSessionCpu=0:01:19 **
[12/04 15:21:46     79s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 15:21:46     79s] *** InitOpt #1 [begin] : totSession cpu/real = 0:01:19.2/0:14:21.6 (0.1), mem = 2504.2M
[12/04 15:21:46     79s] GigaOpt running with 1 threads.
[12/04 15:21:46     79s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:21:46     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2504.2M
[12/04 15:21:46     79s] z: 2, totalTracks: 1
[12/04 15:21:46     79s] z: 4, totalTracks: 1
[12/04 15:21:46     79s] z: 6, totalTracks: 1
[12/04 15:21:46     79s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:46     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2504.2M
[12/04 15:21:46     79s] Core basic site is core_5040
[12/04 15:21:46     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2504.2M
[12/04 15:21:46     79s] Fast DP-INIT is on for default
[12/04 15:21:46     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:21:46     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:     Starting CMU at level 3, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2504.2M
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:46     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2504.2M
[12/04 15:21:46     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2504.2MB).
[12/04 15:21:46     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2504.2M
[12/04 15:21:46     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2504.2M
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:21:46     79s] Summary for sequential cells identification: 
[12/04 15:21:46     79s]   Identified SBFF number: 42
[12/04 15:21:46     79s]   Identified MBFF number: 0
[12/04 15:21:46     79s]   Identified SB Latch number: 0
[12/04 15:21:46     79s]   Identified MB Latch number: 0
[12/04 15:21:46     79s]   Not identified SBFF number: 10
[12/04 15:21:46     79s]   Not identified MBFF number: 0
[12/04 15:21:46     79s]   Not identified SB Latch number: 0
[12/04 15:21:46     79s]   Not identified MB Latch number: 0
[12/04 15:21:46     79s]   Number of sequential cells which are not FFs: 27
[12/04 15:21:46     79s]  Visiting view : av_func_mode_max
[12/04 15:21:46     79s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:21:46     79s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:21:46     79s]  Visiting view : av_func_mode_min
[12/04 15:21:46     79s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:21:46     79s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:21:46     79s] TLC MultiMap info (StdDelay):
[12/04 15:21:46     79s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:21:46     79s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:21:46     79s]  Setting StdDelay to: 53.6ps
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] Creating Lib Analyzer ...
[12/04 15:21:46     79s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:21:46     79s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:21:46     79s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:21:46     79s] 
[12/04 15:21:46     79s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:48     80s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=2526.2M
[12/04 15:21:48     80s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=2526.2M
[12/04 15:21:48     80s] Creating Lib Analyzer, finished. 
[12/04 15:21:48     80s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:21:48     80s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:21:48     80s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:21:48     80s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:21:48     80s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:21:48     80s] 	...
[12/04 15:21:48     80s] 	Reporting only the 20 first cells found...
[12/04 15:21:48     80s] 
[12/04 15:21:48     80s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1686.2M, totSessionCpu=0:01:21 **
[12/04 15:21:48     80s] *** optDesign -preCTS ***
[12/04 15:21:48     80s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:21:48     80s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:21:48     80s] Hold Target Slack: user slack 0
[12/04 15:21:48     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2530.2M
[12/04 15:21:48     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2530.2M
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:21:48     81s] Deleting Lib Analyzer.
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Deleting Cell Server End ...
[12/04 15:21:48     81s] Multi-VT timing optimization disabled based on library information.
[12/04 15:21:48     81s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:21:48     81s] Summary for sequential cells identification: 
[12/04 15:21:48     81s]   Identified SBFF number: 42
[12/04 15:21:48     81s]   Identified MBFF number: 0
[12/04 15:21:48     81s]   Identified SB Latch number: 0
[12/04 15:21:48     81s]   Identified MB Latch number: 0
[12/04 15:21:48     81s]   Not identified SBFF number: 10
[12/04 15:21:48     81s]   Not identified MBFF number: 0
[12/04 15:21:48     81s]   Not identified SB Latch number: 0
[12/04 15:21:48     81s]   Not identified MB Latch number: 0
[12/04 15:21:48     81s]   Number of sequential cells which are not FFs: 27
[12/04 15:21:48     81s]  Visiting view : av_func_mode_max
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:21:48     81s]  Visiting view : av_func_mode_min
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:21:48     81s] TLC MultiMap info (StdDelay):
[12/04 15:21:48     81s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:21:48     81s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:21:48     81s]  Setting StdDelay to: 53.6ps
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Deleting Cell Server End ...
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] Creating Lib Analyzer ...
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:21:48     81s] Summary for sequential cells identification: 
[12/04 15:21:48     81s]   Identified SBFF number: 42
[12/04 15:21:48     81s]   Identified MBFF number: 0
[12/04 15:21:48     81s]   Identified SB Latch number: 0
[12/04 15:21:48     81s]   Identified MB Latch number: 0
[12/04 15:21:48     81s]   Not identified SBFF number: 10
[12/04 15:21:48     81s]   Not identified MBFF number: 0
[12/04 15:21:48     81s]   Not identified SB Latch number: 0
[12/04 15:21:48     81s]   Not identified MB Latch number: 0
[12/04 15:21:48     81s]   Number of sequential cells which are not FFs: 27
[12/04 15:21:48     81s]  Visiting view : av_func_mode_max
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:21:48     81s]  Visiting view : av_func_mode_min
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:21:48     81s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:21:48     81s] TLC MultiMap info (StdDelay):
[12/04 15:21:48     81s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:21:48     81s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:21:48     81s]  Setting StdDelay to: 53.6ps
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:21:48     81s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:21:48     81s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:21:48     81s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:21:48     81s] 
[12/04 15:21:48     81s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:49     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=2530.2M
[12/04 15:21:49     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=2530.2M
[12/04 15:21:49     82s] Creating Lib Analyzer, finished. 
[12/04 15:21:49     82s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2530.2M
[12/04 15:21:49     82s] All LLGs are deleted
[12/04 15:21:49     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2530.2M
[12/04 15:21:49     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2530.2M
[12/04 15:21:49     82s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2530.2M
[12/04 15:21:49     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=2530.2M
[12/04 15:21:49     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=2530.2M
[12/04 15:21:49     82s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Import and model ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Create place DB ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Import place data ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Read instances and placement ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Number of ignored instance 0
[12/04 15:21:49     82s] (I)       Number of inbound cells 124
[12/04 15:21:49     82s] (I)       Number of opened ILM blockages 0
[12/04 15:21:49     82s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:21:49     82s] (I)       numMoveCells=1494, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:21:49     82s] (I)       cell height: 5040, count: 1494
[12/04 15:21:49     82s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Read nets ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Number of nets = 1595 ( 1 ignored )
[12/04 15:21:49     82s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Read rows... (mem=2530.2M)
[12/04 15:21:49     82s] (I)       Done Read rows (cpu=0.000s, mem=2530.2M)
[12/04 15:21:49     82s] (I)       Identified Clock instances: Flop 258, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:21:49     82s] (I)       Read module constraints... (mem=2530.2M)
[12/04 15:21:49     82s] (I)       Done Read module constraints (cpu=0.000s, mem=2530.2M)
[12/04 15:21:49     82s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Create route DB ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       == Non-default Options ==
[12/04 15:21:49     82s] (I)       Maximum routing layer                              : 6
[12/04 15:21:49     82s] (I)       Buffering-aware routing                            : true
[12/04 15:21:49     82s] (I)       Spread congestion away from blockages              : true
[12/04 15:21:49     82s] (I)       Number of threads                                  : 1
[12/04 15:21:49     82s] (I)       Overflow penalty cost                              : 10
[12/04 15:21:49     82s] (I)       Punch through distance                             : 9134.390000
[12/04 15:21:49     82s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:21:49     82s] (I)       Method to set GCell size                           : row
[12/04 15:21:49     82s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:21:49     82s] (I)       Started Import route data (1T) ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       ============== Pin Summary ==============
[12/04 15:21:49     82s] (I)       +-------+--------+---------+------------+
[12/04 15:21:49     82s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:21:49     82s] (I)       +-------+--------+---------+------------+
[12/04 15:21:49     82s] (I)       |     1 |   5706 |  100.00 |        Pin |
[12/04 15:21:49     82s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:21:49     82s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:21:49     82s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:21:49     82s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:21:49     82s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:21:49     82s] (I)       +-------+--------+---------+------------+
[12/04 15:21:49     82s] (I)       Use row-based GCell size
[12/04 15:21:49     82s] (I)       Use row-based GCell align
[12/04 15:21:49     82s] (I)       GCell unit size   : 5040
[12/04 15:21:49     82s] (I)       GCell multiplier  : 1
[12/04 15:21:49     82s] (I)       GCell row height  : 5040
[12/04 15:21:49     82s] (I)       Actual row height : 5040
[12/04 15:21:49     82s] (I)       GCell align ref   : 340380 341600
[12/04 15:21:49     82s] [NR-eGR] Track table information for default rule: 
[12/04 15:21:49     82s] [NR-eGR] metal1 has no routable track
[12/04 15:21:49     82s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:21:49     82s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:21:49     82s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:21:49     82s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:21:49     82s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:21:49     82s] (I)       =================== Default via ====================
[12/04 15:21:49     82s] (I)       +---+------------------+---------------------------+
[12/04 15:21:49     82s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:21:49     82s] (I)       +---+------------------+---------------------------+
[12/04 15:21:49     82s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:21:49     82s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:21:49     82s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:21:49     82s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:21:49     82s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:21:49     82s] (I)       +---+------------------+---------------------------+
[12/04 15:21:49     82s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Read routing blockages ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Read instance blockages ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] (I)       Started Read PG blockages ( Curr Mem: 2530.20 MB )
[12/04 15:21:49     82s] [NR-eGR] Read 123380 PG shapes
[12/04 15:21:49     82s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Started Read boundary cut boxes ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:21:49     82s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:21:49     82s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:21:49     82s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:21:49     82s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:21:49     82s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Started Read blackboxes ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:21:49     82s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Started Read prerouted ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:21:49     82s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Started Read unlegalized nets ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Started Read nets ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] [NR-eGR] Read numTotalNets=1595  numIgnoredNets=0
[12/04 15:21:49     82s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Started Set up via pillars ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       early_global_route_priority property id does not exist.
[12/04 15:21:49     82s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2535.70 MB )
[12/04 15:21:49     82s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2550.70 MB )
[12/04 15:21:49     82s] (I)       Model blockages into capacity
[12/04 15:21:49     82s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:21:49     82s] (I)       Started Initialize 3D capacity ( Curr Mem: 2550.70 MB )
[12/04 15:21:49     82s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:21:49     82s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:21:50     82s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:21:50     82s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:21:50     82s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:21:50     82s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2557.70 MB )
[12/04 15:21:50     82s] (I)       -- layer congestion ratio --
[12/04 15:21:50     82s] (I)       Layer 1 : 0.100000
[12/04 15:21:50     82s] (I)       Layer 2 : 0.700000
[12/04 15:21:50     82s] (I)       Layer 3 : 0.700000
[12/04 15:21:50     82s] (I)       Layer 4 : 0.700000
[12/04 15:21:50     82s] (I)       Layer 5 : 0.700000
[12/04 15:21:50     82s] (I)       Layer 6 : 0.700000
[12/04 15:21:50     82s] (I)       ----------------------------
[12/04 15:21:50     82s] (I)       Number of ignored nets                =      0
[12/04 15:21:50     82s] (I)       Number of connected nets              =      0
[12/04 15:21:50     82s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:21:50     82s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:21:50     82s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:21:50     82s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2557.70 MB )
[12/04 15:21:50     82s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2557.70 MB )
[12/04 15:21:50     82s] (I)       Started Read aux data ( Curr Mem: 2557.70 MB )
[12/04 15:21:50     82s] (I)       Constructing bin map
[12/04 15:21:50     82s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:21:50     82s] (I)       Done constructing bin map
[12/04 15:21:50     82s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2574.90 MB )
[12/04 15:21:50     82s] (I)       Started Others data preparation ( Curr Mem: 2574.90 MB )
[12/04 15:21:50     82s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:21:50     82s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2574.90 MB )
[12/04 15:21:50     82s] (I)       Started Create route kernel ( Curr Mem: 2574.90 MB )
[12/04 15:21:50     82s] (I)       Ndr track 0 does not exist
[12/04 15:21:50     82s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:21:50     82s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:21:50     82s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:21:50     82s] (I)       Site width          :   620  (dbu)
[12/04 15:21:50     82s] (I)       Row height          :  5040  (dbu)
[12/04 15:21:50     82s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:21:50     82s] (I)       GCell width         :  5040  (dbu)
[12/04 15:21:50     82s] (I)       GCell height        :  5040  (dbu)
[12/04 15:21:50     82s] (I)       Grid                :   661   656     6
[12/04 15:21:50     82s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:21:50     82s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:21:50     82s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:21:50     82s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:21:50     82s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:21:50     82s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:21:50     82s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:21:50     82s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:21:50     82s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:21:50     82s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:21:50     82s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:21:50     82s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:21:50     82s] (I)       --------------------------------------------------------
[12/04 15:21:50     82s] 
[12/04 15:21:50     82s] [NR-eGR] ============ Routing rule table ============
[12/04 15:21:50     82s] [NR-eGR] Rule id: 0  Nets: 1508 
[12/04 15:21:50     82s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:21:50     82s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:21:50     82s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:21:50     82s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:21:50     82s] [NR-eGR] ========================================
[12/04 15:21:50     82s] [NR-eGR] 
[12/04 15:21:50     82s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:21:50     82s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:21:50     82s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:21:50     82s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:21:50     82s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:21:50     82s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:21:50     82s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Reset routing kernel
[12/04 15:21:50     82s] (I)       Started Global Routing ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Started Initialization ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       totalPins=5531  totalGlobalPin=5430 (98.17%)
[12/04 15:21:50     82s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Started Net group 1 ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Started Generate topology ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:21:50     82s] (I)       #blocked areas for congestion spreading : 251
[12/04 15:21:50     82s] [NR-eGR] Layer group 1: route 1508 net(s) in layer range [2, 6]
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] (I)       ============  Phase 1a Route ============
[12/04 15:21:50     82s] (I)       Started Phase 1a ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Started Pattern routing (1T) ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:21:50     82s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Usage: 47235 = (23431 H, 23804 V) = (0.38% H, 0.37% V) = (1.181e+05um H, 1.200e+05um V)
[12/04 15:21:50     82s] (I)       Started Add via demand to 2D ( Curr Mem: 2598.90 MB )
[12/04 15:21:50     82s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] (I)       ============  Phase 1b Route ============
[12/04 15:21:50     82s] (I)       Started Phase 1b ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Usage: 47239 = (23433 H, 23806 V) = (0.38% H, 0.37% V) = (1.181e+05um H, 1.200e+05um V)
[12/04 15:21:50     82s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.380846e+05um
[12/04 15:21:50     82s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:21:50     82s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:21:50     82s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] (I)       ============  Phase 1c Route ============
[12/04 15:21:50     82s] (I)       Started Phase 1c ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Two level routing ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Level2 Grid: 133 x 132
[12/04 15:21:50     82s] (I)       Started Two Level Routing ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Usage: 47239 = (23433 H, 23806 V) = (0.38% H, 0.37% V) = (1.181e+05um H, 1.200e+05um V)
[12/04 15:21:50     82s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] (I)       ============  Phase 1d Route ============
[12/04 15:21:50     82s] (I)       Started Phase 1d ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Detoured routing ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Usage: 47239 = (23433 H, 23806 V) = (0.38% H, 0.37% V) = (1.181e+05um H, 1.200e+05um V)
[12/04 15:21:50     82s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] (I)       ============  Phase 1e Route ============
[12/04 15:21:50     82s] (I)       Started Phase 1e ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Route legalization ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Usage: 47239 = (23433 H, 23806 V) = (0.38% H, 0.37% V) = (1.181e+05um H, 1.200e+05um V)
[12/04 15:21:50     82s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.380846e+05um
[12/04 15:21:50     82s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] (I)       ============  Phase 1l Route ============
[12/04 15:21:50     82s] (I)       Started Phase 1l ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Layer assignment (1T) ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Net group 1 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Clean cong LA ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:21:50     82s] (I)       Layer  2:    2686440     23845         1      719167     2800337    (20.43%) 
[12/04 15:21:50     82s] (I)       Layer  3:    3009961     23185        21      780804     3115836    (20.04%) 
[12/04 15:21:50     82s] (I)       Layer  4:    3016297      2194         0      369472     3150032    (10.50%) 
[12/04 15:21:50     82s] (I)       Layer  5:    3176863       456         0      526122     3370518    (13.50%) 
[12/04 15:21:50     82s] (I)       Layer  6:     705286         0         0      135289      744586    (15.38%) 
[12/04 15:21:50     82s] (I)       Total:      12594847     49680        22     2530854    13181309    (16.11%) 
[12/04 15:21:50     82s] (I)       
[12/04 15:21:50     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:21:50     82s] [NR-eGR]                        OverCon            
[12/04 15:21:50     82s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:21:50     82s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 15:21:50     82s] [NR-eGR] ----------------------------------------------
[12/04 15:21:50     82s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:21:50     82s] [NR-eGR]  metal2  (2)         1( 0.00%)   ( 0.00%) 
[12/04 15:21:50     82s] [NR-eGR]  metal3  (3)        20( 0.01%)   ( 0.01%) 
[12/04 15:21:50     82s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:21:50     82s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:21:50     82s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:21:50     82s] [NR-eGR] ----------------------------------------------
[12/04 15:21:50     82s] [NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[12/04 15:21:50     82s] [NR-eGR] 
[12/04 15:21:50     82s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Export 3D cong map ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:21:50     82s] (I)       Started Export 2D cong map ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:21:50     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:21:50     82s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       ============= Track Assignment ============
[12/04 15:21:50     82s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Track Assignment (1T) ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:21:50     82s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Run Multi-thread track assignment
[12/04 15:21:50     82s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Export ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Started Export DB wires ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Started Export all nets ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Started Set wire vias ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:21:50     82s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5531
[12/04 15:21:50     82s] [NR-eGR] metal2  (2V) length: 1.112495e+05um, number of vias: 8183
[12/04 15:21:50     82s] [NR-eGR] metal3  (3H) length: 1.167593e+05um, number of vias: 691
[12/04 15:21:50     82s] [NR-eGR] metal4  (4V) length: 1.092163e+04um, number of vias: 97
[12/04 15:21:50     82s] [NR-eGR] metal5  (5H) length: 2.317870e+03um, number of vias: 0
[12/04 15:21:50     82s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[12/04 15:21:50     82s] [NR-eGR] Total length: 2.412484e+05um, number of vias: 14502
[12/04 15:21:50     82s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:21:50     82s] [NR-eGR] Total eGR-routed clock nets wire length: 5.250670e+03um 
[12/04 15:21:50     82s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:21:50     82s] (I)       Started Update net boxes ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Started Update timing ( Curr Mem: 2605.52 MB )
[12/04 15:21:50     82s] (I)       Finished Update timing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2596.01 MB )
[12/04 15:21:50     82s] (I)       Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2596.01 MB )
[12/04 15:21:50     82s] (I)       Started Postprocess design ( Curr Mem: 2596.01 MB )
[12/04 15:21:50     82s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2552.01 MB )
[12/04 15:21:50     82s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.52 sec, Curr Mem: 2552.01 MB )
[12/04 15:21:50     82s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2540.0M
[12/04 15:21:50     82s] 
[12/04 15:21:50     82s] Trim Metal Layers:
[12/04 15:21:50     83s] LayerId::1 widthSet size::4
[12/04 15:21:50     83s] LayerId::2 widthSet size::4
[12/04 15:21:50     83s] LayerId::3 widthSet size::4
[12/04 15:21:50     83s] LayerId::4 widthSet size::4
[12/04 15:21:50     83s] LayerId::5 widthSet size::4
[12/04 15:21:50     83s] LayerId::6 widthSet size::2
[12/04 15:21:50     83s] Updating RC grid for preRoute extraction ...
[12/04 15:21:50     83s] eee: pegSigSF::1.070000
[12/04 15:21:50     83s] Initializing multi-corner capacitance tables ... 
[12/04 15:21:50     83s] Initializing multi-corner resistance tables ...
[12/04 15:21:50     83s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:21:50     83s] eee: l::2 avDens::0.032607 usedTrk::5155.151990 availTrk::158099.391610 sigTrk::5155.151990
[12/04 15:21:50     83s] eee: l::3 avDens::0.034380 usedTrk::5305.085112 availTrk::154306.633862 sigTrk::5305.085112
[12/04 15:21:50     83s] eee: l::4 avDens::0.058237 usedTrk::246.978374 availTrk::4240.882751 sigTrk::246.978374
[12/04 15:21:50     83s] eee: l::5 avDens::0.001625 usedTrk::295.037111 availTrk::181523.858857 sigTrk::295.037111
[12/04 15:21:50     83s] eee: l::6 avDens::0.005791 usedTrk::259.348024 availTrk::44784.033315 sigTrk::259.348024
[12/04 15:21:50     83s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:50     83s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.260821 ; uaWl: 1.000000 ; uaWlH: 0.054879 ; aWlH: 0.000000 ; Pmax: 0.814000 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/04 15:21:50     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2540.0M
[12/04 15:21:50     83s] Extraction called for design 'CHIP' of instances=1618 and nets=1599 using extraction engine 'preRoute' .
[12/04 15:21:50     83s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:21:50     83s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:21:50     83s] PreRoute RC Extraction called for design CHIP.
[12/04 15:21:50     83s] RC Extraction called in multi-corner(1) mode.
[12/04 15:21:50     83s] RCMode: PreRoute
[12/04 15:21:50     83s]       RC Corner Indexes            0   
[12/04 15:21:50     83s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:21:50     83s] Resistance Scaling Factor    : 1.00000 
[12/04 15:21:50     83s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:21:50     83s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:21:50     83s] Shrink Factor                : 1.00000
[12/04 15:21:50     83s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:21:50     83s] Using capacitance table file ...
[12/04 15:21:50     83s] 
[12/04 15:21:50     83s] Trim Metal Layers:
[12/04 15:21:50     83s] LayerId::1 widthSet size::4
[12/04 15:21:50     83s] LayerId::2 widthSet size::4
[12/04 15:21:50     83s] LayerId::3 widthSet size::4
[12/04 15:21:50     83s] LayerId::4 widthSet size::4
[12/04 15:21:50     83s] LayerId::5 widthSet size::4
[12/04 15:21:50     83s] LayerId::6 widthSet size::2
[12/04 15:21:50     83s] Updating RC grid for preRoute extraction ...
[12/04 15:21:50     83s] eee: pegSigSF::1.070000
[12/04 15:21:50     83s] Initializing multi-corner capacitance tables ... 
[12/04 15:21:50     83s] Initializing multi-corner resistance tables ...
[12/04 15:21:50     83s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:21:50     83s] eee: l::2 avDens::0.032607 usedTrk::5155.151990 availTrk::158099.391610 sigTrk::5155.151990
[12/04 15:21:50     83s] eee: l::3 avDens::0.034380 usedTrk::5305.085112 availTrk::154306.633862 sigTrk::5305.085112
[12/04 15:21:50     83s] eee: l::4 avDens::0.058237 usedTrk::246.978374 availTrk::4240.882751 sigTrk::246.978374
[12/04 15:21:50     83s] eee: l::5 avDens::0.001625 usedTrk::295.037111 availTrk::181523.858857 sigTrk::295.037111
[12/04 15:21:50     83s] eee: l::6 avDens::0.005791 usedTrk::259.348024 availTrk::44784.033315 sigTrk::259.348024
[12/04 15:21:50     83s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:50     83s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.260821 ; uaWl: 1.000000 ; uaWlH: 0.054879 ; aWlH: 0.000000 ; Pmax: 0.814000 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/04 15:21:50     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2540.008M)
[12/04 15:21:50     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2540.0M
[12/04 15:21:50     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2540.0M
[12/04 15:21:50     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2540.0M
[12/04 15:21:50     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2540.0M
[12/04 15:21:50     83s] Fast DP-INIT is on for default
[12/04 15:21:50     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2540.0M
[12/04 15:21:50     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2540.0M
[12/04 15:21:50     83s] Starting delay calculation for Setup views
[12/04 15:21:50     83s] #################################################################################
[12/04 15:21:50     83s] # Design Stage: PreRoute
[12/04 15:21:50     83s] # Design Name: CHIP
[12/04 15:21:50     83s] # Design Mode: 90nm
[12/04 15:21:50     83s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:21:50     83s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:21:50     83s] # Signoff Settings: SI Off 
[12/04 15:21:50     83s] #################################################################################
[12/04 15:21:50     83s] Calculate delays in Single mode...
[12/04 15:21:50     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 2557.3M, InitMEM = 2557.3M)
[12/04 15:21:50     83s] Start delay calculation (fullDC) (1 T). (MEM=2557.3)
[12/04 15:21:50     83s] End AAE Lib Interpolated Model. (MEM=2557.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:21:50     83s] Total number of fetched objects 1612
[12/04 15:21:50     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:21:50     83s] End delay calculation. (MEM=2574.74 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:21:50     83s] End delay calculation (fullDC). (MEM=2574.74 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:21:50     83s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2574.7M) ***
[12/04 15:21:51     83s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:24 mem=2574.7M)
[12/04 15:21:51     83s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.539  |
|           TNS (ns):|-297.679 |
|    Violating Paths:|   228   |
|          All Paths:|   594   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     48 (48)      |   -0.089   |     48 (48)      |
|   max_tran     |     43 (196)     |   -1.179   |     43 (196)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.652%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1696.6M, totSessionCpu=0:01:24 **
[12/04 15:21:51     83s] *** InitOpt #1 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:01:23.7/0:14:26.0 (0.1), mem = 2546.0M
[12/04 15:21:51     83s] 
[12/04 15:21:51     83s] =============================================================================================
[12/04 15:21:51     83s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/04 15:21:51     83s] =============================================================================================
[12/04 15:21:51     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:51     83s] ---------------------------------------------------------------------------------------------
[12/04 15:21:51     83s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:51     83s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  11.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:21:51     83s] [ ExtractRC              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:21:51     83s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:21:51     83s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:21:51     83s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:21:51     83s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:21:51     83s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:21:51     83s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:21:51     83s] [ LibAnalyzerInit        ]      2   0:00:03.0  (  67.7 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 15:21:51     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:51     83s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:51     83s] [ MISC                   ]          0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:21:51     83s] ---------------------------------------------------------------------------------------------
[12/04 15:21:51     83s]  InitOpt #1 TOTAL                   0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 15:21:51     83s] ---------------------------------------------------------------------------------------------
[12/04 15:21:51     83s] 
[12/04 15:21:51     83s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:21:51     83s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:51     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2546.0M
[12/04 15:21:51     83s] z: 2, totalTracks: 1
[12/04 15:21:51     83s] z: 4, totalTracks: 1
[12/04 15:21:51     83s] z: 6, totalTracks: 1
[12/04 15:21:51     83s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:51     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:     Starting CMU at level 3, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2546.0M
[12/04 15:21:51     83s] 
[12/04 15:21:51     83s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:51     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2546.0M
[12/04 15:21:51     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2546.0MB).
[12/04 15:21:51     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:2546.0M
[12/04 15:21:51     83s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 15:21:51     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2546.0M
[12/04 15:21:51     83s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 15:21:51     83s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:51     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2546.0M
[12/04 15:21:51     83s] z: 2, totalTracks: 1
[12/04 15:21:51     83s] z: 4, totalTracks: 1
[12/04 15:21:51     83s] z: 6, totalTracks: 1
[12/04 15:21:51     83s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:51     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:     Starting CMU at level 3, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2546.0M
[12/04 15:21:51     83s] 
[12/04 15:21:51     83s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:51     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2546.0M
[12/04 15:21:51     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2546.0MB).
[12/04 15:21:51     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2546.0M
[12/04 15:21:51     83s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 15:21:51     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2546.0M
[12/04 15:21:51     83s] TotalInstCnt at PhyDesignMc Destruction: 1,494
[12/04 15:21:51     83s] *** Starting optimizing excluded clock nets MEM= 2546.0M) ***
[12/04 15:21:51     83s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2546.0M) ***
[12/04 15:21:51     83s] The useful skew maximum allowed delay is: 0.3
[12/04 15:21:51     83s] Deleting Lib Analyzer.
[12/04 15:21:51     83s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:01:23.8/0:14:26.1 (0.1), mem = 2546.0M
[12/04 15:21:51     83s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:21:51     83s] Info: 87 io nets excluded
[12/04 15:21:51     83s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:21:51     83s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:21:51     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.1
[12/04 15:21:51     83s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:51     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2546.0M
[12/04 15:21:51     83s] z: 2, totalTracks: 1
[12/04 15:21:51     83s] z: 4, totalTracks: 1
[12/04 15:21:51     83s] z: 6, totalTracks: 1
[12/04 15:21:51     83s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:51     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:     Starting CMU at level 3, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2546.0M
[12/04 15:21:51     83s] 
[12/04 15:21:51     83s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:51     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2546.0M
[12/04 15:21:51     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2546.0M
[12/04 15:21:51     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2546.0MB).
[12/04 15:21:51     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2546.0M
[12/04 15:21:51     83s] TotalInstCnt at PhyDesignMc Initialization: 1,494
[12/04 15:21:51     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=2546.0M
[12/04 15:21:51     83s] ### Creating TopoMgr, started
[12/04 15:21:51     83s] ### Creating TopoMgr, finished
[12/04 15:21:51     83s] 
[12/04 15:21:51     83s] Footprint cell information for calculating maxBufDist
[12/04 15:21:51     83s] *info: There are 14 candidate Buffer cells
[12/04 15:21:51     83s] *info: There are 14 candidate Inverter cells
[12/04 15:21:51     83s] 
[12/04 15:21:51     84s] #optDebug: Start CG creation (mem=2546.0M)
[12/04 15:21:51     84s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:21:51     84s] (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgPrt (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgEgp (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgPbk (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgNrb(cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgObs (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgCon (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s]  ...processing cgPdm (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2649.1M)
[12/04 15:21:51     84s] ### Creating RouteCongInterface, started
[12/04 15:21:51     84s] 
[12/04 15:21:51     84s] Creating Lib Analyzer ...
[12/04 15:21:51     84s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:21:51     84s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:21:51     84s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:21:51     84s] 
[12/04 15:21:51     84s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:52     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=2665.1M
[12/04 15:21:52     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=2665.1M
[12/04 15:21:52     85s] Creating Lib Analyzer, finished. 
[12/04 15:21:52     85s] 
[12/04 15:21:52     85s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:21:52     85s] 
[12/04 15:21:52     85s] #optDebug: {0, 1.000}
[12/04 15:21:52     85s] ### Creating RouteCongInterface, finished
[12/04 15:21:53     85s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2684.2M
[12/04 15:21:53     85s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2684.2M
[12/04 15:21:53     85s] 
[12/04 15:21:53     85s] Netlist preparation processing... 
[12/04 15:21:53     85s] Removed 2 instances
[12/04 15:21:53     85s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 15:21:53     85s] *info: Marking 0 isolation instances dont touch
[12/04 15:21:53     85s] *info: Marking 0 level shifter instances dont touch
[12/04 15:21:53     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2665.1M
[12/04 15:21:53     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2616.1M
[12/04 15:21:53     85s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 15:21:53     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.1
[12/04 15:21:53     85s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:25.8/0:14:28.1 (0.1), mem = 2616.1M
[12/04 15:21:53     85s] 
[12/04 15:21:53     85s] =============================================================================================
[12/04 15:21:53     85s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/04 15:21:53     85s] =============================================================================================
[12/04 15:21:53     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:53     85s] ---------------------------------------------------------------------------------------------
[12/04 15:21:53     85s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  66.3 % )     0:00:01.4 /  0:00:01.3    1.0
[12/04 15:21:53     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:53     85s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:21:53     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:21:53     85s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  12.6 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 15:21:53     85s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:21:53     85s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:21:53     85s] [ MISC                   ]          0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:21:53     85s] ---------------------------------------------------------------------------------------------
[12/04 15:21:53     85s]  SimplifyNetlist #1 TOTAL           0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:21:53     85s] ---------------------------------------------------------------------------------------------
[12/04 15:21:53     85s] 
[12/04 15:21:53     85s] Deleting Lib Analyzer.
[12/04 15:21:53     85s] Begin: GigaOpt high fanout net optimization
[12/04 15:21:53     85s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 15:21:53     85s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 15:21:53     85s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:25.9/0:14:28.2 (0.1), mem = 2616.1M
[12/04 15:21:53     85s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:21:53     85s] Info: 87 io nets excluded
[12/04 15:21:53     85s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:21:53     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.2
[12/04 15:21:53     85s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:53     85s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2616.1M
[12/04 15:21:53     85s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:21:53     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2616.1M
[12/04 15:21:53     85s] z: 2, totalTracks: 1
[12/04 15:21:53     85s] z: 4, totalTracks: 1
[12/04 15:21:53     85s] z: 6, totalTracks: 1
[12/04 15:21:53     85s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:53     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2616.1M
[12/04 15:21:53     85s] OPERPROF:     Starting CMU at level 3, MEM:2616.1M
[12/04 15:21:53     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2616.1M
[12/04 15:21:53     85s] 
[12/04 15:21:53     85s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:53     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2616.1M
[12/04 15:21:53     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2616.1M
[12/04 15:21:53     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2616.1M
[12/04 15:21:53     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2616.1MB).
[12/04 15:21:53     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2616.1M
[12/04 15:21:53     85s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 15:21:53     85s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2616.1M
[12/04 15:21:53     85s] ### Creating RouteCongInterface, started
[12/04 15:21:53     85s] 
[12/04 15:21:53     85s] Creating Lib Analyzer ...
[12/04 15:21:53     85s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:21:53     85s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:21:53     85s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:21:53     85s] 
[12/04 15:21:53     85s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:54     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=2616.1M
[12/04 15:21:54     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=2616.1M
[12/04 15:21:54     87s] Creating Lib Analyzer, finished. 
[12/04 15:21:54     87s] 
[12/04 15:21:54     87s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:21:54     87s] 
[12/04 15:21:54     87s] #optDebug: {0, 1.000}
[12/04 15:21:54     87s] ### Creating RouteCongInterface, finished
[12/04 15:21:54     87s] {MG  {5 0 43.8 0.818622} }
[12/04 15:21:55     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:21:55     87s] Total-nets :: 1594, Stn-nets :: 91, ratio :: 5.70891 %
[12/04 15:21:55     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2616.1M
[12/04 15:21:55     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2616.1M
[12/04 15:21:55     87s] TotalInstCnt at PhyDesignMc Destruction: 1,492
[12/04 15:21:55     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.2
[12/04 15:21:55     87s] *** DrvOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:01:27.6/0:14:29.9 (0.1), mem = 2616.1M
[12/04 15:21:55     87s] 
[12/04 15:21:55     87s] =============================================================================================
[12/04 15:21:55     87s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/04 15:21:55     87s] =============================================================================================
[12/04 15:21:55     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:55     87s] ---------------------------------------------------------------------------------------------
[12/04 15:21:55     87s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  81.6 % )     0:00:01.4 /  0:00:01.5    1.0
[12/04 15:21:55     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     87s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:21:55     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:21:55     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     87s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     87s] [ MISC                   ]          0:00:00.2  (  11.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:21:55     87s] ---------------------------------------------------------------------------------------------
[12/04 15:21:55     87s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.8    1.0
[12/04 15:21:55     87s] ---------------------------------------------------------------------------------------------
[12/04 15:21:55     87s] 
[12/04 15:21:55     87s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 15:21:55     87s] End: GigaOpt high fanout net optimization
[12/04 15:21:55     87s] Begin: GigaOpt DRV Optimization
[12/04 15:21:55     87s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 15:21:55     87s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:01:27.6/0:14:29.9 (0.1), mem = 2616.1M
[12/04 15:21:55     87s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:21:55     87s] Info: 87 io nets excluded
[12/04 15:21:55     87s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:21:55     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.3
[12/04 15:21:55     87s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:55     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2616.1M
[12/04 15:21:55     87s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:21:55     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2616.1M
[12/04 15:21:55     87s] z: 2, totalTracks: 1
[12/04 15:21:55     87s] z: 4, totalTracks: 1
[12/04 15:21:55     87s] z: 6, totalTracks: 1
[12/04 15:21:55     87s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:55     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2616.1M
[12/04 15:21:55     87s] OPERPROF:     Starting CMU at level 3, MEM:2616.1M
[12/04 15:21:55     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2616.1M
[12/04 15:21:55     87s] 
[12/04 15:21:55     87s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:55     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2616.1M
[12/04 15:21:55     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2616.1M
[12/04 15:21:55     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2616.1M
[12/04 15:21:55     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2616.1MB).
[12/04 15:21:55     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2616.1M
[12/04 15:21:55     87s] TotalInstCnt at PhyDesignMc Initialization: 1,492
[12/04 15:21:55     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2616.1M
[12/04 15:21:55     87s] ### Creating RouteCongInterface, started
[12/04 15:21:55     87s] 
[12/04 15:21:55     87s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:21:55     87s] 
[12/04 15:21:55     87s] #optDebug: {0, 1.000}
[12/04 15:21:55     87s] ### Creating RouteCongInterface, finished
[12/04 15:21:55     87s] {MG  {5 0 43.8 0.818622} }
[12/04 15:21:55     87s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2635.2M
[12/04 15:21:55     87s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2635.2M
[12/04 15:21:55     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:21:55     88s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:21:55     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:21:55     88s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:21:55     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:21:55     88s] Info: violation cost 112.401871 (cap = 26.005108, tran = 86.396751, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:21:55     88s] |    77|   371|    -1.80|    79|    79|    -0.13|     0|     0|     0|     0|    -2.54|  -295.35|       0|       0|       0|  0.65%|          |         |
[12/04 15:21:55     88s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:21:55     88s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.21|  -164.32|      73|       0|       6|  0.67%| 0:00:00.0|  2689.5M|
[12/04 15:21:55     88s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:21:55     88s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.21|  -164.32|       0|       0|       0|  0.67%| 0:00:00.0|  2689.5M|
[12/04 15:21:55     88s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:21:55     88s] Bottom Preferred Layer:
[12/04 15:21:55     88s]     None
[12/04 15:21:55     88s] Via Pillar Rule:
[12/04 15:21:55     88s]     None
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2689.5M) ***
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] Total-nets :: 1667, Stn-nets :: 91, ratio :: 5.45891 %
[12/04 15:21:55     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2670.4M
[12/04 15:21:55     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2626.4M
[12/04 15:21:55     88s] TotalInstCnt at PhyDesignMc Destruction: 1,565
[12/04 15:21:55     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.3
[12/04 15:21:55     88s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:28.3/0:14:30.6 (0.1), mem = 2626.4M
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] =============================================================================================
[12/04 15:21:55     88s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/04 15:21:55     88s] =============================================================================================
[12/04 15:21:55     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:55     88s] ---------------------------------------------------------------------------------------------
[12/04 15:21:55     88s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     88s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:21:55     88s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:21:55     88s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     88s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:21:55     88s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     88s] [ OptEval                ]      2   0:00:00.2  (  26.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:21:55     88s] [ OptCommit              ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:21:55     88s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:21:55     88s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:21:55     88s] [ IncrDelayCalc          ]      8   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:21:55     88s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     88s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:55     88s] [ MISC                   ]          0:00:00.3  (  36.1 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 15:21:55     88s] ---------------------------------------------------------------------------------------------
[12/04 15:21:55     88s]  DrvOpt #2 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:21:55     88s] ---------------------------------------------------------------------------------------------
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] End: GigaOpt DRV Optimization
[12/04 15:21:55     88s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 15:21:55     88s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1765.1M, totSessionCpu=0:01:28 **
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] Active setup views:
[12/04 15:21:55     88s]  av_func_mode_max
[12/04 15:21:55     88s]   Dominating endpoints: 0
[12/04 15:21:55     88s]   Dominating TNS: -0.000
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:21:55     88s] Deleting Lib Analyzer.
[12/04 15:21:55     88s] Begin: GigaOpt Global Optimization
[12/04 15:21:55     88s] *info: use new DP (enabled)
[12/04 15:21:55     88s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:21:55     88s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:21:55     88s] Info: 87 io nets excluded
[12/04 15:21:55     88s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:21:55     88s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:28.4/0:14:30.7 (0.1), mem = 2626.4M
[12/04 15:21:55     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.4
[12/04 15:21:55     88s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:55     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2626.4M
[12/04 15:21:55     88s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:21:55     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2626.4M
[12/04 15:21:55     88s] z: 2, totalTracks: 1
[12/04 15:21:55     88s] z: 4, totalTracks: 1
[12/04 15:21:55     88s] z: 6, totalTracks: 1
[12/04 15:21:55     88s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:55     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2626.4M
[12/04 15:21:55     88s] OPERPROF:     Starting CMU at level 3, MEM:2626.4M
[12/04 15:21:55     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2626.4M
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:55     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2626.4M
[12/04 15:21:55     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2626.4M
[12/04 15:21:55     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2626.4M
[12/04 15:21:55     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2626.4MB).
[12/04 15:21:55     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2626.4M
[12/04 15:21:55     88s] TotalInstCnt at PhyDesignMc Initialization: 1,565
[12/04 15:21:55     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2626.4M
[12/04 15:21:55     88s] ### Creating RouteCongInterface, started
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] Creating Lib Analyzer ...
[12/04 15:21:55     88s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:21:55     88s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:21:55     88s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:21:55     88s] 
[12/04 15:21:55     88s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:21:57     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2626.4M
[12/04 15:21:57     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2626.4M
[12/04 15:21:57     89s] Creating Lib Analyzer, finished. 
[12/04 15:21:57     89s] 
[12/04 15:21:57     89s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:21:57     89s] 
[12/04 15:21:57     89s] #optDebug: {0, 1.000}
[12/04 15:21:57     89s] ### Creating RouteCongInterface, finished
[12/04 15:21:57     89s] {MG  {5 0 43.8 0.818622} }
[12/04 15:21:57     90s] *info: 87 io nets excluded
[12/04 15:21:57     90s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:21:57     90s] *info: 2 clock nets excluded
[12/04 15:21:57     90s] *info: 3 no-driver nets excluded.
[12/04 15:21:57     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2645.5M
[12/04 15:21:57     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2645.5M
[12/04 15:21:57     90s] ** GigaOpt Global Opt WNS Slack -2.211  TNS Slack -164.319 
[12/04 15:21:57     90s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:21:57     90s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:21:57     90s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:21:57     90s] |  -2.211|-164.319|    0.67%|   0:00:00.0| 2645.5M|av_func_mode_max|  default| tetris[11]                          |
[12/04 15:21:57     90s] |  -1.671| -97.355|    0.67%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| score_valid                         |
[12/04 15:21:58     90s] |  -1.095| -86.468|    0.69%|   0:00:01.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:58     90s] |  -1.095| -86.468|    0.69%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:58     91s] |  -1.062| -79.173|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:21:58     91s] |  -1.062| -78.692|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:21:58     91s] |  -1.062| -78.692|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:21:58     91s] |  -1.062| -78.692|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:21:59     91s] |  -1.062| -78.553|    0.70%|   0:00:01.0| 2688.2M|av_func_mode_max|  default| tetris[53]                          |
[12/04 15:21:59     91s] |  -1.036| -78.310|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:59     91s] |  -1.036| -78.310|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:59     91s] |  -1.036| -78.310|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:59     91s] |  -1.036| -78.065|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:59     91s] |  -1.036| -78.065|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[48]                          |
[12/04 15:21:59     91s] |  -1.014| -77.590|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[51]                          |
[12/04 15:21:59     91s] |  -1.014| -77.590|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[51]                          |
[12/04 15:21:59     91s] |  -0.943| -76.943|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
[12/04 15:21:59     92s] |  -0.943| -76.808|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
[12/04 15:21:59     92s] |  -0.943| -76.808|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
[12/04 15:21:59     92s] |  -0.943| -76.808|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[57]                          |
[12/04 15:21:59     92s] |  -0.942| -76.398|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[64]                          |
[12/04 15:21:59     92s] |  -0.942| -75.818|    0.70%|   0:00:00.0| 2688.2M|av_func_mode_max|  default| tetris[64]                          |
[12/04 15:21:59     92s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:21:59     92s] 
[12/04 15:21:59     92s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2688.2M) ***
[12/04 15:21:59     92s] 
[12/04 15:21:59     92s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2688.2M) ***
[12/04 15:21:59     92s] Bottom Preferred Layer:
[12/04 15:21:59     92s]     None
[12/04 15:21:59     92s] Via Pillar Rule:
[12/04 15:21:59     92s]     None
[12/04 15:21:59     92s] ** GigaOpt Global Opt End WNS Slack -0.942  TNS Slack -75.818 
[12/04 15:21:59     92s] Total-nets :: 1675, Stn-nets :: 94, ratio :: 5.61194 %
[12/04 15:21:59     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2669.1M
[12/04 15:21:59     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.013, MEM:2626.1M
[12/04 15:21:59     92s] TotalInstCnt at PhyDesignMc Destruction: 1,573
[12/04 15:21:59     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.4
[12/04 15:21:59     92s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:01:32.5/0:14:34.8 (0.1), mem = 2626.1M
[12/04 15:21:59     92s] 
[12/04 15:21:59     92s] =============================================================================================
[12/04 15:21:59     92s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/04 15:21:59     92s] =============================================================================================
[12/04 15:21:59     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:21:59     92s] ---------------------------------------------------------------------------------------------
[12/04 15:21:59     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:59     92s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  32.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:21:59     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:59     92s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:21:59     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:21:59     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:21:59     92s] [ TransformInit          ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:21:59     92s] [ OptSingleIteration     ]     21   0:00:00.0  (   0.6 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:21:59     92s] [ OptGetWeight           ]     21   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:21:59     92s] [ OptEval                ]     21   0:00:01.5  (  37.1 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:21:59     92s] [ OptCommit              ]     21   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.3
[12/04 15:21:59     92s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:21:59     92s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 15:21:59     92s] [ IncrDelayCalc          ]     56   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.2
[12/04 15:21:59     92s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:21:59     92s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.4
[12/04 15:21:59     92s] [ SetupOptSlackGraph     ]     21   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:21:59     92s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:21:59     92s] ---------------------------------------------------------------------------------------------
[12/04 15:21:59     92s]  GlobalOpt #1 TOTAL                 0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[12/04 15:21:59     92s] ---------------------------------------------------------------------------------------------
[12/04 15:21:59     92s] 
[12/04 15:21:59     92s] End: GigaOpt Global Optimization
[12/04 15:21:59     92s] *** Timing NOT met, worst failing slack is -0.942
[12/04 15:21:59     92s] *** Check timing (0:00:00.0)
[12/04 15:21:59     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:21:59     92s] Deleting Lib Analyzer.
[12/04 15:21:59     92s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:21:59     92s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:21:59     92s] Info: 87 io nets excluded
[12/04 15:21:59     92s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:21:59     92s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=2626.1M
[12/04 15:21:59     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=2626.1M
[12/04 15:21:59     92s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:21:59     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:21:59     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=2645.2M
[12/04 15:21:59     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2645.2M
[12/04 15:21:59     92s] z: 2, totalTracks: 1
[12/04 15:21:59     92s] z: 4, totalTracks: 1
[12/04 15:21:59     92s] z: 6, totalTracks: 1
[12/04 15:21:59     92s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:21:59     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2645.2M
[12/04 15:21:59     92s] OPERPROF:     Starting CMU at level 3, MEM:2645.2M
[12/04 15:21:59     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2645.2M
[12/04 15:21:59     92s] 
[12/04 15:21:59     92s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:21:59     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2645.2M
[12/04 15:21:59     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2645.2M
[12/04 15:21:59     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2645.2M
[12/04 15:21:59     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2645.2MB).
[12/04 15:21:59     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:2645.2M
[12/04 15:22:00     92s] TotalInstCnt at PhyDesignMc Initialization: 1,573
[12/04 15:22:00     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=2645.2M
[12/04 15:22:00     92s] Begin: Area Reclaim Optimization
[12/04 15:22:00     92s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:32.6/0:14:34.9 (0.1), mem = 2645.2M
[12/04 15:22:00     92s] 
[12/04 15:22:00     92s] Creating Lib Analyzer ...
[12/04 15:22:00     92s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:22:00     92s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:22:00     92s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:22:00     92s] 
[12/04 15:22:00     92s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:01     94s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:34 mem=2647.2M
[12/04 15:22:01     94s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:34 mem=2647.2M
[12/04 15:22:01     94s] Creating Lib Analyzer, finished. 
[12/04 15:22:01     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.5
[12/04 15:22:01     94s] ### Creating RouteCongInterface, started
[12/04 15:22:01     94s] 
[12/04 15:22:01     94s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:22:01     94s] 
[12/04 15:22:01     94s] #optDebug: {0, 1.000}
[12/04 15:22:01     94s] ### Creating RouteCongInterface, finished
[12/04 15:22:01     94s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2647.2M
[12/04 15:22:01     94s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2647.2M
[12/04 15:22:01     94s] Reclaim Optimization WNS Slack -0.942  TNS Slack -75.818 Density 0.70
[12/04 15:22:01     94s] +---------+---------+--------+--------+------------+--------+
[12/04 15:22:01     94s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:22:01     94s] +---------+---------+--------+--------+------------+--------+
[12/04 15:22:01     94s] |    0.70%|        -|  -0.942| -75.818|   0:00:00.0| 2647.2M|
[12/04 15:22:01     94s] |    0.70%|        0|  -0.942| -75.818|   0:00:00.0| 2666.3M|
[12/04 15:22:01     94s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:22:01     94s] |    0.70%|        0|  -0.942| -75.818|   0:00:00.0| 2666.3M|
[12/04 15:22:02     94s] |    0.70%|       18|  -0.942| -75.818|   0:00:01.0| 2685.4M|
[12/04 15:22:02     95s] |    0.68%|      105|  -0.942| -75.733|   0:00:00.0| 2685.4M|
[12/04 15:22:03     95s] |    0.68%|       16|  -0.942| -75.733|   0:00:01.0| 2685.4M|
[12/04 15:22:03     95s] |    0.68%|        3|  -0.942| -75.733|   0:00:00.0| 2685.4M|
[12/04 15:22:03     95s] |    0.68%|        0|  -0.942| -75.733|   0:00:00.0| 2685.4M|
[12/04 15:22:03     95s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:22:03     95s] |    0.68%|        0|  -0.942| -75.733|   0:00:00.0| 2685.4M|
[12/04 15:22:03     95s] +---------+---------+--------+--------+------------+--------+
[12/04 15:22:03     95s] Reclaim Optimization End WNS Slack -0.942  TNS Slack -75.733 Density 0.68
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] ** Summary: Restruct = 0 Buffer Deletion = 15 Declone = 3 Resize = 118 **
[12/04 15:22:03     95s] --------------------------------------------------------------
[12/04 15:22:03     95s] |                                   | Total     | Sequential |
[12/04 15:22:03     95s] --------------------------------------------------------------
[12/04 15:22:03     95s] | Num insts resized                 |     107  |       2    |
[12/04 15:22:03     95s] | Num insts undone                  |       6  |       0    |
[12/04 15:22:03     95s] | Num insts Downsized               |     107  |       2    |
[12/04 15:22:03     95s] | Num insts Samesized               |       0  |       0    |
[12/04 15:22:03     95s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:22:03     95s] | Num multiple commits+uncommits    |      11  |       -    |
[12/04 15:22:03     95s] --------------------------------------------------------------
[12/04 15:22:03     95s] Bottom Preferred Layer:
[12/04 15:22:03     95s]     None
[12/04 15:22:03     95s] Via Pillar Rule:
[12/04 15:22:03     95s]     None
[12/04 15:22:03     95s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[12/04 15:22:03     95s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.5
[12/04 15:22:03     95s] *** AreaOpt #1 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:35.7/0:14:38.0 (0.1), mem = 2685.4M
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] =============================================================================================
[12/04 15:22:03     95s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/04 15:22:03     95s] =============================================================================================
[12/04 15:22:03     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:03     95s] ---------------------------------------------------------------------------------------------
[12/04 15:22:03     95s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:03     95s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  47.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:22:03     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:03     95s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:22:03     95s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:03     95s] [ OptSingleIteration     ]      8   0:00:00.1  (   1.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:22:03     95s] [ OptGetWeight           ]    153   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:03     95s] [ OptEval                ]    153   0:00:00.5  (  14.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:22:03     95s] [ OptCommit              ]    153   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:03     95s] [ IncrTimingUpdate       ]     45   0:00:00.3  (   9.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:03     95s] [ PostCommitDelayUpdate  ]    158   0:00:00.1  (   2.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:22:03     95s] [ IncrDelayCalc          ]    211   0:00:00.4  (  13.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:22:03     95s] [ MISC                   ]          0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:03     95s] ---------------------------------------------------------------------------------------------
[12/04 15:22:03     95s]  AreaOpt #1 TOTAL                   0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[12/04 15:22:03     95s] ---------------------------------------------------------------------------------------------
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] Executing incremental physical updates
[12/04 15:22:03     95s] Executing incremental physical updates
[12/04 15:22:03     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2666.3M
[12/04 15:22:03     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:2628.3M
[12/04 15:22:03     95s] TotalInstCnt at PhyDesignMc Destruction: 1,555
[12/04 15:22:03     95s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2628.27M, totSessionCpu=0:01:36).
[12/04 15:22:03     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2628.3M
[12/04 15:22:03     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2628.3M
[12/04 15:22:03     95s] **INFO: Flow update: Design is easy to close.
[12/04 15:22:03     95s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:35.8/0:14:38.1 (0.1), mem = 2628.3M
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] *** Start incrementalPlace ***
[12/04 15:22:03     95s] User Input Parameters:
[12/04 15:22:03     95s] - Congestion Driven    : On
[12/04 15:22:03     95s] - Timing Driven        : On
[12/04 15:22:03     95s] - Area-Violation Based : On
[12/04 15:22:03     95s] - Start Rollback Level : -5
[12/04 15:22:03     95s] - Legalized            : On
[12/04 15:22:03     95s] - Window Based         : Off
[12/04 15:22:03     95s] - eDen incr mode       : Off
[12/04 15:22:03     95s] - Small incr mode      : Off
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] no activity file in design. spp won't run.
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:22:03     95s] Deleting Lib Analyzer.
[12/04 15:22:03     95s] 
[12/04 15:22:03     95s] TimeStamp Deleting Cell Server End ...
[12/04 15:22:03     95s] Effort level <high> specified for reg2reg path_group
[12/04 15:22:03     95s] No Views given, use default active views for adaptive view pruning
[12/04 15:22:03     95s] SKP will enable view:
[12/04 15:22:03     95s]   av_func_mode_max
[12/04 15:22:03     95s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2628.3M
[12/04 15:22:03     95s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:2628.3M
[12/04 15:22:03     95s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2628.3M
[12/04 15:22:03     95s] Starting Early Global Route congestion estimation: mem = 2628.3M
[12/04 15:22:03     95s] (I)       Started Import and model ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Create place DB ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Import place data ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read instances and placement ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read nets ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Create route DB ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       == Non-default Options ==
[12/04 15:22:03     95s] (I)       Maximum routing layer                              : 6
[12/04 15:22:03     95s] (I)       Number of threads                                  : 1
[12/04 15:22:03     95s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:22:03     95s] (I)       Method to set GCell size                           : row
[12/04 15:22:03     95s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:22:03     95s] (I)       Started Import route data (1T) ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       ============== Pin Summary ==============
[12/04 15:22:03     95s] (I)       +-------+--------+---------+------------+
[12/04 15:22:03     95s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:22:03     95s] (I)       +-------+--------+---------+------------+
[12/04 15:22:03     95s] (I)       |     1 |   5825 |  100.00 |        Pin |
[12/04 15:22:03     95s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:22:03     95s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:22:03     95s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:22:03     95s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:22:03     95s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:22:03     95s] (I)       +-------+--------+---------+------------+
[12/04 15:22:03     95s] (I)       Use row-based GCell size
[12/04 15:22:03     95s] (I)       Use row-based GCell align
[12/04 15:22:03     95s] (I)       GCell unit size   : 5040
[12/04 15:22:03     95s] (I)       GCell multiplier  : 1
[12/04 15:22:03     95s] (I)       GCell row height  : 5040
[12/04 15:22:03     95s] (I)       Actual row height : 5040
[12/04 15:22:03     95s] (I)       GCell align ref   : 340380 341600
[12/04 15:22:03     95s] [NR-eGR] Track table information for default rule: 
[12/04 15:22:03     95s] [NR-eGR] metal1 has no routable track
[12/04 15:22:03     95s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:22:03     95s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:22:03     95s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:22:03     95s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:22:03     95s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:22:03     95s] (I)       =================== Default via ====================
[12/04 15:22:03     95s] (I)       +---+------------------+---------------------------+
[12/04 15:22:03     95s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:22:03     95s] (I)       +---+------------------+---------------------------+
[12/04 15:22:03     95s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:22:03     95s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:22:03     95s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:22:03     95s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:22:03     95s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:22:03     95s] (I)       +---+------------------+---------------------------+
[12/04 15:22:03     95s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read routing blockages ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read instance blockages ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read PG blockages ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] [NR-eGR] Read 123380 PG shapes
[12/04 15:22:03     95s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read boundary cut boxes ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:22:03     95s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:22:03     95s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:22:03     95s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:22:03     95s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:22:03     95s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read blackboxes ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:22:03     95s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read prerouted ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:22:03     95s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read unlegalized nets ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Read nets ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] [NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[12/04 15:22:03     95s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Started Set up via pillars ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       early_global_route_priority property id does not exist.
[12/04 15:22:03     95s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Model blockages into capacity
[12/04 15:22:03     95s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:22:03     95s] (I)       Started Initialize 3D capacity ( Curr Mem: 2628.27 MB )
[12/04 15:22:03     95s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:22:03     95s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:22:03     96s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:22:03     96s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:22:03     96s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:22:03     96s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       -- layer congestion ratio --
[12/04 15:22:03     96s] (I)       Layer 1 : 0.100000
[12/04 15:22:03     96s] (I)       Layer 2 : 0.700000
[12/04 15:22:03     96s] (I)       Layer 3 : 0.700000
[12/04 15:22:03     96s] (I)       Layer 4 : 0.700000
[12/04 15:22:03     96s] (I)       Layer 5 : 0.700000
[12/04 15:22:03     96s] (I)       Layer 6 : 0.700000
[12/04 15:22:03     96s] (I)       ----------------------------
[12/04 15:22:03     96s] (I)       Number of ignored nets                =      0
[12/04 15:22:03     96s] (I)       Number of connected nets              =      0
[12/04 15:22:03     96s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:22:03     96s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:22:03     96s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:22:03     96s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       Started Read aux data ( Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       Started Others data preparation ( Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:22:03     96s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       Started Create route kernel ( Curr Mem: 2632.27 MB )
[12/04 15:22:03     96s] (I)       Ndr track 0 does not exist
[12/04 15:22:03     96s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:22:03     96s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:22:03     96s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:22:03     96s] (I)       Site width          :   620  (dbu)
[12/04 15:22:03     96s] (I)       Row height          :  5040  (dbu)
[12/04 15:22:03     96s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:22:03     96s] (I)       GCell width         :  5040  (dbu)
[12/04 15:22:03     96s] (I)       GCell height        :  5040  (dbu)
[12/04 15:22:03     96s] (I)       Grid                :   661   656     6
[12/04 15:22:03     96s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:22:03     96s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:22:03     96s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:22:03     96s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:22:03     96s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:22:03     96s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:22:03     96s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:22:03     96s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:22:03     96s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:22:03     96s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:22:03     96s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:22:03     96s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:22:03     96s] (I)       --------------------------------------------------------
[12/04 15:22:03     96s] 
[12/04 15:22:03     96s] [NR-eGR] ============ Routing rule table ============
[12/04 15:22:03     96s] [NR-eGR] Rule id: 0  Nets: 1570 
[12/04 15:22:03     96s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:22:03     96s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:22:03     96s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:22:03     96s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:22:03     96s] [NR-eGR] ========================================
[12/04 15:22:03     96s] [NR-eGR] 
[12/04 15:22:03     96s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:22:03     96s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:22:03     96s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:22:03     96s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:22:03     96s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:22:03     96s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:22:03     96s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Reset routing kernel
[12/04 15:22:03     96s] (I)       Started Global Routing ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Started Initialization ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       totalPins=5651  totalGlobalPin=5403 (95.61%)
[12/04 15:22:03     96s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Started Net group 1 ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Started Generate topology ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:22:03     96s] [NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] (I)       ============  Phase 1a Route ============
[12/04 15:22:03     96s] (I)       Started Phase 1a ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Started Pattern routing (1T) ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:22:03     96s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Usage: 47034 = (23283 H, 23751 V) = (0.38% H, 0.37% V) = (1.173e+05um H, 1.197e+05um V)
[12/04 15:22:03     96s] (I)       Started Add via demand to 2D ( Curr Mem: 2656.27 MB )
[12/04 15:22:03     96s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] (I)       ============  Phase 1b Route ============
[12/04 15:22:03     96s] (I)       Started Phase 1b ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Usage: 47037 = (23284 H, 23753 V) = (0.38% H, 0.37% V) = (1.174e+05um H, 1.197e+05um V)
[12/04 15:22:03     96s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.370665e+05um
[12/04 15:22:03     96s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:22:03     96s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:22:03     96s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] (I)       ============  Phase 1c Route ============
[12/04 15:22:03     96s] (I)       Started Phase 1c ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Two level routing ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Level2 Grid: 133 x 132
[12/04 15:22:03     96s] (I)       Started Two Level Routing ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Usage: 47037 = (23284 H, 23753 V) = (0.38% H, 0.37% V) = (1.174e+05um H, 1.197e+05um V)
[12/04 15:22:03     96s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] (I)       ============  Phase 1d Route ============
[12/04 15:22:03     96s] (I)       Started Phase 1d ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Detoured routing ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Usage: 47037 = (23284 H, 23753 V) = (0.38% H, 0.37% V) = (1.174e+05um H, 1.197e+05um V)
[12/04 15:22:03     96s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] (I)       ============  Phase 1e Route ============
[12/04 15:22:03     96s] (I)       Started Phase 1e ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Route legalization ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Usage: 47037 = (23284 H, 23753 V) = (0.38% H, 0.37% V) = (1.174e+05um H, 1.197e+05um V)
[12/04 15:22:03     96s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.370665e+05um
[12/04 15:22:03     96s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] (I)       ============  Phase 1l Route ============
[12/04 15:22:03     96s] (I)       Started Phase 1l ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Layer assignment (1T) ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Net group 1 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Clean cong LA ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:22:03     96s] (I)       Layer  2:    2686440     23541         2      719167     2800337    (20.43%) 
[12/04 15:22:03     96s] (I)       Layer  3:    3009961     23018        14      780804     3115836    (20.04%) 
[12/04 15:22:03     96s] (I)       Layer  4:    3016297      2542         0      369472     3150032    (10.50%) 
[12/04 15:22:03     96s] (I)       Layer  5:    3176863       467         0      526122     3370518    (13.50%) 
[12/04 15:22:03     96s] (I)       Layer  6:     705286         0         0      135289      744586    (15.38%) 
[12/04 15:22:03     96s] (I)       Total:      12594847     49568        16     2530854    13181309    (16.11%) 
[12/04 15:22:03     96s] (I)       
[12/04 15:22:03     96s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:22:03     96s] [NR-eGR]                        OverCon            
[12/04 15:22:03     96s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:22:03     96s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:22:03     96s] [NR-eGR] ----------------------------------------------
[12/04 15:22:03     96s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR] ----------------------------------------------
[12/04 15:22:03     96s] [NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[12/04 15:22:03     96s] [NR-eGR] 
[12/04 15:22:03     96s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Started Export 3D cong map ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:22:03     96s] (I)       Started Export 2D cong map ( Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:22:03     96s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:22:03     96s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2662.90 MB )
[12/04 15:22:03     96s] Early Global Route congestion estimation runtime: 0.36 seconds, mem = 2662.9M
[12/04 15:22:03     96s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.360, REAL:0.362, MEM:2662.9M
[12/04 15:22:03     96s] OPERPROF: Starting HotSpotCal at level 1, MEM:2662.9M
[12/04 15:22:03     96s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:03     96s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:22:03     96s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:03     96s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:22:03     96s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:03     96s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:22:03     96s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:22:03     96s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2662.9M
[12/04 15:22:03     96s] 
[12/04 15:22:03     96s] === incrementalPlace Internal Loop 1 ===
[12/04 15:22:03     96s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:22:03     96s] OPERPROF: Starting IPInitSPData at level 1, MEM:2662.9M
[12/04 15:22:03     96s] z: 2, totalTracks: 1
[12/04 15:22:03     96s] z: 4, totalTracks: 1
[12/04 15:22:03     96s] z: 6, totalTracks: 1
[12/04 15:22:03     96s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:22:03     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.9M
[12/04 15:22:03     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.167, MEM:2662.9M
[12/04 15:22:03     96s] OPERPROF:   Starting post-place ADS at level 2, MEM:2662.9M
[12/04 15:22:03     96s] ADSU 0.007 -> 0.007. site 1751998.000 -> 1751998.000. GS 40.320
[12/04 15:22:03     96s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.058, MEM:2662.9M
[12/04 15:22:03     96s] OPERPROF:   Starting spMPad at level 2, MEM:2636.9M
[12/04 15:22:03     96s] OPERPROF:     Starting spContextMPad at level 3, MEM:2636.9M
[12/04 15:22:03     96s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2636.9M
[12/04 15:22:03     96s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.016, MEM:2636.9M
[12/04 15:22:03     96s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2636.9M
[12/04 15:22:03     96s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2636.9M
[12/04 15:22:03     96s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2636.9M
[12/04 15:22:03     96s] no activity file in design. spp won't run.
[12/04 15:22:03     96s] [spp] 0
[12/04 15:22:03     96s] [adp] 0:1:1:3
[12/04 15:22:03     96s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2636.9M
[12/04 15:22:03     96s] SP #FI/SF FL/PI 0/0 1555/0
[12/04 15:22:03     96s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.260, REAL:0.262, MEM:2636.9M
[12/04 15:22:03     96s] PP off. flexM 0
[12/04 15:22:03     96s] OPERPROF: Starting CDPad at level 1, MEM:2636.9M
[12/04 15:22:03     96s] 3DP is on.
[12/04 15:22:03     96s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 15:22:03     96s] design sh 0.003.
[12/04 15:22:03     96s] design sh 0.003.
[12/04 15:22:03     96s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:22:04     96s] design sh 0.002.
[12/04 15:22:04     97s] CDPadU 0.011 -> 0.008. R=0.007, N=1555, GS=5.040
[12/04 15:22:04     97s] OPERPROF: Finished CDPad at level 1, CPU:0.850, REAL:0.856, MEM:2677.2M
[12/04 15:22:04     97s] OPERPROF: Starting InitSKP at level 1, MEM:2677.2M
[12/04 15:22:04     97s] no activity file in design. spp won't run.
[12/04 15:22:04     97s] no activity file in design. spp won't run.
[12/04 15:22:04     97s] 
[12/04 15:22:04     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:22:04     97s] TLC MultiMap info (StdDelay):
[12/04 15:22:04     97s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:22:04     97s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:22:04     97s]  Setting StdDelay to: 53.6ps
[12/04 15:22:04     97s] 
[12/04 15:22:04     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:22:04     97s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:22:04     97s] OPERPROF: Finished InitSKP at level 1, CPU:0.170, REAL:0.172, MEM:2677.2M
[12/04 15:22:04     97s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 15:22:04     97s] no activity file in design. spp won't run.
[12/04 15:22:04     97s] 
[12/04 15:22:04     97s] AB Est...
[12/04 15:22:04     97s] OPERPROF: Starting npPlace at level 1, MEM:2677.2M
[12/04 15:22:05     97s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.117, MEM:2693.2M
[12/04 15:22:05     97s] Iteration  5: Skipped, with CDP Off
[12/04 15:22:05     97s] 
[12/04 15:22:05     97s] AB Est...
[12/04 15:22:05     97s] OPERPROF: Starting npPlace at level 1, MEM:2693.2M
[12/04 15:22:05     97s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.113, MEM:2693.2M
[12/04 15:22:05     97s] Iteration  6: Skipped, with CDP Off
[12/04 15:22:05     97s] 
[12/04 15:22:05     97s] AB Est...
[12/04 15:22:05     97s] OPERPROF: Starting npPlace at level 1, MEM:2693.2M
[12/04 15:22:05     97s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.114, MEM:2693.2M
[12/04 15:22:05     97s] Iteration  7: Skipped, with CDP Off
[12/04 15:22:05     97s] OPERPROF: Starting npPlace at level 1, MEM:2693.2M
[12/04 15:22:05     98s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:22:05     98s] No instances found in the vector
[12/04 15:22:05     98s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2693.2M, DRC: 0)
[12/04 15:22:05     98s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:22:05     98s] Iteration  8: Total net bbox = 2.213e+05 (1.11e+05 1.10e+05)
[12/04 15:22:05     98s]               Est.  stn bbox = 2.411e+05 (1.20e+05 1.21e+05)
[12/04 15:22:05     98s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2644.7M
[12/04 15:22:05     98s] OPERPROF: Finished npPlace at level 1, CPU:0.280, REAL:0.279, MEM:2644.7M
[12/04 15:22:05     98s] no activity file in design. spp won't run.
[12/04 15:22:05     98s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 15:22:05     98s] no activity file in design. spp won't run.
[12/04 15:22:05     98s] OPERPROF: Starting npPlace at level 1, MEM:2644.7M
[12/04 15:22:05     98s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:22:05     98s] No instances found in the vector
[12/04 15:22:05     98s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2644.7M, DRC: 0)
[12/04 15:22:05     98s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:22:06     98s] Iteration  9: Total net bbox = 2.178e+05 (1.10e+05 1.08e+05)
[12/04 15:22:06     98s]               Est.  stn bbox = 2.370e+05 (1.19e+05 1.18e+05)
[12/04 15:22:06     98s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2644.7M
[12/04 15:22:06     98s] OPERPROF: Finished npPlace at level 1, CPU:0.460, REAL:0.461, MEM:2644.7M
[12/04 15:22:06     98s] no activity file in design. spp won't run.
[12/04 15:22:06     98s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 15:22:06     98s] no activity file in design. spp won't run.
[12/04 15:22:06     98s] OPERPROF: Starting npPlace at level 1, MEM:2644.7M
[12/04 15:22:06     98s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:22:06     98s] No instances found in the vector
[12/04 15:22:06     98s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2644.7M, DRC: 0)
[12/04 15:22:06     98s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:22:06     98s] Starting Early Global Route supply map. mem = 2644.7M
[12/04 15:22:06     99s] Finished Early Global Route supply map. mem = 2696.3M
[12/04 15:22:08    100s] Iteration 10: Total net bbox = 2.178e+05 (1.09e+05 1.09e+05)
[12/04 15:22:08    100s]               Est.  stn bbox = 2.371e+05 (1.18e+05 1.19e+05)
[12/04 15:22:08    100s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 2680.4M
[12/04 15:22:08    100s] OPERPROF: Finished npPlace at level 1, CPU:2.100, REAL:2.109, MEM:2680.4M
[12/04 15:22:08    100s] no activity file in design. spp won't run.
[12/04 15:22:08    100s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 15:22:08    100s] no activity file in design. spp won't run.
[12/04 15:22:08    100s] OPERPROF: Starting npPlace at level 1, MEM:2680.4M
[12/04 15:22:08    100s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:22:08    100s] No instances found in the vector
[12/04 15:22:08    100s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2680.4M, DRC: 0)
[12/04 15:22:08    100s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:22:21    113s] Iteration 11: Total net bbox = 2.201e+05 (1.11e+05 1.09e+05)
[12/04 15:22:21    113s]               Est.  stn bbox = 2.394e+05 (1.20e+05 1.20e+05)
[12/04 15:22:21    113s]               cpu = 0:00:13.1 real = 0:00:13.0 mem = 2806.7M
[12/04 15:22:21    113s] OPERPROF: Finished npPlace at level 1, CPU:13.200, REAL:13.226, MEM:2806.7M
[12/04 15:22:21    113s] no activity file in design. spp won't run.
[12/04 15:22:21    113s] NP #FI/FS/SF FL/PI: 0/124/0 1555/0
[12/04 15:22:21    113s] no activity file in design. spp won't run.
[12/04 15:22:21    114s] OPERPROF: Starting npPlace at level 1, MEM:2806.7M
[12/04 15:22:21    114s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:22:21    114s] No instances found in the vector
[12/04 15:22:21    114s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2806.7M, DRC: 0)
[12/04 15:22:21    114s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:22:23    115s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.014, MEM:2684.7M
[12/04 15:22:23    115s] Iteration 12: Total net bbox = 2.222e+05 (1.12e+05 1.11e+05)
[12/04 15:22:23    115s]               Est.  stn bbox = 2.416e+05 (1.21e+05 1.21e+05)
[12/04 15:22:23    115s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2672.7M
[12/04 15:22:23    115s] OPERPROF: Finished npPlace at level 1, CPU:1.810, REAL:1.821, MEM:2672.7M
[12/04 15:22:23    115s] Move report: Timing Driven Placement moves 1555 insts, mean move: 12.98 um, max move: 73.48 um 
[12/04 15:22:23    115s] 	Max move on inst (FE_OFC164_C_tetris_18): (1926.96, 1878.80) --> (1935.33, 1813.69)
[12/04 15:22:23    115s] no activity file in design. spp won't run.
[12/04 15:22:23    115s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.030, REAL:0.034, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2672.7M
[12/04 15:22:23    115s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:22:23    115s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.060, REAL:0.054, MEM:2672.7M
[12/04 15:22:23    115s] 
[12/04 15:22:23    115s] Finished Incremental Placement (cpu=0:00:19.6, real=0:00:20.0, mem=2672.7M)
[12/04 15:22:23    115s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:22:23    115s] Type 'man IMPSP-9025' for more detail.
[12/04 15:22:23    115s] CongRepair sets shifter mode to gplace
[12/04 15:22:23    115s] TDRefine: refinePlace mode is spiral
[12/04 15:22:23    115s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2672.7M
[12/04 15:22:23    115s] z: 2, totalTracks: 1
[12/04 15:22:23    115s] z: 4, totalTracks: 1
[12/04 15:22:23    115s] z: 6, totalTracks: 1
[12/04 15:22:23    115s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:22:23    115s] All LLGs are deleted
[12/04 15:22:23    115s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2672.7M
[12/04 15:22:23    115s] Core basic site is core_5040
[12/04 15:22:23    115s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.009, MEM:2672.7M
[12/04 15:22:23    115s] Fast DP-INIT is on for default
[12/04 15:22:23    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:22:23    115s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.032, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:         Starting CMU at level 5, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2672.7M
[12/04 15:22:23    115s] 
[12/04 15:22:23    115s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:23    115s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.040, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2672.7M
[12/04 15:22:23    115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2672.7MB).
[12/04 15:22:23    115s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.043, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.043, MEM:2672.7M
[12/04 15:22:23    115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.2
[12/04 15:22:23    115s] OPERPROF:   Starting RefinePlace at level 2, MEM:2672.7M
[12/04 15:22:23    115s] *** Starting refinePlace (0:01:56 mem=2672.7M) ***
[12/04 15:22:23    115s] Total net bbox length = 2.233e+05 (1.125e+05 1.108e+05) (ext = 1.561e+05)
[12/04 15:22:23    115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:23    115s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2672.7M
[12/04 15:22:23    115s] Starting refinePlace ...
[12/04 15:22:23    115s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:22:23    115s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2672.7MB) @(0:01:56 - 0:01:56).
[12/04 15:22:23    115s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:23    115s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:22:23    115s] Placement tweakage begins.
[12/04 15:22:23    115s] wire length = 2.389e+05
[12/04 15:22:23    115s] wire length = 2.359e+05
[12/04 15:22:23    115s] Placement tweakage ends.
[12/04 15:22:23    115s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:23    115s] 
[12/04 15:22:23    115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:22:23    115s] Move report: legalization moves 1555 insts, mean move: 2.95 um, max move: 18.36 um spiral
[12/04 15:22:23    115s] 	Max move on inst (CORE/U1522): (1699.86, 1853.30) --> (1696.32, 1838.48)
[12/04 15:22:23    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2672.7MB) @(0:01:56 - 0:01:56).
[12/04 15:22:23    115s] Move report: Detail placement moves 1555 insts, mean move: 2.95 um, max move: 18.36 um 
[12/04 15:22:23    115s] 	Max move on inst (CORE/U1522): (1699.86, 1853.30) --> (1696.32, 1838.48)
[12/04 15:22:23    115s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2672.7MB
[12/04 15:22:23    115s] Statistics of distance of Instance movement in refine placement:
[12/04 15:22:23    115s]   maximum (X+Y) =        18.36 um
[12/04 15:22:23    115s]   inst (CORE/U1522) with max move: (1699.86, 1853.3) -> (1696.32, 1838.48)
[12/04 15:22:23    115s]   mean    (X+Y) =         2.95 um
[12/04 15:22:23    115s] Summary Report:
[12/04 15:22:23    115s] Instances move: 1555 (out of 1555 movable)
[12/04 15:22:23    115s] Instances flipped: 0
[12/04 15:22:23    115s] Mean displacement: 2.95 um
[12/04 15:22:23    115s] Max displacement: 18.36 um (Instance: CORE/U1522) (1699.86, 1853.3) -> (1696.32, 1838.48)
[12/04 15:22:23    115s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[12/04 15:22:23    115s] 	Violation at original loc: Placement Blockage Violation
[12/04 15:22:23    115s] Total instances moved : 1555
[12/04 15:22:23    115s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.055, MEM:2672.7M
[12/04 15:22:23    115s] Total net bbox length = 2.209e+05 (1.100e+05 1.109e+05) (ext = 1.561e+05)
[12/04 15:22:23    115s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2672.7MB
[12/04 15:22:23    115s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2672.7MB) @(0:01:56 - 0:01:56).
[12/04 15:22:23    115s] *** Finished refinePlace (0:01:56 mem=2672.7M) ***
[12/04 15:22:23    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.2
[12/04 15:22:23    115s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.060, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2672.7M
[12/04 15:22:23    115s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:2652.7M
[12/04 15:22:23    115s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.109, MEM:2652.7M
[12/04 15:22:23    115s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2652.7M
[12/04 15:22:23    115s] Starting Early Global Route congestion estimation: mem = 2652.7M
[12/04 15:22:23    115s] (I)       Started Import and model ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Create place DB ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Import place data ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Read instances and placement ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Read nets ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Create route DB ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       == Non-default Options ==
[12/04 15:22:23    115s] (I)       Maximum routing layer                              : 6
[12/04 15:22:23    115s] (I)       Number of threads                                  : 1
[12/04 15:22:23    115s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:22:23    115s] (I)       Method to set GCell size                           : row
[12/04 15:22:23    115s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:22:23    115s] (I)       Started Import route data (1T) ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       ============== Pin Summary ==============
[12/04 15:22:23    115s] (I)       +-------+--------+---------+------------+
[12/04 15:22:23    115s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:22:23    115s] (I)       +-------+--------+---------+------------+
[12/04 15:22:23    115s] (I)       |     1 |   5825 |  100.00 |        Pin |
[12/04 15:22:23    115s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:22:23    115s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:22:23    115s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:22:23    115s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:22:23    115s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:22:23    115s] (I)       +-------+--------+---------+------------+
[12/04 15:22:23    115s] (I)       Use row-based GCell size
[12/04 15:22:23    115s] (I)       Use row-based GCell align
[12/04 15:22:23    115s] (I)       GCell unit size   : 5040
[12/04 15:22:23    115s] (I)       GCell multiplier  : 1
[12/04 15:22:23    115s] (I)       GCell row height  : 5040
[12/04 15:22:23    115s] (I)       Actual row height : 5040
[12/04 15:22:23    115s] (I)       GCell align ref   : 340380 341600
[12/04 15:22:23    115s] [NR-eGR] Track table information for default rule: 
[12/04 15:22:23    115s] [NR-eGR] metal1 has no routable track
[12/04 15:22:23    115s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:22:23    115s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:22:23    115s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:22:23    115s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:22:23    115s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:22:23    115s] (I)       =================== Default via ====================
[12/04 15:22:23    115s] (I)       +---+------------------+---------------------------+
[12/04 15:22:23    115s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:22:23    115s] (I)       +---+------------------+---------------------------+
[12/04 15:22:23    115s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:22:23    115s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:22:23    115s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:22:23    115s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:22:23    115s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:22:23    115s] (I)       +---+------------------+---------------------------+
[12/04 15:22:23    115s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Read routing blockages ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Read instance blockages ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    115s] (I)       Started Read PG blockages ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Read 123380 PG shapes
[12/04 15:22:23    116s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Read boundary cut boxes ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:22:23    116s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:22:23    116s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:22:23    116s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:22:23    116s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:22:23    116s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Read blackboxes ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:22:23    116s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Read prerouted ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:22:23    116s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Read unlegalized nets ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Read nets ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Read numTotalNets=1657  numIgnoredNets=0
[12/04 15:22:23    116s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Set up via pillars ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Finished Set up via pillars ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       early_global_route_priority property id does not exist.
[12/04 15:22:23    116s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Model blockages into capacity
[12/04 15:22:23    116s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:22:23    116s] (I)       Started Initialize 3D capacity ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:22:23    116s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:22:23    116s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:22:23    116s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:22:23    116s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:22:23    116s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       -- layer congestion ratio --
[12/04 15:22:23    116s] (I)       Layer 1 : 0.100000
[12/04 15:22:23    116s] (I)       Layer 2 : 0.700000
[12/04 15:22:23    116s] (I)       Layer 3 : 0.700000
[12/04 15:22:23    116s] (I)       Layer 4 : 0.700000
[12/04 15:22:23    116s] (I)       Layer 5 : 0.700000
[12/04 15:22:23    116s] (I)       Layer 6 : 0.700000
[12/04 15:22:23    116s] (I)       ----------------------------
[12/04 15:22:23    116s] (I)       Number of ignored nets                =      0
[12/04 15:22:23    116s] (I)       Number of connected nets              =      0
[12/04 15:22:23    116s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:22:23    116s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:22:23    116s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:22:23    116s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Read aux data ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Others data preparation ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:22:23    116s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Started Create route kernel ( Curr Mem: 2652.73 MB )
[12/04 15:22:23    116s] (I)       Ndr track 0 does not exist
[12/04 15:22:23    116s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:22:23    116s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:22:23    116s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:22:23    116s] (I)       Site width          :   620  (dbu)
[12/04 15:22:23    116s] (I)       Row height          :  5040  (dbu)
[12/04 15:22:23    116s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:22:23    116s] (I)       GCell width         :  5040  (dbu)
[12/04 15:22:23    116s] (I)       GCell height        :  5040  (dbu)
[12/04 15:22:23    116s] (I)       Grid                :   661   656     6
[12/04 15:22:23    116s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:22:23    116s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:22:23    116s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:22:23    116s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:22:23    116s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:22:23    116s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:22:23    116s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:22:23    116s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:22:23    116s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:22:23    116s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:22:23    116s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:22:23    116s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:22:23    116s] (I)       --------------------------------------------------------
[12/04 15:22:23    116s] 
[12/04 15:22:23    116s] [NR-eGR] ============ Routing rule table ============
[12/04 15:22:23    116s] [NR-eGR] Rule id: 0  Nets: 1570 
[12/04 15:22:23    116s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:22:23    116s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:22:23    116s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:22:23    116s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:22:23    116s] [NR-eGR] ========================================
[12/04 15:22:23    116s] [NR-eGR] 
[12/04 15:22:23    116s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:22:23    116s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:22:23    116s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:22:23    116s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:22:23    116s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:22:23    116s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:22:23    116s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Reset routing kernel
[12/04 15:22:23    116s] (I)       Started Global Routing ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Started Initialization ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       totalPins=5651  totalGlobalPin=5463 (96.67%)
[12/04 15:22:23    116s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Started Net group 1 ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Started Generate topology ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:22:23    116s] [NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 6]
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] (I)       ============  Phase 1a Route ============
[12/04 15:22:23    116s] (I)       Started Phase 1a ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Started Pattern routing (1T) ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:22:23    116s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Usage: 46193 = (22905 H, 23288 V) = (0.37% H, 0.36% V) = (1.154e+05um H, 1.174e+05um V)
[12/04 15:22:23    116s] (I)       Started Add via demand to 2D ( Curr Mem: 2670.10 MB )
[12/04 15:22:23    116s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] (I)       ============  Phase 1b Route ============
[12/04 15:22:23    116s] (I)       Started Phase 1b ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Usage: 46193 = (22905 H, 23288 V) = (0.37% H, 0.36% V) = (1.154e+05um H, 1.174e+05um V)
[12/04 15:22:23    116s] (I)       Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.328127e+05um
[12/04 15:22:23    116s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:22:23    116s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:22:23    116s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] (I)       ============  Phase 1c Route ============
[12/04 15:22:23    116s] (I)       Started Phase 1c ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Two level routing ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Level2 Grid: 133 x 132
[12/04 15:22:23    116s] (I)       Started Two Level Routing ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Usage: 46193 = (22905 H, 23288 V) = (0.37% H, 0.36% V) = (1.154e+05um H, 1.174e+05um V)
[12/04 15:22:23    116s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] (I)       ============  Phase 1d Route ============
[12/04 15:22:23    116s] (I)       Started Phase 1d ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Detoured routing ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Usage: 46193 = (22905 H, 23288 V) = (0.37% H, 0.36% V) = (1.154e+05um H, 1.174e+05um V)
[12/04 15:22:23    116s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] (I)       ============  Phase 1e Route ============
[12/04 15:22:23    116s] (I)       Started Phase 1e ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Route legalization ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Usage: 46193 = (22905 H, 23288 V) = (0.37% H, 0.36% V) = (1.154e+05um H, 1.174e+05um V)
[12/04 15:22:23    116s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.328127e+05um
[12/04 15:22:23    116s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] (I)       ============  Phase 1l Route ============
[12/04 15:22:23    116s] (I)       Started Phase 1l ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Layer assignment (1T) ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Net group 1 ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Clean cong LA ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:22:23    116s] (I)       Layer  2:    2686440     23292         4      719167     2800337    (20.43%) 
[12/04 15:22:23    116s] (I)       Layer  3:    3009961     22574        11      780804     3115836    (20.04%) 
[12/04 15:22:23    116s] (I)       Layer  4:    3016297      2405         0      369472     3150032    (10.50%) 
[12/04 15:22:23    116s] (I)       Layer  5:    3176863       615         0      526122     3370518    (13.50%) 
[12/04 15:22:23    116s] (I)       Layer  6:     705286         9         0      135289      744586    (15.38%) 
[12/04 15:22:23    116s] (I)       Total:      12594847     48895        15     2530854    13181309    (16.11%) 
[12/04 15:22:23    116s] (I)       
[12/04 15:22:23    116s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:22:23    116s] [NR-eGR]                        OverCon            
[12/04 15:22:23    116s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:22:23    116s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:22:23    116s] [NR-eGR] ----------------------------------------------
[12/04 15:22:23    116s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR]  metal3  (3)        11( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR] ----------------------------------------------
[12/04 15:22:23    116s] [NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[12/04 15:22:23    116s] [NR-eGR] 
[12/04 15:22:23    116s] (I)       Finished Global Routing ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Export 3D cong map ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:22:23    116s] (I)       Started Export 2D cong map ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:22:23    116s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:22:23    116s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2676.7M
[12/04 15:22:23    116s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.350, REAL:0.354, MEM:2676.7M
[12/04 15:22:23    116s] OPERPROF: Starting HotSpotCal at level 1, MEM:2676.7M
[12/04 15:22:23    116s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:23    116s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:22:23    116s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:23    116s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:22:23    116s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:23    116s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:22:23    116s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:22:23    116s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2676.7M
[12/04 15:22:23    116s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2676.7M
[12/04 15:22:23    116s] Starting Early Global Route wiring: mem = 2676.7M
[12/04 15:22:23    116s] (I)       ============= Track Assignment ============
[12/04 15:22:23    116s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Track Assignment (1T) ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:22:23    116s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Run Multi-thread track assignment
[12/04 15:22:23    116s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Export ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Started Export DB wires ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Started Export all nets ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Started Set wire vias ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:22:23    116s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5651
[12/04 15:22:23    116s] [NR-eGR] metal2  (2V) length: 1.077398e+05um, number of vias: 8003
[12/04 15:22:23    116s] [NR-eGR] metal3  (3H) length: 1.131664e+05um, number of vias: 825
[12/04 15:22:23    116s] [NR-eGR] metal4  (4V) length: 1.185515e+04um, number of vias: 162
[12/04 15:22:23    116s] [NR-eGR] metal5  (5H) length: 3.122030e+03um, number of vias: 5
[12/04 15:22:23    116s] [NR-eGR] metal6  (6V) length: 4.536000e+01um, number of vias: 0
[12/04 15:22:23    116s] [NR-eGR] Total length: 2.359287e+05um, number of vias: 14646
[12/04 15:22:23    116s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:22:23    116s] [NR-eGR] Total eGR-routed clock nets wire length: 5.168930e+03um 
[12/04 15:22:23    116s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:22:23    116s] (I)       Started Update net boxes ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Update timing ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Started Postprocess design ( Curr Mem: 2676.73 MB )
[12/04 15:22:23    116s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2657.73 MB )
[12/04 15:22:23    116s] Early Global Route wiring runtime: 0.11 seconds, mem = 2657.7M
[12/04 15:22:23    116s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.111, MEM:2657.7M
[12/04 15:22:23    116s] 0 delay mode for cte disabled.
[12/04 15:22:23    116s] SKP cleared!
[12/04 15:22:23    116s] 
[12/04 15:22:23    116s] *** Finished incrementalPlace (cpu=0:00:20.7, real=0:00:20.0)***
[12/04 15:22:23    116s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2657.7M
[12/04 15:22:23    116s] All LLGs are deleted
[12/04 15:22:23    116s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2657.7M
[12/04 15:22:23    116s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2657.7M
[12/04 15:22:23    116s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:2643.7M
[12/04 15:22:23    116s] Start to check current routing status for nets...
[12/04 15:22:23    116s] All nets are already routed correctly.
[12/04 15:22:23    116s] End to check current routing status for nets (mem=2643.7M)
[12/04 15:22:23    116s] 
[12/04 15:22:23    116s] Creating Lib Analyzer ...
[12/04 15:22:23    116s] 
[12/04 15:22:23    116s] Trim Metal Layers:
[12/04 15:22:23    116s] LayerId::1 widthSet size::4
[12/04 15:22:23    116s] LayerId::2 widthSet size::4
[12/04 15:22:23    116s] LayerId::3 widthSet size::4
[12/04 15:22:23    116s] LayerId::4 widthSet size::4
[12/04 15:22:23    116s] LayerId::5 widthSet size::4
[12/04 15:22:23    116s] LayerId::6 widthSet size::2
[12/04 15:22:23    116s] Updating RC grid for preRoute extraction ...
[12/04 15:22:23    116s] eee: pegSigSF::1.070000
[12/04 15:22:23    116s] Initializing multi-corner capacitance tables ... 
[12/04 15:22:23    116s] Initializing multi-corner resistance tables ...
[12/04 15:22:23    116s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:22:23    116s] eee: l::2 avDens::0.032331 usedTrk::5085.513491 availTrk::157293.718474 sigTrk::5085.513491
[12/04 15:22:23    116s] eee: l::3 avDens::0.033520 usedTrk::5233.797026 availTrk::156138.047068 sigTrk::5233.797026
[12/04 15:22:23    116s] eee: l::4 avDens::0.068399 usedTrk::265.500595 availTrk::3881.647658 sigTrk::265.500595
[12/04 15:22:23    116s] eee: l::5 avDens::0.001716 usedTrk::310.992666 availTrk::181216.134290 sigTrk::310.992666
[12/04 15:22:23    116s] eee: l::6 avDens::0.005809 usedTrk::260.248024 availTrk::44804.355896 sigTrk::260.248024
[12/04 15:22:24    116s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:24    116s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275214 ; uaWl: 1.000000 ; uaWlH: 0.063674 ; aWlH: 0.000000 ; Pmax: 0.814700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/04 15:22:24    116s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:22:24    116s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:22:24    116s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:22:24    116s] 
[12/04 15:22:24    116s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:25    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=2649.7M
[12/04 15:22:25    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=2649.7M
[12/04 15:22:25    118s] Creating Lib Analyzer, finished. 
[12/04 15:22:25    118s] Extraction called for design 'CHIP' of instances=1679 and nets=1662 using extraction engine 'preRoute' .
[12/04 15:22:25    118s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:22:25    118s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:22:25    118s] PreRoute RC Extraction called for design CHIP.
[12/04 15:22:25    118s] RC Extraction called in multi-corner(1) mode.
[12/04 15:22:25    118s] RCMode: PreRoute
[12/04 15:22:25    118s]       RC Corner Indexes            0   
[12/04 15:22:25    118s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:22:25    118s] Resistance Scaling Factor    : 1.00000 
[12/04 15:22:25    118s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:22:25    118s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:22:25    118s] Shrink Factor                : 1.00000
[12/04 15:22:25    118s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:22:25    118s] Using capacitance table file ...
[12/04 15:22:25    118s] 
[12/04 15:22:25    118s] Trim Metal Layers:
[12/04 15:22:25    118s] LayerId::1 widthSet size::4
[12/04 15:22:25    118s] LayerId::2 widthSet size::4
[12/04 15:22:25    118s] LayerId::3 widthSet size::4
[12/04 15:22:25    118s] LayerId::4 widthSet size::4
[12/04 15:22:25    118s] LayerId::5 widthSet size::4
[12/04 15:22:25    118s] LayerId::6 widthSet size::2
[12/04 15:22:25    118s] Updating RC grid for preRoute extraction ...
[12/04 15:22:25    118s] eee: pegSigSF::1.070000
[12/04 15:22:25    118s] Initializing multi-corner capacitance tables ... 
[12/04 15:22:25    118s] Initializing multi-corner resistance tables ...
[12/04 15:22:25    118s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:22:25    118s] eee: l::2 avDens::0.032331 usedTrk::5085.513491 availTrk::157293.718474 sigTrk::5085.513491
[12/04 15:22:25    118s] eee: l::3 avDens::0.033520 usedTrk::5233.797026 availTrk::156138.047068 sigTrk::5233.797026
[12/04 15:22:25    118s] eee: l::4 avDens::0.068399 usedTrk::265.500595 availTrk::3881.647658 sigTrk::265.500595
[12/04 15:22:25    118s] eee: l::5 avDens::0.001716 usedTrk::310.992666 availTrk::181216.134290 sigTrk::310.992666
[12/04 15:22:25    118s] eee: l::6 avDens::0.005809 usedTrk::260.248024 availTrk::44804.355896 sigTrk::260.248024
[12/04 15:22:25    118s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:25    118s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275214 ; uaWl: 1.000000 ; uaWlH: 0.063674 ; aWlH: 0.000000 ; Pmax: 0.814700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/04 15:22:25    118s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2649.742M)
[12/04 15:22:25    118s] Compute RC Scale Done ...
[12/04 15:22:25    118s] **optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1753.2M, totSessionCpu=0:01:58 **
[12/04 15:22:25    118s] #################################################################################
[12/04 15:22:25    118s] # Design Stage: PreRoute
[12/04 15:22:25    118s] # Design Name: CHIP
[12/04 15:22:25    118s] # Design Mode: 90nm
[12/04 15:22:25    118s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:22:25    118s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:22:25    118s] # Signoff Settings: SI Off 
[12/04 15:22:25    118s] #################################################################################
[12/04 15:22:25    118s] Calculate delays in Single mode...
[12/04 15:22:25    118s] Topological Sorting (REAL = 0:00:00.0, MEM = 2657.3M, InitMEM = 2657.3M)
[12/04 15:22:25    118s] Start delay calculation (fullDC) (1 T). (MEM=2657.28)
[12/04 15:22:25    118s] End AAE Lib Interpolated Model. (MEM=2657.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:22:25    118s] Total number of fetched objects 1673
[12/04 15:22:26    118s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[12/04 15:22:26    118s] End delay calculation. (MEM=2665.7 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:22:26    118s] End delay calculation (fullDC). (MEM=2665.7 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:22:26    118s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2665.7M) ***
[12/04 15:22:26    118s] *** IncrReplace #1 [finish] : cpu/real = 0:00:22.8/0:00:22.8 (1.0), totSession cpu/real = 0:01:58.6/0:15:00.9 (0.1), mem = 2665.7M
[12/04 15:22:26    118s] 
[12/04 15:22:26    118s] =============================================================================================
[12/04 15:22:26    118s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 15:22:26    118s] =============================================================================================
[12/04 15:22:26    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:26    118s] ---------------------------------------------------------------------------------------------
[12/04 15:22:26    118s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:26    118s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:26    118s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:26    118s] [ LibAnalyzerInit        ]      1   0:00:01.5  (   6.5 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:22:26    118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:26    118s] [ MISC                   ]          0:00:20.9  (  91.6 % )     0:00:20.9 /  0:00:20.9    1.0
[12/04 15:22:26    118s] ---------------------------------------------------------------------------------------------
[12/04 15:22:26    118s]  IncrReplace #1 TOTAL               0:00:22.8  ( 100.0 % )     0:00:22.8 /  0:00:22.8    1.0
[12/04 15:22:26    118s] ---------------------------------------------------------------------------------------------
[12/04 15:22:26    118s] 
[12/04 15:22:26    118s] *** Timing NOT met, worst failing slack is -0.947
[12/04 15:22:26    118s] *** Check timing (0:00:00.0)
[12/04 15:22:26    118s] Deleting Lib Analyzer.
[12/04 15:22:26    118s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:22:26    118s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:22:26    118s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:26    118s] Info: 87 io nets excluded
[12/04 15:22:26    118s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:22:26    118s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:01:58.7/0:15:01.0 (0.1), mem = 2681.7M
[12/04 15:22:26    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.6
[12/04 15:22:26    118s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:22:26    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=2681.7M
[12/04 15:22:26    118s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:22:26    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:2681.7M
[12/04 15:22:26    118s] z: 2, totalTracks: 1
[12/04 15:22:26    118s] z: 4, totalTracks: 1
[12/04 15:22:26    118s] z: 6, totalTracks: 1
[12/04 15:22:26    118s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:22:26    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2681.7M
[12/04 15:22:26    118s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2681.7M
[12/04 15:22:26    118s] Core basic site is core_5040
[12/04 15:22:26    118s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2681.7M
[12/04 15:22:26    118s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2681.7M
[12/04 15:22:26    118s] Fast DP-INIT is on for default
[12/04 15:22:26    118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:22:26    118s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2681.7M
[12/04 15:22:26    118s] OPERPROF:     Starting CMU at level 3, MEM:2681.7M
[12/04 15:22:26    118s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2681.7M
[12/04 15:22:26    118s] 
[12/04 15:22:26    118s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:26    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2681.7M
[12/04 15:22:26    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2681.7M
[12/04 15:22:26    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2681.7M
[12/04 15:22:26    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2681.7MB).
[12/04 15:22:26    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.037, MEM:2681.7M
[12/04 15:22:26    118s] TotalInstCnt at PhyDesignMc Initialization: 1,555
[12/04 15:22:26    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=2681.7M
[12/04 15:22:26    118s] ### Creating RouteCongInterface, started
[12/04 15:22:26    118s] 
[12/04 15:22:26    118s] Creating Lib Analyzer ...
[12/04 15:22:26    118s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:22:26    118s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:22:26    118s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:22:26    118s] 
[12/04 15:22:26    118s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:27    120s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=2681.7M
[12/04 15:22:27    120s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=2681.7M
[12/04 15:22:27    120s] Creating Lib Analyzer, finished. 
[12/04 15:22:27    120s] 
[12/04 15:22:27    120s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:22:27    120s] 
[12/04 15:22:27    120s] #optDebug: {0, 1.000}
[12/04 15:22:27    120s] ### Creating RouteCongInterface, finished
[12/04 15:22:27    120s] {MG  {5 0 43.8 0.818622} }
[12/04 15:22:27    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=2681.7M
[12/04 15:22:27    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=2681.7M
[12/04 15:22:27    120s] *info: 87 io nets excluded
[12/04 15:22:27    120s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:27    120s] *info: 2 clock nets excluded
[12/04 15:22:27    120s] *info: 3 no-driver nets excluded.
[12/04 15:22:28    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.1
[12/04 15:22:28    120s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:22:28    120s] ** GigaOpt Optimizer WNS Slack -0.947 TNS Slack -75.521 Density 0.68
[12/04 15:22:28    120s] Optimizer WNS Pass 0
[12/04 15:22:28    120s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.947|-75.491|
|reg2reg   |-0.015| -0.030|
|HEPG      |-0.015| -0.030|
|All Paths |-0.947|-75.521|
+----------+------+-------+

[12/04 15:22:28    120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2716.8M
[12/04 15:22:28    120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2716.8M
[12/04 15:22:28    120s] Active Path Group: reg2reg  
[12/04 15:22:28    120s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:28    120s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:22:28    120s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:28    120s] |  -0.015|   -0.947|  -0.030|  -75.521|    0.68%|   0:00:00.0| 2716.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_2_/D      |
[12/04 15:22:28    121s] |   0.015|   -0.947|   0.000|  -75.491|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/tetris_reg_68_/D               |
[12/04 15:22:29    121s] |   0.033|   -0.947|   0.000|  -75.491|    0.68%|   0:00:01.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:22:30    122s] |   0.053|   -0.947|   0.000|  -75.491|    0.68%|   0:00:01.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:22:32    124s] |   0.061|   -0.947|   0.000|  -75.491|    0.68%|   0:00:02.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:22:32    124s] |   0.061|   -0.947|   0.000|  -75.491|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:22:32    124s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:32    124s] 
[12/04 15:22:32    124s] *** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=2724.8M) ***
[12/04 15:22:32    124s] Active Path Group: default 
[12/04 15:22:32    124s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:32    124s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:22:32    124s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:32    124s] |  -0.947|   -0.947| -75.491|  -75.491|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[64]                          |
[12/04 15:22:32    124s] |  -0.919|   -0.919| -74.341|  -74.341|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| score[0]                            |
[12/04 15:22:32    124s] |  -0.891|   -0.891| -73.600|  -73.600|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[70]                          |
[12/04 15:22:32    125s] |  -0.883|   -0.883| -73.136|  -73.136|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:32    125s] |  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:32    125s] |  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2724.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:32    125s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:32    125s] 
[12/04 15:22:32    125s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:00.0 mem=2724.8M) ***
[12/04 15:22:32    125s] 
[12/04 15:22:32    125s] *** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:04.0 mem=2724.8M) ***
[12/04 15:22:32    125s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

[12/04 15:22:32    125s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -72.870 Density 0.68
[12/04 15:22:32    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.1
[12/04 15:22:32    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2724.8M
[12/04 15:22:32    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:2716.8M
[12/04 15:22:32    125s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2716.8M
[12/04 15:22:32    125s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:       Starting CMU at level 4, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.035, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.036, MEM:2716.8M
[12/04 15:22:33    125s] TDRefine: refinePlace mode is spiral
[12/04 15:22:33    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.3
[12/04 15:22:33    125s] OPERPROF: Starting RefinePlace at level 1, MEM:2716.8M
[12/04 15:22:33    125s] *** Starting refinePlace (0:02:06 mem=2716.8M) ***
[12/04 15:22:33    125s] Total net bbox length = 2.209e+05 (1.099e+05 1.109e+05) (ext = 1.550e+05)
[12/04 15:22:33    125s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:33    125s] 
[12/04 15:22:33    125s] Starting Small incrNP...
[12/04 15:22:33    125s] User Input Parameters:
[12/04 15:22:33    125s] - Congestion Driven    : Off
[12/04 15:22:33    125s] - Timing Driven        : Off
[12/04 15:22:33    125s] - Area-Violation Based : Off
[12/04 15:22:33    125s] - Start Rollback Level : -5
[12/04 15:22:33    125s] - Legalized            : On
[12/04 15:22:33    125s] - Window Based         : Off
[12/04 15:22:33    125s] - eDen incr mode       : Off
[12/04 15:22:33    125s] - Small incr mode      : On
[12/04 15:22:33    125s] 
[12/04 15:22:33    125s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:2716.8M
[12/04 15:22:33    125s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:22:33    125s] Density distribution unevenness ratio = 98.138%
[12/04 15:22:33    125s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.014, MEM:2716.8M
[12/04 15:22:33    125s] cost 0.765432, thresh 1.000000
[12/04 15:22:33    125s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2716.8M)
[12/04 15:22:33    125s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:22:33    125s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2716.8M
[12/04 15:22:33    125s] Starting refinePlace ...
[12/04 15:22:33    125s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:22:33    125s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:22:33    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2716.8MB) @(0:02:06 - 0:02:06).
[12/04 15:22:33    125s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:33    125s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:33    125s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2716.8MB
[12/04 15:22:33    125s] Statistics of distance of Instance movement in refine placement:
[12/04 15:22:33    125s]   maximum (X+Y) =         0.00 um
[12/04 15:22:33    125s]   mean    (X+Y) =         0.00 um
[12/04 15:22:33    125s] Summary Report:
[12/04 15:22:33    125s] Instances move: 0 (out of 1544 movable)
[12/04 15:22:33    125s] Instances flipped: 0
[12/04 15:22:33    125s] Mean displacement: 0.00 um
[12/04 15:22:33    125s] Max displacement: 0.00 um 
[12/04 15:22:33    125s] Total instances moved : 0
[12/04 15:22:33    125s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.014, MEM:2716.8M
[12/04 15:22:33    125s] Total net bbox length = 2.209e+05 (1.099e+05 1.109e+05) (ext = 1.550e+05)
[12/04 15:22:33    125s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2716.8MB
[12/04 15:22:33    125s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2716.8MB) @(0:02:06 - 0:02:06).
[12/04 15:22:33    125s] *** Finished refinePlace (0:02:06 mem=2716.8M) ***
[12/04 15:22:33    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.3
[12/04 15:22:33    125s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.033, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2716.8M
[12/04 15:22:33    125s] *** maximum move = 0.00 um ***
[12/04 15:22:33    125s] *** Finished re-routing un-routed nets (2716.8M) ***
[12/04 15:22:33    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Starting CMU at level 3, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2716.8M
[12/04 15:22:33    125s] 
[12/04 15:22:33    125s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2716.8M) ***
[12/04 15:22:33    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.1
[12/04 15:22:33    125s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -72.870 Density 0.68
[12/04 15:22:33    125s] Optimizer WNS Pass 1
[12/04 15:22:33    125s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

[12/04 15:22:33    125s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2716.8M
[12/04 15:22:33    125s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2716.8M
[12/04 15:22:33    125s] Active Path Group: default 
[12/04 15:22:33    125s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:33    125s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:22:33    125s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:33    125s] |  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2716.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:33    126s] |  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2716.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:33    126s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2716.8M) ***
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2716.8M) ***
[12/04 15:22:33    126s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

[12/04 15:22:33    126s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

[12/04 15:22:33    126s] Bottom Preferred Layer:
[12/04 15:22:33    126s]     None
[12/04 15:22:33    126s] Via Pillar Rule:
[12/04 15:22:33    126s]     None
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:05.0 mem=2716.8M) ***
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.1
[12/04 15:22:33    126s] Total-nets :: 1646, Stn-nets :: 169, ratio :: 10.2673 %
[12/04 15:22:33    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2697.7M
[12/04 15:22:33    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2654.7M
[12/04 15:22:33    126s] TotalInstCnt at PhyDesignMc Destruction: 1,544
[12/04 15:22:33    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.6
[12/04 15:22:33    126s] *** WnsOpt #1 [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:02:06.2/0:15:08.5 (0.1), mem = 2654.7M
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] =============================================================================================
[12/04 15:22:33    126s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/04 15:22:33    126s] =============================================================================================
[12/04 15:22:33    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:33    126s] ---------------------------------------------------------------------------------------------
[12/04 15:22:33    126s] [ RefinePlace            ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:33    126s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:22:33    126s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  21.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:22:33    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:33    126s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:33    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:22:33    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:33    126s] [ TransformInit          ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:33    126s] [ OptimizationStep       ]      3   0:00:00.0  (   0.6 % )     0:00:05.1 /  0:00:05.1    1.0
[12/04 15:22:33    126s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.3 % )     0:00:05.0 /  0:00:05.0    1.0
[12/04 15:22:33    126s] [ OptGetWeight           ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.2
[12/04 15:22:33    126s] [ OptEval                ]     14   0:00:04.5  (  60.0 % )     0:00:04.5 /  0:00:04.5    1.0
[12/04 15:22:33    126s] [ OptCommit              ]     14   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:22:33    126s] [ IncrTimingUpdate       ]     17   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:33    126s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:33    126s] [ IncrDelayCalc          ]     54   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:33    126s] [ SetupOptGetWorkingSet  ]     42   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:22:33    126s] [ SetupOptGetActiveNode  ]     42   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:33    126s] [ SetupOptSlackGraph     ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:33    126s] [ MISC                   ]          0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:33    126s] ---------------------------------------------------------------------------------------------
[12/04 15:22:33    126s]  WnsOpt #1 TOTAL                    0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:07.5    1.0
[12/04 15:22:33    126s] ---------------------------------------------------------------------------------------------
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] End: GigaOpt Optimization in WNS mode
[12/04 15:22:33    126s] *** Timing NOT met, worst failing slack is -0.883
[12/04 15:22:33    126s] *** Check timing (0:00:00.0)
[12/04 15:22:33    126s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:22:33    126s] Deleting Lib Analyzer.
[12/04 15:22:33    126s] Begin: GigaOpt Optimization in TNS mode
[12/04 15:22:33    126s] **INFO: Flow update: High effort path group timing met.
[12/04 15:22:33    126s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 15:22:33    126s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:33    126s] Info: 87 io nets excluded
[12/04 15:22:33    126s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:22:33    126s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:02:06.2/0:15:08.6 (0.1), mem = 2654.7M
[12/04 15:22:33    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.7
[12/04 15:22:33    126s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:22:33    126s] ### Creating PhyDesignMc. totSessionCpu=0:02:06 mem=2654.7M
[12/04 15:22:33    126s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:22:33    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:2654.7M
[12/04 15:22:33    126s] z: 2, totalTracks: 1
[12/04 15:22:33    126s] z: 4, totalTracks: 1
[12/04 15:22:33    126s] z: 6, totalTracks: 1
[12/04 15:22:33    126s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:22:33    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2654.7M
[12/04 15:22:33    126s] OPERPROF:     Starting CMU at level 3, MEM:2654.7M
[12/04 15:22:33    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2654.7M
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:33    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2654.7M
[12/04 15:22:33    126s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2654.7M
[12/04 15:22:33    126s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2654.7M
[12/04 15:22:33    126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2654.7MB).
[12/04 15:22:33    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2654.7M
[12/04 15:22:33    126s] TotalInstCnt at PhyDesignMc Initialization: 1,544
[12/04 15:22:33    126s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:06 mem=2654.7M
[12/04 15:22:33    126s] ### Creating RouteCongInterface, started
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] Creating Lib Analyzer ...
[12/04 15:22:33    126s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:22:33    126s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:22:33    126s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:22:33    126s] 
[12/04 15:22:33    126s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:35    127s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:08 mem=2656.7M
[12/04 15:22:35    127s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:08 mem=2656.7M
[12/04 15:22:35    127s] Creating Lib Analyzer, finished. 
[12/04 15:22:35    127s] 
[12/04 15:22:35    127s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:22:35    127s] 
[12/04 15:22:35    127s] #optDebug: {0, 1.000}
[12/04 15:22:35    127s] ### Creating RouteCongInterface, finished
[12/04 15:22:35    127s] {MG  {5 0 43.8 0.818622} }
[12/04 15:22:35    127s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=2656.7M
[12/04 15:22:35    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=2656.7M
[12/04 15:22:35    128s] *info: 87 io nets excluded
[12/04 15:22:35    128s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:35    128s] *info: 2 clock nets excluded
[12/04 15:22:35    128s] *info: 3 no-driver nets excluded.
[12/04 15:22:35    128s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.2
[12/04 15:22:35    128s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:22:35    128s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -72.870 Density 0.68
[12/04 15:22:35    128s] Optimizer TNS Opt
[12/04 15:22:35    128s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-72.870|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-72.870|
+----------+------+-------+

[12/04 15:22:35    128s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2675.8M
[12/04 15:22:35    128s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2675.8M
[12/04 15:22:35    128s] Active Path Group: default 
[12/04 15:22:35    128s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:35    128s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:22:35    128s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:35    128s] |  -0.883|   -0.883| -72.870|  -72.870|    0.68%|   0:00:00.0| 2675.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:38    131s] |  -0.883|   -0.883| -71.850|  -71.850|    0.71%|   0:00:03.0| 2717.0M|av_func_mode_max|  default| tetris[55]                          |
[12/04 15:22:38    131s] |  -0.883|   -0.883| -71.825|  -71.825|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| tetris[55]                          |
[12/04 15:22:38    131s] |  -0.883|   -0.883| -71.813|  -71.813|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| tetris[55]                          |
[12/04 15:22:39    131s] |  -0.883|   -0.883| -71.735|  -71.735|    0.71%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:39    131s] |  -0.883|   -0.883| -71.635|  -71.635|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
[12/04 15:22:39    131s] |  -0.883|   -0.883| -70.584|  -70.584|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__1_/D  |
[12/04 15:22:39    132s] |  -0.883|   -0.883| -70.330|  -70.330|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:39    132s] |  -0.883|   -0.883| -69.019|  -69.019|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:40    132s] |  -0.883|   -0.883| -68.856|  -68.856|    0.71%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:40    132s] |  -0.883|   -0.883| -68.427|  -68.427|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:40    133s] |  -0.883|   -0.883| -68.113|  -68.113|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:40    133s] |  -0.883|   -0.883| -67.957|  -67.957|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:40    133s] |  -0.883|   -0.883| -67.812|  -67.812|    0.71%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:22:41    134s] |  -0.883|   -0.883| -67.751|  -67.751|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:41    134s] |  -0.883|   -0.883| -67.665|  -67.665|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:41    134s] |  -0.883|   -0.883| -67.663|  -67.663|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
[12/04 15:22:41    134s] |  -0.883|   -0.883| -67.581|  -67.581|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 15:22:42    134s] |  -0.883|   -0.883| -67.478|  -67.478|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:42    135s] |  -0.883|   -0.883| -67.405|  -67.405|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 15:22:42    135s] |  -0.883|   -0.883| -67.196|  -67.196|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:42    135s] |  -0.883|   -0.883| -67.089|  -67.089|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:22:43    135s] |  -0.883|   -0.883| -67.041|  -67.041|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:43    135s] |  -0.883|   -0.883| -67.039|  -67.039|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:43    135s] |  -0.883|   -0.883| -66.982|  -66.982|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:43    135s] |  -0.883|   -0.883| -66.964|  -66.964|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:43    136s] |  -0.883|   -0.883| -66.925|  -66.925|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:43    136s] |  -0.883|   -0.883| -66.883|  -66.883|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:44    136s] |  -0.883|   -0.883| -66.631|  -66.631|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__1_/D  |
[12/04 15:22:44    137s] |  -0.883|   -0.883| -66.561|  -66.561|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/cnt_f_reg_3_/D                 |
[12/04 15:22:44    137s] |  -0.883|   -0.883| -66.517|  -66.517|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 15:22:44    137s] |  -0.883|   -0.883| -66.412|  -66.412|    0.72%|   0:00:00.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_2__0_/D  |
[12/04 15:22:45    137s] |  -0.883|   -0.883| -66.341|  -66.341|    0.72%|   0:00:01.0| 2717.0M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:22:45    137s] |  -0.883|   -0.883| -66.262|  -66.262|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:22:45    138s] |  -0.883|   -0.883| -66.200|  -66.200|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 15:22:45    138s] |  -0.883|   -0.883| -66.130|  -66.130|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 15:22:45    138s] |  -0.883|   -0.883| -66.122|  -66.122|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/cnt_f_reg_2_/D                 |
[12/04 15:22:45    138s] |  -0.883|   -0.883| -66.012|  -66.012|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 15:22:45    138s] |  -0.883|   -0.883| -65.994|  -65.994|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 15:22:46    138s] |  -0.883|   -0.883| -65.994|  -65.994|    0.72%|   0:00:01.0| 2736.1M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_0__0_/D  |
[12/04 15:22:46    138s] |  -0.883|   -0.883| -65.980|  -65.980|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/bottom_f_reg_2__0_/D           |
[12/04 15:22:46    139s] |  -0.883|   -0.883| -65.975|  -65.975|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| CORE/bottom_f_reg_2__0_/D           |
[12/04 15:22:46    139s] |  -0.883|   -0.883| -65.978|  -65.978|    0.72%|   0:00:00.0| 2736.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:46    139s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] *** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=2736.1M) ***
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] *** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=2736.1M) ***
[12/04 15:22:46    139s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.978|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-65.978|
+----------+------+-------+

[12/04 15:22:46    139s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.978 Density 0.72
[12/04 15:22:46    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.2
[12/04 15:22:46    139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2736.1M
[12/04 15:22:46    139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:       Starting CMU at level 4, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.023, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.023, MEM:2717.1M
[12/04 15:22:46    139s] TDRefine: refinePlace mode is spiral
[12/04 15:22:46    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.4
[12/04 15:22:46    139s] OPERPROF: Starting RefinePlace at level 1, MEM:2717.1M
[12/04 15:22:46    139s] *** Starting refinePlace (0:02:19 mem=2717.1M) ***
[12/04 15:22:46    139s] Total net bbox length = 2.211e+05 (1.101e+05 1.110e+05) (ext = 1.486e+05)
[12/04 15:22:46    139s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] Starting Small incrNP...
[12/04 15:22:46    139s] User Input Parameters:
[12/04 15:22:46    139s] - Congestion Driven    : Off
[12/04 15:22:46    139s] - Timing Driven        : Off
[12/04 15:22:46    139s] - Area-Violation Based : Off
[12/04 15:22:46    139s] - Start Rollback Level : -5
[12/04 15:22:46    139s] - Legalized            : On
[12/04 15:22:46    139s] - Window Based         : Off
[12/04 15:22:46    139s] - eDen incr mode       : Off
[12/04 15:22:46    139s] - Small incr mode      : On
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:2717.1M
[12/04 15:22:46    139s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:22:46    139s] Density distribution unevenness ratio = 97.374%
[12/04 15:22:46    139s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.013, MEM:2717.1M
[12/04 15:22:46    139s] cost 0.777778, thresh 1.000000
[12/04 15:22:46    139s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2717.1M)
[12/04 15:22:46    139s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:22:46    139s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2717.1M
[12/04 15:22:46    139s] Starting refinePlace ...
[12/04 15:22:46    139s] One DDP V2 for no tweak run.
[12/04 15:22:46    139s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:22:46    139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2717.1MB) @(0:02:19 - 0:02:19).
[12/04 15:22:46    139s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:46    139s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:22:46    139s] Move report: legalization moves 111 insts, mean move: 4.93 um, max move: 16.20 um spiral
[12/04 15:22:46    139s] 	Max move on inst (CORE/FE_OCPC77_n1441): (1597.74, 1767.92) --> (1586.58, 1762.88)
[12/04 15:22:46    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2720.1MB) @(0:02:19 - 0:02:19).
[12/04 15:22:46    139s] Move report: Detail placement moves 111 insts, mean move: 4.93 um, max move: 16.20 um 
[12/04 15:22:46    139s] 	Max move on inst (CORE/FE_OCPC77_n1441): (1597.74, 1767.92) --> (1586.58, 1762.88)
[12/04 15:22:46    139s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.1MB
[12/04 15:22:46    139s] Statistics of distance of Instance movement in refine placement:
[12/04 15:22:46    139s]   maximum (X+Y) =        16.20 um
[12/04 15:22:46    139s]   inst (CORE/FE_OCPC77_n1441) with max move: (1597.74, 1767.92) -> (1586.58, 1762.88)
[12/04 15:22:46    139s]   mean    (X+Y) =         4.93 um
[12/04 15:22:46    139s] Summary Report:
[12/04 15:22:46    139s] Instances move: 111 (out of 1607 movable)
[12/04 15:22:46    139s] Instances flipped: 0
[12/04 15:22:46    139s] Mean displacement: 4.93 um
[12/04 15:22:46    139s] Max displacement: 16.20 um (Instance: CORE/FE_OCPC77_n1441) (1597.74, 1767.92) -> (1586.58, 1762.88)
[12/04 15:22:46    139s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: BUF1S
[12/04 15:22:46    139s] Total instances moved : 111
[12/04 15:22:46    139s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:2720.1M
[12/04 15:22:46    139s] Total net bbox length = 2.216e+05 (1.104e+05 1.113e+05) (ext = 1.486e+05)
[12/04 15:22:46    139s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.1MB
[12/04 15:22:46    139s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2720.1MB) @(0:02:19 - 0:02:19).
[12/04 15:22:46    139s] *** Finished refinePlace (0:02:19 mem=2720.1M) ***
[12/04 15:22:46    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.4
[12/04 15:22:46    139s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.045, MEM:2720.1M
[12/04 15:22:46    139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2720.1M
[12/04 15:22:46    139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2717.1M
[12/04 15:22:46    139s] *** maximum move = 16.20 um ***
[12/04 15:22:46    139s] *** Finished re-routing un-routed nets (2717.1M) ***
[12/04 15:22:46    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Starting CMU at level 3, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.1M
[12/04 15:22:46    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2717.1M
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2717.1M) ***
[12/04 15:22:46    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.2
[12/04 15:22:46    139s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.978 Density 0.72
[12/04 15:22:46    139s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.978|
|reg2reg   | 0.061|  0.000|
|HEPG      | 0.061|  0.000|
|All Paths |-0.883|-65.978|
+----------+------+-------+

[12/04 15:22:46    139s] Bottom Preferred Layer:
[12/04 15:22:46    139s] +---------------+------------+----------+
[12/04 15:22:46    139s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:22:46    139s] +---------------+------------+----------+
[12/04 15:22:46    139s] | metal5 (z=5)  |          1 | default  |
[12/04 15:22:46    139s] +---------------+------------+----------+
[12/04 15:22:46    139s] Via Pillar Rule:
[12/04 15:22:46    139s]     None
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.4 real=0:00:11.0 mem=2717.1M) ***
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.2
[12/04 15:22:46    139s] Total-nets :: 1709, Stn-nets :: 286, ratio :: 16.7349 %
[12/04 15:22:46    139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2698.1M
[12/04 15:22:46    139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2655.1M
[12/04 15:22:46    139s] TotalInstCnt at PhyDesignMc Destruction: 1,607
[12/04 15:22:46    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.7
[12/04 15:22:46    139s] *** TnsOpt #1 [finish] : cpu/real = 0:00:13.3/0:00:13.3 (1.0), totSession cpu/real = 0:02:19.5/0:15:21.9 (0.2), mem = 2655.1M
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] =============================================================================================
[12/04 15:22:46    139s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/04 15:22:46    139s] =============================================================================================
[12/04 15:22:46    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:46    139s] ---------------------------------------------------------------------------------------------
[12/04 15:22:46    139s] [ RefinePlace            ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:22:46    139s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:22:46    139s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  10.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:22:46    139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:46    139s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:46    139s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:22:46    139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:46    139s] [ TransformInit          ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:46    139s] [ OptimizationStep       ]      1   0:00:00.1  (   0.5 % )     0:00:11.1 /  0:00:11.1    1.0
[12/04 15:22:46    139s] [ OptSingleIteration     ]     57   0:00:00.1  (   0.6 % )     0:00:11.1 /  0:00:11.1    1.0
[12/04 15:22:46    139s] [ OptGetWeight           ]     57   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:22:46    139s] [ OptEval                ]     57   0:00:10.4  (  77.6 % )     0:00:10.4 /  0:00:10.3    1.0
[12/04 15:22:46    139s] [ OptCommit              ]     57   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:22:46    139s] [ IncrTimingUpdate       ]     56   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:46    139s] [ PostCommitDelayUpdate  ]     57   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:46    139s] [ IncrDelayCalc          ]    215   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:46    139s] [ SetupOptGetWorkingSet  ]    171   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:22:46    139s] [ SetupOptGetActiveNode  ]    171   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:46    139s] [ SetupOptSlackGraph     ]     57   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.4
[12/04 15:22:46    139s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:22:46    139s] ---------------------------------------------------------------------------------------------
[12/04 15:22:46    139s]  TnsOpt #1 TOTAL                    0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:13.3    1.0
[12/04 15:22:46    139s] ---------------------------------------------------------------------------------------------
[12/04 15:22:46    139s] 
[12/04 15:22:46    139s] End: GigaOpt Optimization in TNS mode
[12/04 15:22:47    139s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:22:47    139s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:47    139s] Info: 87 io nets excluded
[12/04 15:22:47    139s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:22:47    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=2655.1M
[12/04 15:22:47    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=2655.1M
[12/04 15:22:47    139s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:22:47    139s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:22:47    139s] ### Creating PhyDesignMc. totSessionCpu=0:02:20 mem=2674.1M
[12/04 15:22:47    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:2674.1M
[12/04 15:22:47    139s] z: 2, totalTracks: 1
[12/04 15:22:47    139s] z: 4, totalTracks: 1
[12/04 15:22:47    139s] z: 6, totalTracks: 1
[12/04 15:22:47    139s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:22:47    139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2674.1M
[12/04 15:22:47    139s] OPERPROF:     Starting CMU at level 3, MEM:2674.1M
[12/04 15:22:47    139s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2674.1M
[12/04 15:22:47    139s] 
[12/04 15:22:47    139s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:47    139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2674.1M
[12/04 15:22:47    139s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2674.1M
[12/04 15:22:47    139s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2674.1M
[12/04 15:22:47    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2674.1MB).
[12/04 15:22:47    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2674.1M
[12/04 15:22:47    139s] TotalInstCnt at PhyDesignMc Initialization: 1,607
[12/04 15:22:47    139s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:20 mem=2674.1M
[12/04 15:22:47    139s] Begin: Area Reclaim Optimization
[12/04 15:22:47    139s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:02:19.6/0:15:22.0 (0.2), mem = 2674.1M
[12/04 15:22:47    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.8
[12/04 15:22:47    139s] ### Creating RouteCongInterface, started
[12/04 15:22:47    139s] 
[12/04 15:22:47    139s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:22:47    139s] 
[12/04 15:22:47    139s] #optDebug: {0, 1.000}
[12/04 15:22:47    139s] ### Creating RouteCongInterface, finished
[12/04 15:22:47    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=2674.1M
[12/04 15:22:47    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=2674.1M
[12/04 15:22:47    139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2674.1M
[12/04 15:22:47    139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2674.1M
[12/04 15:22:47    139s] Reclaim Optimization WNS Slack -0.883  TNS Slack -65.978 Density 0.72
[12/04 15:22:47    139s] +---------+---------+--------+--------+------------+--------+
[12/04 15:22:47    139s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:22:47    139s] +---------+---------+--------+--------+------------+--------+
[12/04 15:22:47    139s] |    0.72%|        -|  -0.883| -65.978|   0:00:00.0| 2674.1M|
[12/04 15:22:47    139s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:22:47    139s] |    0.72%|        0|  -0.883| -65.978|   0:00:00.0| 2693.2M|
[12/04 15:22:47    140s] |    0.72%|       11|  -0.883| -65.966|   0:00:00.0| 2712.3M|
[12/04 15:22:48    140s] |    0.71%|       78|  -0.883| -65.924|   0:00:01.0| 2712.3M|
[12/04 15:22:48    141s] |    0.71%|       16|  -0.883| -65.869|   0:00:00.0| 2712.3M|
[12/04 15:22:48    141s] |    0.71%|        0|  -0.883| -65.869|   0:00:00.0| 2712.3M|
[12/04 15:22:48    141s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:22:48    141s] |    0.71%|        0|  -0.883| -65.869|   0:00:00.0| 2712.3M|
[12/04 15:22:48    141s] +---------+---------+--------+--------+------------+--------+
[12/04 15:22:48    141s] Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.869 Density 0.71
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] ** Summary: Restruct = 0 Buffer Deletion = 11 Declone = 1 Resize = 77 **
[12/04 15:22:48    141s] --------------------------------------------------------------
[12/04 15:22:48    141s] |                                   | Total     | Sequential |
[12/04 15:22:48    141s] --------------------------------------------------------------
[12/04 15:22:48    141s] | Num insts resized                 |      71  |      12    |
[12/04 15:22:48    141s] | Num insts undone                  |      17  |      12    |
[12/04 15:22:48    141s] | Num insts Downsized               |      71  |      12    |
[12/04 15:22:48    141s] | Num insts Samesized               |       0  |       0    |
[12/04 15:22:48    141s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:22:48    141s] | Num multiple commits+uncommits    |       6  |       -    |
[12/04 15:22:48    141s] --------------------------------------------------------------
[12/04 15:22:48    141s] Bottom Preferred Layer:
[12/04 15:22:48    141s] +---------------+------------+----------+
[12/04 15:22:48    141s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:22:48    141s] +---------------+------------+----------+
[12/04 15:22:48    141s] | metal5 (z=5)  |          1 | default  |
[12/04 15:22:48    141s] +---------------+------------+----------+
[12/04 15:22:48    141s] Via Pillar Rule:
[12/04 15:22:48    141s]     None
[12/04 15:22:48    141s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[12/04 15:22:48    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:       Starting CMU at level 4, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.020, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.022, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.022, MEM:2712.3M
[12/04 15:22:48    141s] TDRefine: refinePlace mode is spiral
[12/04 15:22:48    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.5
[12/04 15:22:48    141s] OPERPROF: Starting RefinePlace at level 1, MEM:2712.3M
[12/04 15:22:48    141s] *** Starting refinePlace (0:02:21 mem=2712.3M) ***
[12/04 15:22:48    141s] Total net bbox length = 2.216e+05 (1.103e+05 1.112e+05) (ext = 1.486e+05)
[12/04 15:22:48    141s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:48    141s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2712.3M
[12/04 15:22:48    141s] Starting refinePlace ...
[12/04 15:22:48    141s] One DDP V2 for no tweak run.
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:22:48    141s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:22:48    141s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2712.3MB) @(0:02:21 - 0:02:21).
[12/04 15:22:48    141s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:48    141s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2712.3MB
[12/04 15:22:48    141s] Statistics of distance of Instance movement in refine placement:
[12/04 15:22:48    141s]   maximum (X+Y) =         0.00 um
[12/04 15:22:48    141s]   mean    (X+Y) =         0.00 um
[12/04 15:22:48    141s] Summary Report:
[12/04 15:22:48    141s] Instances move: 0 (out of 1595 movable)
[12/04 15:22:48    141s] Instances flipped: 0
[12/04 15:22:48    141s] Mean displacement: 0.00 um
[12/04 15:22:48    141s] Max displacement: 0.00 um 
[12/04 15:22:48    141s] Total instances moved : 0
[12/04 15:22:48    141s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:2712.3M
[12/04 15:22:48    141s] Total net bbox length = 2.216e+05 (1.103e+05 1.112e+05) (ext = 1.486e+05)
[12/04 15:22:48    141s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2712.3MB
[12/04 15:22:48    141s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2712.3MB) @(0:02:21 - 0:02:21).
[12/04 15:22:48    141s] *** Finished refinePlace (0:02:21 mem=2712.3M) ***
[12/04 15:22:48    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.5
[12/04 15:22:48    141s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.018, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2712.3M
[12/04 15:22:48    141s] *** maximum move = 0.00 um ***
[12/04 15:22:48    141s] *** Finished re-routing un-routed nets (2712.3M) ***
[12/04 15:22:48    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Starting CMU at level 3, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:22:48    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2712.3M
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2712.3M) ***
[12/04 15:22:48    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.8
[12/04 15:22:48    141s] *** AreaOpt #2 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:21.2/0:15:23.6 (0.2), mem = 2712.3M
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] =============================================================================================
[12/04 15:22:48    141s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/04 15:22:48    141s] =============================================================================================
[12/04 15:22:48    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:48    141s] ---------------------------------------------------------------------------------------------
[12/04 15:22:48    141s] [ RefinePlace            ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:48    141s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:48    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:48    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:22:48    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:48    141s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.8 % )     0:00:01.2 /  0:00:01.1    1.0
[12/04 15:22:48    141s] [ OptGetWeight           ]     98   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:48    141s] [ OptEval                ]     98   0:00:00.3  (  21.7 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 15:22:48    141s] [ OptCommit              ]     98   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:22:48    141s] [ IncrTimingUpdate       ]     35   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:48    141s] [ PostCommitDelayUpdate  ]    104   0:00:00.1  (   3.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:22:48    141s] [ IncrDelayCalc          ]    172   0:00:00.5  (  32.3 % )     0:00:00.5 /  0:00:00.6    1.1
[12/04 15:22:48    141s] [ MISC                   ]          0:00:00.2  (  14.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:48    141s] ---------------------------------------------------------------------------------------------
[12/04 15:22:48    141s]  AreaOpt #2 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:22:48    141s] ---------------------------------------------------------------------------------------------
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2693.2M
[12/04 15:22:48    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2655.2M
[12/04 15:22:48    141s] TotalInstCnt at PhyDesignMc Destruction: 1,595
[12/04 15:22:48    141s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2655.22M, totSessionCpu=0:02:21).
[12/04 15:22:48    141s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:22:48    141s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:22:48    141s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:02:21.2/0:15:23.6 (0.2), mem = 2655.2M
[12/04 15:22:48    141s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:48    141s] Info: 87 io nets excluded
[12/04 15:22:48    141s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:22:48    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.9
[12/04 15:22:48    141s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:22:48    141s] ### Creating PhyDesignMc. totSessionCpu=0:02:21 mem=2655.2M
[12/04 15:22:48    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:2655.2M
[12/04 15:22:48    141s] z: 2, totalTracks: 1
[12/04 15:22:48    141s] z: 4, totalTracks: 1
[12/04 15:22:48    141s] z: 6, totalTracks: 1
[12/04 15:22:48    141s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:22:48    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2655.2M
[12/04 15:22:48    141s] OPERPROF:     Starting CMU at level 3, MEM:2655.2M
[12/04 15:22:48    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2655.2M
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:48    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2655.2M
[12/04 15:22:48    141s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2655.2M
[12/04 15:22:48    141s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2655.2M
[12/04 15:22:48    141s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2655.2MB).
[12/04 15:22:48    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2655.2M
[12/04 15:22:48    141s] TotalInstCnt at PhyDesignMc Initialization: 1,595
[12/04 15:22:48    141s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=2655.2M
[12/04 15:22:48    141s] ### Creating RouteCongInterface, started
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:22:48    141s] 
[12/04 15:22:48    141s] #optDebug: {0, 1.000}
[12/04 15:22:48    141s] ### Creating RouteCongInterface, finished
[12/04 15:22:48    141s] {MG  {5 0 43.8 0.818622} }
[12/04 15:22:48    141s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=2655.2M
[12/04 15:22:48    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=2655.2M
[12/04 15:22:48    141s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2674.3M
[12/04 15:22:48    141s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2674.3M
[12/04 15:22:49    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:22:49    141s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:22:49    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:22:49    141s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:22:49    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:22:49    141s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:22:49    141s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.87|       0|       0|       0|  0.71%|          |         |
[12/04 15:22:49    141s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:22:49    141s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.87|       0|       0|       0|  0.71%| 0:00:00.0|  2674.3M|
[12/04 15:22:49    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:22:49    141s] Bottom Preferred Layer:
[12/04 15:22:49    141s] +---------------+------------+----------+
[12/04 15:22:49    141s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:22:49    141s] +---------------+------------+----------+
[12/04 15:22:49    141s] | metal5 (z=5)  |          1 | default  |
[12/04 15:22:49    141s] +---------------+------------+----------+
[12/04 15:22:49    141s] Via Pillar Rule:
[12/04 15:22:49    141s]     None
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=2674.3M) ***
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] Total-nets :: 1697, Stn-nets :: 278, ratio :: 16.3819 %
[12/04 15:22:49    141s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2655.2M
[12/04 15:22:49    141s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2655.2M
[12/04 15:22:49    141s] TotalInstCnt at PhyDesignMc Destruction: 1,595
[12/04 15:22:49    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.9
[12/04 15:22:49    141s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:02:21.6/0:15:23.9 (0.2), mem = 2655.2M
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] =============================================================================================
[12/04 15:22:49    141s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/04 15:22:49    141s] =============================================================================================
[12/04 15:22:49    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:49    141s] ---------------------------------------------------------------------------------------------
[12/04 15:22:49    141s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:49    141s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:49    141s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:22:49    141s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.9 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:22:49    141s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:49    141s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:49    141s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:49    141s] [ MISC                   ]          0:00:00.2  (  62.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:49    141s] ---------------------------------------------------------------------------------------------
[12/04 15:22:49    141s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:49    141s] ---------------------------------------------------------------------------------------------
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] End: GigaOpt postEco DRV Optimization
[12/04 15:22:49    141s] GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
[12/04 15:22:49    141s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:22:49    141s] Design TNS changes after trial route: -65.869 -> -65.869
[12/04 15:22:49    141s] Begin: GigaOpt TNS non-legal recovery
[12/04 15:22:49    141s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 15:22:49    141s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:49    141s] Info: 87 io nets excluded
[12/04 15:22:49    141s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:22:49    141s] *** TnsOpt #2 [begin] : totSession cpu/real = 0:02:21.6/0:15:24.0 (0.2), mem = 2655.2M
[12/04 15:22:49    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.10
[12/04 15:22:49    141s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:22:49    141s] ### Creating PhyDesignMc. totSessionCpu=0:02:22 mem=2655.2M
[12/04 15:22:49    141s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:22:49    141s] OPERPROF: Starting DPlace-Init at level 1, MEM:2655.2M
[12/04 15:22:49    141s] z: 2, totalTracks: 1
[12/04 15:22:49    141s] z: 4, totalTracks: 1
[12/04 15:22:49    141s] z: 6, totalTracks: 1
[12/04 15:22:49    141s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:22:49    141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2655.2M
[12/04 15:22:49    141s] OPERPROF:     Starting CMU at level 3, MEM:2655.2M
[12/04 15:22:49    141s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2655.2M
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:49    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.018, MEM:2655.2M
[12/04 15:22:49    141s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2655.2M
[12/04 15:22:49    141s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2655.2M
[12/04 15:22:49    141s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2655.2MB).
[12/04 15:22:49    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.020, MEM:2655.2M
[12/04 15:22:49    141s] TotalInstCnt at PhyDesignMc Initialization: 1,595
[12/04 15:22:49    141s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:22 mem=2655.2M
[12/04 15:22:49    141s] ### Creating RouteCongInterface, started
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:22:49    141s] 
[12/04 15:22:49    141s] #optDebug: {0, 1.000}
[12/04 15:22:49    141s] ### Creating RouteCongInterface, finished
[12/04 15:22:49    141s] {MG  {5 0 43.8 0.818622} }
[12/04 15:22:49    141s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=2655.2M
[12/04 15:22:49    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=2655.2M
[12/04 15:22:49    142s] *info: 87 io nets excluded
[12/04 15:22:49    142s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:49    142s] *info: 2 clock nets excluded
[12/04 15:22:49    142s] *info: 3 no-driver nets excluded.
[12/04 15:22:49    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.3
[12/04 15:22:49    142s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:22:49    142s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.869 Density 0.71
[12/04 15:22:49    142s] Optimizer TNS Opt
[12/04 15:22:49    142s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.869|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.869|
+----------+------+-------+

[12/04 15:22:49    142s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2676.3M
[12/04 15:22:49    142s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2676.3M
[12/04 15:22:49    142s] Active Path Group: default 
[12/04 15:22:49    142s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:49    142s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:22:49    142s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:49    142s] |  -0.883|   -0.883| -65.869|  -65.869|    0.71%|   0:00:00.0| 2676.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:51    144s] |  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:02.0| 2717.5M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
[12/04 15:22:51    144s] |  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:00.0| 2717.5M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:51    144s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:51    144s] 
[12/04 15:22:51    144s] *** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:02.0 mem=2717.5M) ***
[12/04 15:22:51    144s] 
[12/04 15:22:51    144s] *** Finished Optimize Step Cumulative (cpu=0:00:02.3 real=0:00:02.0 mem=2717.5M) ***
[12/04 15:22:51    144s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

[12/04 15:22:51    144s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.296 Density 0.71
[12/04 15:22:51    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.3
[12/04 15:22:51    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:       Starting CMU at level 4, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:2717.5M
[12/04 15:22:51    144s] TDRefine: refinePlace mode is spiral
[12/04 15:22:51    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.6
[12/04 15:22:51    144s] OPERPROF: Starting RefinePlace at level 1, MEM:2717.5M
[12/04 15:22:51    144s] *** Starting refinePlace (0:02:25 mem=2717.5M) ***
[12/04 15:22:51    144s] Total net bbox length = 2.216e+05 (1.103e+05 1.112e+05) (ext = 1.486e+05)
[12/04 15:22:51    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:51    144s] 
[12/04 15:22:51    144s] Starting Small incrNP...
[12/04 15:22:51    144s] User Input Parameters:
[12/04 15:22:51    144s] - Congestion Driven    : Off
[12/04 15:22:51    144s] - Timing Driven        : Off
[12/04 15:22:51    144s] - Area-Violation Based : Off
[12/04 15:22:51    144s] - Start Rollback Level : -5
[12/04 15:22:51    144s] - Legalized            : On
[12/04 15:22:51    144s] - Window Based         : Off
[12/04 15:22:51    144s] - eDen incr mode       : Off
[12/04 15:22:51    144s] - Small incr mode      : On
[12/04 15:22:51    144s] 
[12/04 15:22:51    144s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2717.5M
[12/04 15:22:51    144s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2717.5M
[12/04 15:22:52    144s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:2717.5M
[12/04 15:22:52    144s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:22:52    144s] Density distribution unevenness ratio = 97.413%
[12/04 15:22:52    144s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.014, MEM:2717.5M
[12/04 15:22:52    144s] cost 0.768519, thresh 1.000000
[12/04 15:22:52    144s] Skipped incrNP (cpu=0:00:00.0, real=0:00:01.0, mem=2717.5M)
[12/04 15:22:52    144s] End of Small incrNP (cpu=0:00:00.0, real=0:00:01.0)
[12/04 15:22:52    144s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2717.5M
[12/04 15:22:52    144s] Starting refinePlace ...
[12/04 15:22:52    144s] One DDP V2 for no tweak run.
[12/04 15:22:52    144s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:22:52    144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2717.5MB) @(0:02:25 - 0:02:25).
[12/04 15:22:52    144s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:22:52    144s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:22:52    144s] Move report: legalization moves 9 insts, mean move: 3.53 um, max move: 9.30 um spiral
[12/04 15:22:52    144s] 	Max move on inst (CORE/U1898): (1636.80, 1858.64) --> (1646.10, 1858.64)
[12/04 15:22:52    144s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2720.6MB) @(0:02:25 - 0:02:25).
[12/04 15:22:52    144s] Move report: Detail placement moves 9 insts, mean move: 3.53 um, max move: 9.30 um 
[12/04 15:22:52    144s] 	Max move on inst (CORE/U1898): (1636.80, 1858.64) --> (1646.10, 1858.64)
[12/04 15:22:52    144s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2720.6MB
[12/04 15:22:52    144s] Statistics of distance of Instance movement in refine placement:
[12/04 15:22:52    144s]   maximum (X+Y) =         9.30 um
[12/04 15:22:52    144s]   inst (CORE/U1898) with max move: (1636.8, 1858.64) -> (1646.1, 1858.64)
[12/04 15:22:52    144s]   mean    (X+Y) =         3.53 um
[12/04 15:22:52    144s] Summary Report:
[12/04 15:22:52    144s] Instances move: 9 (out of 1597 movable)
[12/04 15:22:52    144s] Instances flipped: 0
[12/04 15:22:52    144s] Mean displacement: 3.53 um
[12/04 15:22:52    144s] Max displacement: 9.30 um (Instance: CORE/U1898) (1636.8, 1858.64) -> (1646.1, 1858.64)
[12/04 15:22:52    144s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
[12/04 15:22:52    144s] Total instances moved : 9
[12/04 15:22:52    144s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.027, MEM:2720.6M
[12/04 15:22:52    144s] Total net bbox length = 2.216e+05 (1.104e+05 1.113e+05) (ext = 1.486e+05)
[12/04 15:22:52    144s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2720.6MB
[12/04 15:22:52    144s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2720.6MB) @(0:02:25 - 0:02:25).
[12/04 15:22:52    144s] *** Finished refinePlace (0:02:25 mem=2720.6M) ***
[12/04 15:22:52    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.6
[12/04 15:22:52    144s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.047, MEM:2720.6M
[12/04 15:22:52    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2720.6M
[12/04 15:22:52    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2717.6M
[12/04 15:22:52    144s] *** maximum move = 9.30 um ***
[12/04 15:22:52    144s] *** Finished re-routing un-routed nets (2717.6M) ***
[12/04 15:22:52    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF:     Starting CMU at level 3, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.6M
[12/04 15:22:52    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2717.6M
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2717.6M) ***
[12/04 15:22:52    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.3
[12/04 15:22:52    144s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.296 Density 0.71
[12/04 15:22:52    144s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

[12/04 15:22:52    144s] Bottom Preferred Layer:
[12/04 15:22:52    144s] +---------------+------------+----------+
[12/04 15:22:52    144s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:22:52    144s] +---------------+------------+----------+
[12/04 15:22:52    144s] | metal5 (z=5)  |          1 | default  |
[12/04 15:22:52    144s] +---------------+------------+----------+
[12/04 15:22:52    144s] Via Pillar Rule:
[12/04 15:22:52    144s]     None
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2717.6M) ***
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.3
[12/04 15:22:52    144s] Total-nets :: 1699, Stn-nets :: 284, ratio :: 16.7157 %
[12/04 15:22:52    144s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2698.5M
[12/04 15:22:52    144s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2655.5M
[12/04 15:22:52    144s] TotalInstCnt at PhyDesignMc Destruction: 1,597
[12/04 15:22:52    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.10
[12/04 15:22:52    144s] *** TnsOpt #2 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:02:24.7/0:15:27.0 (0.2), mem = 2655.5M
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] =============================================================================================
[12/04 15:22:52    144s]  Step TAT Report for TnsOpt #2                                                  20.15-s105_1
[12/04 15:22:52    144s] =============================================================================================
[12/04 15:22:52    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:52    144s] ---------------------------------------------------------------------------------------------
[12/04 15:22:52    144s] [ RefinePlace            ]      1   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:22:52    144s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:22:52    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:22:52    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:22:52    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ TransformInit          ]      1   0:00:00.3  (  10.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:52    144s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:02.4 /  0:00:02.3    1.0
[12/04 15:22:52    144s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.3 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 15:22:52    144s] [ OptGetWeight           ]     14   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ OptEval                ]     14   0:00:02.3  (  73.3 % )     0:00:02.3 /  0:00:02.3    1.0
[12/04 15:22:52    144s] [ OptCommit              ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 15:22:52    144s] [ IncrDelayCalc          ]     22   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[12/04 15:22:52    144s] [ SetupOptGetWorkingSet  ]     14   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ SetupOptGetActiveNode  ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    144s] [ SetupOptSlackGraph     ]     14   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:22:52    144s] [ MISC                   ]          0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:22:52    144s] ---------------------------------------------------------------------------------------------
[12/04 15:22:52    144s]  TnsOpt #2 TOTAL                    0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[12/04 15:22:52    144s] ---------------------------------------------------------------------------------------------
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] End: GigaOpt TNS non-legal recovery
[12/04 15:22:52    144s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:22:52    144s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:22:52    144s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:52    144s] Info: 87 io nets excluded
[12/04 15:22:52    144s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:22:52    144s] *** TnsOpt #3 [begin] : totSession cpu/real = 0:02:24.7/0:15:27.1 (0.2), mem = 2655.5M
[12/04 15:22:52    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.11
[12/04 15:22:52    144s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:22:52    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=2655.5M
[12/04 15:22:52    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2655.5M
[12/04 15:22:52    144s] z: 2, totalTracks: 1
[12/04 15:22:52    144s] z: 4, totalTracks: 1
[12/04 15:22:52    144s] z: 6, totalTracks: 1
[12/04 15:22:52    144s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:22:52    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2655.5M
[12/04 15:22:52    144s] OPERPROF:     Starting CMU at level 3, MEM:2655.5M
[12/04 15:22:52    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2655.5M
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:22:52    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2655.5M
[12/04 15:22:52    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2655.5M
[12/04 15:22:52    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2655.5M
[12/04 15:22:52    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2655.5MB).
[12/04 15:22:52    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2655.5M
[12/04 15:22:52    144s] TotalInstCnt at PhyDesignMc Initialization: 1,597
[12/04 15:22:52    144s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=2655.5M
[12/04 15:22:52    144s] ### Creating RouteCongInterface, started
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:22:52    144s] 
[12/04 15:22:52    144s] #optDebug: {0, 1.000}
[12/04 15:22:52    144s] ### Creating RouteCongInterface, finished
[12/04 15:22:52    144s] {MG  {5 0 43.8 0.818622} }
[12/04 15:22:52    144s] ### Creating LA Mngr. totSessionCpu=0:02:25 mem=2655.5M
[12/04 15:22:52    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:25 mem=2655.5M
[12/04 15:22:52    145s] *info: 87 io nets excluded
[12/04 15:22:52    145s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:22:52    145s] *info: 2 clock nets excluded
[12/04 15:22:52    145s] *info: 3 no-driver nets excluded.
[12/04 15:22:52    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.4
[12/04 15:22:52    145s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:22:52    145s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.296 Density 0.71
[12/04 15:22:52    145s] Optimizer TNS Opt
[12/04 15:22:52    145s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

[12/04 15:22:52    145s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2676.6M
[12/04 15:22:52    145s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2676.6M
[12/04 15:22:52    145s] Active Path Group: default 
[12/04 15:22:52    145s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:52    145s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:22:52    145s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:52    145s] |  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:00.0| 2676.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:52    145s] |  -0.883|   -0.883| -65.296|  -65.296|    0.71%|   0:00:00.0| 2695.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:22:52    145s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2695.7M) ***
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2695.7M) ***
[12/04 15:22:52    145s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

[12/04 15:22:52    145s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.296|
|reg2reg   | 0.000|  0.000|
|HEPG      | 0.000|  0.000|
|All Paths |-0.883|-65.296|
+----------+------+-------+

[12/04 15:22:52    145s] Bottom Preferred Layer:
[12/04 15:22:52    145s] +---------------+------------+----------+
[12/04 15:22:52    145s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:22:52    145s] +---------------+------------+----------+
[12/04 15:22:52    145s] | metal5 (z=5)  |          1 | default  |
[12/04 15:22:52    145s] +---------------+------------+----------+
[12/04 15:22:52    145s] Via Pillar Rule:
[12/04 15:22:52    145s]     None
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2695.7M) ***
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.4
[12/04 15:22:52    145s] Total-nets :: 1699, Stn-nets :: 284, ratio :: 16.7157 %
[12/04 15:22:52    145s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2676.6M
[12/04 15:22:52    145s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2655.6M
[12/04 15:22:52    145s] TotalInstCnt at PhyDesignMc Destruction: 1,597
[12/04 15:22:52    145s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.11
[12/04 15:22:52    145s] *** TnsOpt #3 [finish] : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:02:25.3/0:15:27.6 (0.2), mem = 2655.6M
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] =============================================================================================
[12/04 15:22:52    145s]  Step TAT Report for TnsOpt #3                                                  20.15-s105_1
[12/04 15:22:52    145s] =============================================================================================
[12/04 15:22:52    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:52    145s] ---------------------------------------------------------------------------------------------
[12/04 15:22:52    145s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:22:52    145s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:22:52    145s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ TransformInit          ]      1   0:00:00.3  (  57.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:52    145s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:22:52    145s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:22:52    145s] [ OptGetWeight           ]      6   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ OptEval                ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ OptCommit              ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:52    145s] [ MISC                   ]          0:00:00.1  (  13.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:22:52    145s] ---------------------------------------------------------------------------------------------
[12/04 15:22:52    145s]  TnsOpt #3 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.5    1.0
[12/04 15:22:52    145s] ---------------------------------------------------------------------------------------------
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] Active setup views:
[12/04 15:22:52    145s]  av_func_mode_max
[12/04 15:22:52    145s]   Dominating endpoints: 0
[12/04 15:22:52    145s]   Dominating TNS: -0.000
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] Extraction called for design 'CHIP' of instances=1721 and nets=1704 using extraction engine 'preRoute' .
[12/04 15:22:52    145s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:22:52    145s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:22:52    145s] PreRoute RC Extraction called for design CHIP.
[12/04 15:22:52    145s] RC Extraction called in multi-corner(1) mode.
[12/04 15:22:52    145s] RCMode: PreRoute
[12/04 15:22:52    145s]       RC Corner Indexes            0   
[12/04 15:22:52    145s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:22:52    145s] Resistance Scaling Factor    : 1.00000 
[12/04 15:22:52    145s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:22:52    145s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:22:52    145s] Shrink Factor                : 1.00000
[12/04 15:22:52    145s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:22:52    145s] Using capacitance table file ...
[12/04 15:22:52    145s] RC Grid backup saved.
[12/04 15:22:52    145s] 
[12/04 15:22:52    145s] Trim Metal Layers:
[12/04 15:22:52    145s] LayerId::1 widthSet size::4
[12/04 15:22:52    145s] LayerId::2 widthSet size::4
[12/04 15:22:52    145s] LayerId::3 widthSet size::4
[12/04 15:22:52    145s] LayerId::4 widthSet size::4
[12/04 15:22:52    145s] LayerId::5 widthSet size::4
[12/04 15:22:52    145s] LayerId::6 widthSet size::2
[12/04 15:22:52    145s] Skipped RC grid update for preRoute extraction.
[12/04 15:22:52    145s] eee: pegSigSF::1.070000
[12/04 15:22:52    145s] Initializing multi-corner capacitance tables ... 
[12/04 15:22:52    145s] Initializing multi-corner resistance tables ...
[12/04 15:22:52    145s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:22:52    145s] eee: l::2 avDens::0.032331 usedTrk::5085.513491 availTrk::157293.718474 sigTrk::5085.513491
[12/04 15:22:52    145s] eee: l::3 avDens::0.033520 usedTrk::5233.797026 availTrk::156138.047068 sigTrk::5233.797026
[12/04 15:22:52    145s] eee: l::4 avDens::0.068399 usedTrk::265.500595 availTrk::3881.647658 sigTrk::265.500595
[12/04 15:22:52    145s] eee: l::5 avDens::0.001716 usedTrk::310.992666 availTrk::181216.134290 sigTrk::310.992666
[12/04 15:22:52    145s] eee: l::6 avDens::0.005809 usedTrk::260.248024 availTrk::44804.355896 sigTrk::260.248024
[12/04 15:22:52    145s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:22:52    145s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275214 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.814700 ; wcR: 0.528000 ; newSi: 0.077400 ; pMod: 83 ; 
[12/04 15:22:52    145s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2640.062M)
[12/04 15:22:52    145s] Skewing Data Summary (End_of_FINAL)
[12/04 15:22:52    145s] --------------------------------------------------
[12/04 15:22:52    145s]  Total skewed count:0
[12/04 15:22:52    145s] --------------------------------------------------
[12/04 15:22:52    145s] Starting delay calculation for Setup views
[12/04 15:22:52    145s] #################################################################################
[12/04 15:22:52    145s] # Design Stage: PreRoute
[12/04 15:22:52    145s] # Design Name: CHIP
[12/04 15:22:52    145s] # Design Mode: 90nm
[12/04 15:22:52    145s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:22:52    145s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:22:52    145s] # Signoff Settings: SI Off 
[12/04 15:22:52    145s] #################################################################################
[12/04 15:22:52    145s] Calculate delays in Single mode...
[12/04 15:22:52    145s] Topological Sorting (REAL = 0:00:00.0, MEM = 2647.6M, InitMEM = 2647.6M)
[12/04 15:22:52    145s] Start delay calculation (fullDC) (1 T). (MEM=2647.6)
[12/04 15:22:52    145s] End AAE Lib Interpolated Model. (MEM=2647.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:22:53    145s] Total number of fetched objects 1715
[12/04 15:22:53    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:22:53    145s] End delay calculation. (MEM=2663.29 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:22:53    145s] End delay calculation (fullDC). (MEM=2663.29 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:22:53    145s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2663.3M) ***
[12/04 15:22:53    145s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:26 mem=2663.3M)
[12/04 15:22:53    145s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Import and model ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Create place DB ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Import place data ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read instances and placement ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read nets ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Create route DB ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       == Non-default Options ==
[12/04 15:22:53    145s] (I)       Build term to term wires                           : false
[12/04 15:22:53    145s] (I)       Maximum routing layer                              : 6
[12/04 15:22:53    145s] (I)       Number of threads                                  : 1
[12/04 15:22:53    145s] (I)       Method to set GCell size                           : row
[12/04 15:22:53    145s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:22:53    145s] (I)       Started Import route data (1T) ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       ============== Pin Summary ==============
[12/04 15:22:53    145s] (I)       +-------+--------+---------+------------+
[12/04 15:22:53    145s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:22:53    145s] (I)       +-------+--------+---------+------------+
[12/04 15:22:53    145s] (I)       |     1 |   5915 |  100.00 |        Pin |
[12/04 15:22:53    145s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:22:53    145s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:22:53    145s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:22:53    145s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:22:53    145s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:22:53    145s] (I)       +-------+--------+---------+------------+
[12/04 15:22:53    145s] (I)       Use row-based GCell size
[12/04 15:22:53    145s] (I)       Use row-based GCell align
[12/04 15:22:53    145s] (I)       GCell unit size   : 5040
[12/04 15:22:53    145s] (I)       GCell multiplier  : 1
[12/04 15:22:53    145s] (I)       GCell row height  : 5040
[12/04 15:22:53    145s] (I)       Actual row height : 5040
[12/04 15:22:53    145s] (I)       GCell align ref   : 340380 341600
[12/04 15:22:53    145s] [NR-eGR] Track table information for default rule: 
[12/04 15:22:53    145s] [NR-eGR] metal1 has no routable track
[12/04 15:22:53    145s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:22:53    145s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:22:53    145s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:22:53    145s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:22:53    145s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:22:53    145s] (I)       =================== Default via ====================
[12/04 15:22:53    145s] (I)       +---+------------------+---------------------------+
[12/04 15:22:53    145s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:22:53    145s] (I)       +---+------------------+---------------------------+
[12/04 15:22:53    145s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:22:53    145s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:22:53    145s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:22:53    145s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:22:53    145s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:22:53    145s] (I)       +---+------------------+---------------------------+
[12/04 15:22:53    145s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read routing blockages ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read instance blockages ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read PG blockages ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] [NR-eGR] Read 123380 PG shapes
[12/04 15:22:53    145s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read boundary cut boxes ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:22:53    145s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:22:53    145s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:22:53    145s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:22:53    145s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:22:53    145s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read blackboxes ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:22:53    145s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read prerouted ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:22:53    145s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read unlegalized nets ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Read nets ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] [NR-eGR] Read numTotalNets=1699  numIgnoredNets=0
[12/04 15:22:53    145s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Started Set up via pillars ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       early_global_route_priority property id does not exist.
[12/04 15:22:53    145s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Model blockages into capacity
[12/04 15:22:53    145s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:22:53    145s] (I)       Started Initialize 3D capacity ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    145s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:22:53    145s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:22:53    146s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:22:53    146s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:22:53    146s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:22:53    146s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       -- layer congestion ratio --
[12/04 15:22:53    146s] (I)       Layer 1 : 0.100000
[12/04 15:22:53    146s] (I)       Layer 2 : 0.700000
[12/04 15:22:53    146s] (I)       Layer 3 : 0.700000
[12/04 15:22:53    146s] (I)       Layer 4 : 0.700000
[12/04 15:22:53    146s] (I)       Layer 5 : 0.700000
[12/04 15:22:53    146s] (I)       Layer 6 : 0.700000
[12/04 15:22:53    146s] (I)       ----------------------------
[12/04 15:22:53    146s] (I)       Number of ignored nets                =      0
[12/04 15:22:53    146s] (I)       Number of connected nets              =      0
[12/04 15:22:53    146s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:22:53    146s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:22:53    146s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:22:53    146s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Read aux data ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Others data preparation ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:22:53    146s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Create route kernel ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Ndr track 0 does not exist
[12/04 15:22:53    146s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:22:53    146s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:22:53    146s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:22:53    146s] (I)       Site width          :   620  (dbu)
[12/04 15:22:53    146s] (I)       Row height          :  5040  (dbu)
[12/04 15:22:53    146s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:22:53    146s] (I)       GCell width         :  5040  (dbu)
[12/04 15:22:53    146s] (I)       GCell height        :  5040  (dbu)
[12/04 15:22:53    146s] (I)       Grid                :   661   656     6
[12/04 15:22:53    146s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:22:53    146s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:22:53    146s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:22:53    146s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:22:53    146s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:22:53    146s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:22:53    146s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:22:53    146s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:22:53    146s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:22:53    146s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:22:53    146s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:22:53    146s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:22:53    146s] (I)       --------------------------------------------------------
[12/04 15:22:53    146s] 
[12/04 15:22:53    146s] [NR-eGR] ============ Routing rule table ============
[12/04 15:22:53    146s] [NR-eGR] Rule id: 0  Nets: 1612 
[12/04 15:22:53    146s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:22:53    146s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:22:53    146s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:22:53    146s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:22:53    146s] [NR-eGR] ========================================
[12/04 15:22:53    146s] [NR-eGR] 
[12/04 15:22:53    146s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:22:53    146s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:22:53    146s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:22:53    146s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:22:53    146s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:22:53    146s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:22:53    146s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Reset routing kernel
[12/04 15:22:53    146s] (I)       Started Global Routing ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Initialization ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       totalPins=5741  totalGlobalPin=5548 (96.64%)
[12/04 15:22:53    146s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Net group 1 ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Generate topology ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:22:53    146s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1a Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1a ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Pattern routing (1T) ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:22:53    146s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:22:53    146s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1b Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1b ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:22:53    146s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:22:53    146s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1c Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1c ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Two level routing ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Level2 Grid: 133 x 132
[12/04 15:22:53    146s] (I)       Started Two Level Routing ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:22:53    146s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1d Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1d ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Detoured routing ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:22:53    146s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1e Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1e ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Route legalization ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:22:53    146s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:22:53    146s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1l Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1l ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Started Layer assignment (1T) ( Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2663.29 MB )
[12/04 15:22:53    146s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Net group 2 ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Generate topology ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:22:53    146s] [NR-eGR] Layer group 2: route 1611 net(s) in layer range [2, 6]
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1a Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1a ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Pattern routing (1T) ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:22:53    146s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 46337 = (22972 H, 23365 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:22:53    146s] (I)       Started Add via demand to 2D ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1b Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1b ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 46337 = (22972 H, 23365 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:22:53    146s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.335385e+05um
[12/04 15:22:53    146s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:22:53    146s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:22:53    146s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1c Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1c ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Two level routing ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Level2 Grid: 133 x 132
[12/04 15:22:53    146s] (I)       Started Two Level Routing ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 46337 = (22972 H, 23365 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:22:53    146s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1d Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1d ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Detoured routing ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 46337 = (22972 H, 23365 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:22:53    146s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1e Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1e ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Route legalization ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Usage: 46337 = (22972 H, 23365 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:22:53    146s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.335385e+05um
[12/04 15:22:53    146s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] (I)       ============  Phase 1l Route ============
[12/04 15:22:53    146s] (I)       Started Phase 1l ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Layer assignment (1T) ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Clean cong LA ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:22:53    146s] (I)       Layer  2:    2686440     22764         3      719167     2800337    (20.43%) 
[12/04 15:22:53    146s] (I)       Layer  3:    3009961     22263        13      780804     3115836    (20.04%) 
[12/04 15:22:53    146s] (I)       Layer  4:    3016297      3085         0      369472     3150032    (10.50%) 
[12/04 15:22:53    146s] (I)       Layer  5:    3176863      1007         1      526122     3370518    (13.50%) 
[12/04 15:22:53    146s] (I)       Layer  6:     705286        21         0      135289      744586    (15.38%) 
[12/04 15:22:53    146s] (I)       Total:      12594847     49140        17     2530854    13181309    (16.11%) 
[12/04 15:22:53    146s] (I)       
[12/04 15:22:53    146s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:22:53    146s] [NR-eGR]                        OverCon            
[12/04 15:22:53    146s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:22:53    146s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:22:53    146s] [NR-eGR] ----------------------------------------------
[12/04 15:22:53    146s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR]  metal3  (3)        13( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR] ----------------------------------------------
[12/04 15:22:53    146s] [NR-eGR] Total               17( 0.00%)   ( 0.00%) 
[12/04 15:22:53    146s] [NR-eGR] 
[12/04 15:22:53    146s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Started Export 3D cong map ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:22:53    146s] (I)       Started Export 2D cong map ( Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:22:53    146s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:22:53    146s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 2671.29 MB )
[12/04 15:22:53    146s] OPERPROF: Starting HotSpotCal at level 1, MEM:2671.3M
[12/04 15:22:53    146s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:53    146s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:22:53    146s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:53    146s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:22:53    146s] [hotspot] +------------+---------------+---------------+
[12/04 15:22:53    146s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:22:53    146s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:22:53    146s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2671.3M
[12/04 15:22:53    146s] Reported timing to dir ./timingReports
[12/04 15:22:53    146s] **optDesign ... cpu = 0:01:07, real = 0:01:07, mem = 1802.5M, totSessionCpu=0:02:26 **
[12/04 15:22:53    146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2621.3M
[12/04 15:22:53    146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2621.3M
[12/04 15:22:55    146s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.883  | -0.000  | -0.883  |
|           TNS (ns):| -65.298 | -0.000  | -65.298 |
|    Violating Paths:|   95    |    1    |   94    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:22:55    146s] Density: 0.707%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:07, real = 0:01:09, mem = 1803.5M, totSessionCpu=0:02:27 **
[12/04 15:22:55    146s] 
[12/04 15:22:55    146s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:22:55    146s] Deleting Lib Analyzer.
[12/04 15:22:55    146s] 
[12/04 15:22:55    146s] TimeStamp Deleting Cell Server End ...
[12/04 15:22:55    146s] *** Finished optDesign ***
[12/04 15:22:55    146s] 
[12/04 15:22:55    146s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:10 real=  0:01:11)
[12/04 15:22:55    146s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[12/04 15:22:55    146s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[12/04 15:22:55    146s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.8 real=0:00:04.8)
[12/04 15:22:55    146s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:22.4 real=0:00:22.4)
[12/04 15:22:55    146s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:07.5 real=0:00:07.5)
[12/04 15:22:55    146s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:13.3 real=0:00:13.3)
[12/04 15:22:55    146s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[12/04 15:22:55    146s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:22:55    146s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:22:55    146s] clean pInstBBox. size 0
[12/04 15:22:55    146s] All LLGs are deleted
[12/04 15:22:55    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2636.6M
[12/04 15:22:55    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2636.6M
[12/04 15:22:55    146s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:22:55    146s] VSMManager cleared!
[12/04 15:22:55    146s] **place_opt_design ... cpu = 0:01:08, real = 0:01:09, mem = 2583.6M **
[12/04 15:22:55    146s] *** Finished GigaPlace ***
[12/04 15:22:55    146s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:22:55    146s] *** place_opt_design #1 [finish] : cpu/real = 0:01:07.5/0:01:08.8 (1.0), totSession cpu/real = 0:02:26.6/0:15:30.2 (0.2), mem = 2583.6M
[12/04 15:22:55    146s] 
[12/04 15:22:55    146s] =============================================================================================
[12/04 15:22:55    146s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/04 15:22:55    146s] =============================================================================================
[12/04 15:22:55    146s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:22:55    146s] ---------------------------------------------------------------------------------------------
[12/04 15:22:55    146s] [ InitOpt                ]      1   0:00:03.3  (   4.8 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 15:22:55    146s] [ WnsOpt                 ]      1   0:00:07.3  (  10.7 % )     0:00:07.5 /  0:00:07.5    1.0
[12/04 15:22:55    146s] [ TnsOpt                 ]      3   0:00:16.6  (  24.2 % )     0:00:17.0 /  0:00:16.9    1.0
[12/04 15:22:55    146s] [ GlobalOpt              ]      1   0:00:04.2  (   6.0 % )     0:00:04.2 /  0:00:04.2    1.0
[12/04 15:22:55    146s] [ DrvOpt                 ]      3   0:00:02.8  (   4.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 15:22:55    146s] [ SimplifyNetlist        ]      1   0:00:02.0  (   3.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:22:55    146s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[12/04 15:22:55    146s] [ AreaOpt                ]      2   0:00:04.5  (   6.6 % )     0:00:04.7 /  0:00:04.7    1.0
[12/04 15:22:55    146s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:22:55    146s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:55    146s] [ IncrReplace            ]      1   0:00:22.4  (  32.6 % )     0:00:22.8 /  0:00:22.8    1.0
[12/04 15:22:55    146s] [ RefinePlace            ]      4   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:22:55    146s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 15:22:55    146s] [ ExtractRC              ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:22:55    146s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:22:55    146s] [ FullDelayCalc          ]      3   0:00:01.1  (   1.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/04 15:22:55    146s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.0 /  0:00:00.7    0.4
[12/04 15:22:55    146s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:22:55    146s] [ DrvReport              ]      2   0:00:01.3  (   2.0 % )     0:00:01.3 /  0:00:00.1    0.1
[12/04 15:22:55    146s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 15:22:55    146s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:55    146s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:55    146s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:22:55    146s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:55    146s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:22:55    146s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:22:55    146s] [ MISC                   ]          0:00:00.8  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:22:55    146s] ---------------------------------------------------------------------------------------------
[12/04 15:22:55    146s]  place_opt_design #1 TOTAL          0:01:08.8  ( 100.0 % )     0:01:08.8 /  0:01:07.5    1.0
[12/04 15:22:55    146s] ---------------------------------------------------------------------------------------------
[12/04 15:22:55    146s] 
[12/04 15:23:29    148s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:23:29    148s] <CMD> optDesign -preCTS
[12/04 15:23:29    148s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1743.9M, totSessionCpu=0:02:28 **
[12/04 15:23:29    148s] Executing: place_opt_design -opt
[12/04 15:23:29    148s] **INFO: User settings:
[12/04 15:23:29    148s] setExtractRCMode -engine                    preRoute
[12/04 15:23:29    148s] setDelayCalMode -enable_high_fanout         true
[12/04 15:23:29    148s] setDelayCalMode -eng_copyNetPropToNewNet    true
[12/04 15:23:29    148s] setDelayCalMode -engine                     aae
[12/04 15:23:29    148s] setDelayCalMode -ignoreNetLoad              false
[12/04 15:23:29    148s] setDelayCalMode -socv_accuracy_mode         low
[12/04 15:23:29    148s] setOptMode -activeHoldViews                 { av_func_mode_min }
[12/04 15:23:29    148s] setOptMode -activeSetupViews                { av_func_mode_max }
[12/04 15:23:29    148s] setOptMode -autoSetupViews                  { av_func_mode_max}
[12/04 15:23:29    148s] setOptMode -autoTDGRSetupViews              { av_func_mode_max}
[12/04 15:23:29    148s] setOptMode -drcMargin                       0
[12/04 15:23:29    148s] setOptMode -fixCap                          true
[12/04 15:23:29    148s] setOptMode -fixDrc                          true
[12/04 15:23:29    148s] setOptMode -fixFanoutLoad                   true
[12/04 15:23:29    148s] setOptMode -fixTran                         true
[12/04 15:23:29    148s] setOptMode -optimizeFF                      true
[12/04 15:23:29    148s] setOptMode -setupTargetSlack                0
[12/04 15:23:29    148s] setPlaceMode -place_design_floorplan_mode   false
[12/04 15:23:29    148s] setPlaceMode -place_detail_preroute_as_obs  {5 6}
[12/04 15:23:29    148s] setAnalysisMode -analysisType               single
[12/04 15:23:29    148s] setAnalysisMode -checkType                  setup
[12/04 15:23:29    148s] setAnalysisMode -clkSrcPath                 true
[12/04 15:23:29    148s] setAnalysisMode -clockPropagation           forcedIdeal
[12/04 15:23:29    148s] setAnalysisMode -usefulSkew                 true
[12/04 15:23:29    148s] setAnalysisMode -virtualIPO                 false
[12/04 15:23:29    148s] 
[12/04 15:23:29    148s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:02:28.5/0:16:04.8 (0.2), mem = 2584.2M
[12/04 15:23:29    148s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:23:29    148s] *** Starting GigaPlace ***
[12/04 15:23:29    148s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:23:29    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.2M
[12/04 15:23:29    148s] z: 2, totalTracks: 1
[12/04 15:23:29    148s] z: 4, totalTracks: 1
[12/04 15:23:29    148s] z: 6, totalTracks: 1
[12/04 15:23:29    148s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:29    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2575.5M
[12/04 15:23:29    148s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2575.5M
[12/04 15:23:29    148s] Core basic site is core_5040
[12/04 15:23:29    148s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2575.5M
[12/04 15:23:29    148s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.008, MEM:2575.5M
[12/04 15:23:29    148s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:23:29    148s] SiteArray: use 9,072,640 bytes
[12/04 15:23:29    148s] SiteArray: current memory after site array memory allocation 2584.2M
[12/04 15:23:29    148s] SiteArray: FP blocked sites are writable
[12/04 15:23:29    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:23:29    148s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.057, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.091, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:     Starting CMU at level 3, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2584.2M
[12/04 15:23:29    148s] 
[12/04 15:23:29    148s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:29    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2584.2M
[12/04 15:23:29    148s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2584.2MB).
[12/04 15:23:29    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.120, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2584.2M
[12/04 15:23:29    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2584.2M
[12/04 15:23:30    148s] All LLGs are deleted
[12/04 15:23:30    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2584.2M
[12/04 15:23:30    148s] *** GlobalPlace #2 [begin] : totSession cpu/real = 0:02:28.6/0:16:04.9 (0.2), mem = 2584.2M
[12/04 15:23:30    148s] VSMManager cleared!
[12/04 15:23:30    148s] *** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:28.6/0:16:04.9 (0.2), mem = 2584.2M
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] =============================================================================================
[12/04 15:23:30    148s]  Step TAT Report for GlobalPlace #2                                             20.15-s105_1
[12/04 15:23:30    148s] =============================================================================================
[12/04 15:23:30    148s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:23:30    148s] ---------------------------------------------------------------------------------------------
[12/04 15:23:30    148s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:30    148s] ---------------------------------------------------------------------------------------------
[12/04 15:23:30    148s]  GlobalPlace #2 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:30    148s] ---------------------------------------------------------------------------------------------
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1744.0M, totSessionCpu=0:02:29 **
[12/04 15:23:30    148s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 15:23:30    148s] *** InitOpt #2 [begin] : totSession cpu/real = 0:02:28.6/0:16:04.9 (0.2), mem = 2584.2M
[12/04 15:23:30    148s] GigaOpt running with 1 threads.
[12/04 15:23:30    148s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:23:30    148s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.2M
[12/04 15:23:30    148s] z: 2, totalTracks: 1
[12/04 15:23:30    148s] z: 4, totalTracks: 1
[12/04 15:23:30    148s] z: 6, totalTracks: 1
[12/04 15:23:30    148s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:30    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2584.2M
[12/04 15:23:30    148s] Core basic site is core_5040
[12/04 15:23:30    148s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2584.2M
[12/04 15:23:30    148s] Fast DP-INIT is on for default
[12/04 15:23:30    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:23:30    148s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:     Starting CMU at level 3, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2584.2M
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:30    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2584.2M
[12/04 15:23:30    148s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2584.2MB).
[12/04 15:23:30    148s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2584.2M
[12/04 15:23:30    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2584.2M
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:23:30    148s] Summary for sequential cells identification: 
[12/04 15:23:30    148s]   Identified SBFF number: 42
[12/04 15:23:30    148s]   Identified MBFF number: 0
[12/04 15:23:30    148s]   Identified SB Latch number: 0
[12/04 15:23:30    148s]   Identified MB Latch number: 0
[12/04 15:23:30    148s]   Not identified SBFF number: 10
[12/04 15:23:30    148s]   Not identified MBFF number: 0
[12/04 15:23:30    148s]   Not identified SB Latch number: 0
[12/04 15:23:30    148s]   Not identified MB Latch number: 0
[12/04 15:23:30    148s]   Number of sequential cells which are not FFs: 27
[12/04 15:23:30    148s]  Visiting view : av_func_mode_max
[12/04 15:23:30    148s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:23:30    148s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:23:30    148s]  Visiting view : av_func_mode_min
[12/04 15:23:30    148s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:23:30    148s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:23:30    148s] TLC MultiMap info (StdDelay):
[12/04 15:23:30    148s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:23:30    148s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:23:30    148s]  Setting StdDelay to: 53.6ps
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] Creating Lib Analyzer ...
[12/04 15:23:30    148s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:23:30    148s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:23:30    148s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:23:30    148s] 
[12/04 15:23:30    148s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:31    150s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:30 mem=2606.2M
[12/04 15:23:31    150s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:30 mem=2606.2M
[12/04 15:23:31    150s] Creating Lib Analyzer, finished. 
[12/04 15:23:31    150s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:23:31    150s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:23:31    150s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:23:31    150s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:23:31    150s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:23:31    150s] 	...
[12/04 15:23:31    150s] 	Reporting only the 20 first cells found...
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1748.6M, totSessionCpu=0:02:30 **
[12/04 15:23:31    150s] *** optDesign -preCTS ***
[12/04 15:23:31    150s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:23:31    150s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:23:31    150s] Hold Target Slack: user slack 0
[12/04 15:23:31    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2606.2M
[12/04 15:23:31    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2606.2M
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:23:31    150s] Deleting Lib Analyzer.
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Deleting Cell Server End ...
[12/04 15:23:31    150s] Multi-VT timing optimization disabled based on library information.
[12/04 15:23:31    150s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:23:31    150s] Summary for sequential cells identification: 
[12/04 15:23:31    150s]   Identified SBFF number: 42
[12/04 15:23:31    150s]   Identified MBFF number: 0
[12/04 15:23:31    150s]   Identified SB Latch number: 0
[12/04 15:23:31    150s]   Identified MB Latch number: 0
[12/04 15:23:31    150s]   Not identified SBFF number: 10
[12/04 15:23:31    150s]   Not identified MBFF number: 0
[12/04 15:23:31    150s]   Not identified SB Latch number: 0
[12/04 15:23:31    150s]   Not identified MB Latch number: 0
[12/04 15:23:31    150s]   Number of sequential cells which are not FFs: 27
[12/04 15:23:31    150s]  Visiting view : av_func_mode_max
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:23:31    150s]  Visiting view : av_func_mode_min
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:23:31    150s] TLC MultiMap info (StdDelay):
[12/04 15:23:31    150s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:23:31    150s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:23:31    150s]  Setting StdDelay to: 53.6ps
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Deleting Cell Server End ...
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] Creating Lib Analyzer ...
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:23:31    150s] Summary for sequential cells identification: 
[12/04 15:23:31    150s]   Identified SBFF number: 42
[12/04 15:23:31    150s]   Identified MBFF number: 0
[12/04 15:23:31    150s]   Identified SB Latch number: 0
[12/04 15:23:31    150s]   Identified MB Latch number: 0
[12/04 15:23:31    150s]   Not identified SBFF number: 10
[12/04 15:23:31    150s]   Not identified MBFF number: 0
[12/04 15:23:31    150s]   Not identified SB Latch number: 0
[12/04 15:23:31    150s]   Not identified MB Latch number: 0
[12/04 15:23:31    150s]   Number of sequential cells which are not FFs: 27
[12/04 15:23:31    150s]  Visiting view : av_func_mode_max
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:23:31    150s]  Visiting view : av_func_mode_min
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:23:31    150s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:23:31    150s] TLC MultiMap info (StdDelay):
[12/04 15:23:31    150s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:23:31    150s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:23:31    150s]  Setting StdDelay to: 53.6ps
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:23:31    150s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:23:31    150s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:23:31    150s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:23:31    150s] 
[12/04 15:23:31    150s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:33    151s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:32 mem=2606.2M
[12/04 15:23:33    151s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:32 mem=2606.2M
[12/04 15:23:33    151s] Creating Lib Analyzer, finished. 
[12/04 15:23:33    151s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2606.2M
[12/04 15:23:33    151s] All LLGs are deleted
[12/04 15:23:33    151s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2606.2M
[12/04 15:23:33    151s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2606.2M
[12/04 15:23:33    151s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2606.2M
[12/04 15:23:33    151s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=2606.2M
[12/04 15:23:33    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=2606.2M
[12/04 15:23:33    151s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Import and model ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Create place DB ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Import place data ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read instances and placement ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Number of ignored instance 0
[12/04 15:23:33    151s] (I)       Number of inbound cells 124
[12/04 15:23:33    151s] (I)       Number of opened ILM blockages 0
[12/04 15:23:33    151s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:23:33    151s] (I)       numMoveCells=1597, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:23:33    151s] (I)       cell height: 5040, count: 1597
[12/04 15:23:33    151s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read nets ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Number of nets = 1699 ( 0 ignored )
[12/04 15:23:33    151s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Read rows... (mem=2606.2M)
[12/04 15:23:33    151s] (I)       Done Read rows (cpu=0.000s, mem=2606.2M)
[12/04 15:23:33    151s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:23:33    151s] (I)       Read module constraints... (mem=2606.2M)
[12/04 15:23:33    151s] (I)       Done Read module constraints (cpu=0.000s, mem=2606.2M)
[12/04 15:23:33    151s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Create route DB ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       == Non-default Options ==
[12/04 15:23:33    151s] (I)       Maximum routing layer                              : 6
[12/04 15:23:33    151s] (I)       Buffering-aware routing                            : true
[12/04 15:23:33    151s] (I)       Spread congestion away from blockages              : true
[12/04 15:23:33    151s] (I)       Number of threads                                  : 1
[12/04 15:23:33    151s] (I)       Overflow penalty cost                              : 10
[12/04 15:23:33    151s] (I)       Punch through distance                             : 9134.390000
[12/04 15:23:33    151s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:23:33    151s] (I)       Method to set GCell size                           : row
[12/04 15:23:33    151s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:23:33    151s] (I)       Started Import route data (1T) ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       ============== Pin Summary ==============
[12/04 15:23:33    151s] (I)       +-------+--------+---------+------------+
[12/04 15:23:33    151s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:23:33    151s] (I)       +-------+--------+---------+------------+
[12/04 15:23:33    151s] (I)       |     1 |   5915 |  100.00 |        Pin |
[12/04 15:23:33    151s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:23:33    151s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:23:33    151s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:23:33    151s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:23:33    151s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:23:33    151s] (I)       +-------+--------+---------+------------+
[12/04 15:23:33    151s] (I)       Use row-based GCell size
[12/04 15:23:33    151s] (I)       Use row-based GCell align
[12/04 15:23:33    151s] (I)       GCell unit size   : 5040
[12/04 15:23:33    151s] (I)       GCell multiplier  : 1
[12/04 15:23:33    151s] (I)       GCell row height  : 5040
[12/04 15:23:33    151s] (I)       Actual row height : 5040
[12/04 15:23:33    151s] (I)       GCell align ref   : 340380 341600
[12/04 15:23:33    151s] [NR-eGR] Track table information for default rule: 
[12/04 15:23:33    151s] [NR-eGR] metal1 has no routable track
[12/04 15:23:33    151s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:23:33    151s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:23:33    151s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:23:33    151s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:23:33    151s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:23:33    151s] (I)       =================== Default via ====================
[12/04 15:23:33    151s] (I)       +---+------------------+---------------------------+
[12/04 15:23:33    151s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:23:33    151s] (I)       +---+------------------+---------------------------+
[12/04 15:23:33    151s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:23:33    151s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:23:33    151s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:23:33    151s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:23:33    151s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:23:33    151s] (I)       +---+------------------+---------------------------+
[12/04 15:23:33    151s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read routing blockages ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read instance blockages ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read PG blockages ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] [NR-eGR] Read 123380 PG shapes
[12/04 15:23:33    151s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read boundary cut boxes ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:23:33    151s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:23:33    151s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:23:33    151s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:23:33    151s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:23:33    151s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read blackboxes ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:23:33    151s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read prerouted ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:23:33    151s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read unlegalized nets ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read nets ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] [NR-eGR] Read numTotalNets=1699  numIgnoredNets=0
[12/04 15:23:33    151s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Set up via pillars ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       early_global_route_priority property id does not exist.
[12/04 15:23:33    151s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Initialize 3D grid graph ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Model blockages into capacity
[12/04 15:23:33    151s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:23:33    151s] (I)       Started Initialize 3D capacity ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:23:33    151s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:23:33    151s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:23:33    151s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:23:33    151s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:23:33    151s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       -- layer congestion ratio --
[12/04 15:23:33    151s] (I)       Layer 1 : 0.100000
[12/04 15:23:33    151s] (I)       Layer 2 : 0.700000
[12/04 15:23:33    151s] (I)       Layer 3 : 0.700000
[12/04 15:23:33    151s] (I)       Layer 4 : 0.700000
[12/04 15:23:33    151s] (I)       Layer 5 : 0.700000
[12/04 15:23:33    151s] (I)       Layer 6 : 0.700000
[12/04 15:23:33    151s] (I)       ----------------------------
[12/04 15:23:33    151s] (I)       Number of ignored nets                =      0
[12/04 15:23:33    151s] (I)       Number of connected nets              =      0
[12/04 15:23:33    151s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:23:33    151s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:23:33    151s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:23:33    151s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Started Read aux data ( Curr Mem: 2606.20 MB )
[12/04 15:23:33    151s] (I)       Constructing bin map
[12/04 15:23:33    151s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:23:33    152s] (I)       Done constructing bin map
[12/04 15:23:33    152s] (I)       Finished Read aux data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2614.39 MB )
[12/04 15:23:33    152s] (I)       Started Others data preparation ( Curr Mem: 2614.39 MB )
[12/04 15:23:33    152s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:23:33    152s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2614.39 MB )
[12/04 15:23:33    152s] (I)       Started Create route kernel ( Curr Mem: 2614.39 MB )
[12/04 15:23:33    152s] (I)       Ndr track 0 does not exist
[12/04 15:23:33    152s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:23:33    152s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:23:33    152s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:23:33    152s] (I)       Site width          :   620  (dbu)
[12/04 15:23:33    152s] (I)       Row height          :  5040  (dbu)
[12/04 15:23:33    152s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:23:33    152s] (I)       GCell width         :  5040  (dbu)
[12/04 15:23:33    152s] (I)       GCell height        :  5040  (dbu)
[12/04 15:23:33    152s] (I)       Grid                :   661   656     6
[12/04 15:23:33    152s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:23:33    152s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:23:33    152s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:23:33    152s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:23:33    152s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:23:33    152s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:23:33    152s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:23:33    152s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:23:33    152s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:23:33    152s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:23:33    152s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:23:33    152s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:23:33    152s] (I)       --------------------------------------------------------
[12/04 15:23:33    152s] 
[12/04 15:23:33    152s] [NR-eGR] ============ Routing rule table ============
[12/04 15:23:33    152s] [NR-eGR] Rule id: 0  Nets: 1612 
[12/04 15:23:33    152s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:23:33    152s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:23:33    152s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:23:33    152s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:23:33    152s] [NR-eGR] ========================================
[12/04 15:23:33    152s] [NR-eGR] 
[12/04 15:23:33    152s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:23:33    152s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:23:33    152s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:23:33    152s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:23:33    152s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:23:33    152s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:23:33    152s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Finished Import and model ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Reset routing kernel
[12/04 15:23:33    152s] (I)       Started Global Routing ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Started Initialization ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       totalPins=5741  totalGlobalPin=5548 (96.64%)
[12/04 15:23:33    152s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Started Net group 1 ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Started Generate topology ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:23:33    152s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1a Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1a ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Started Pattern routing (1T) ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:23:33    152s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:33    152s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1b Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1b ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2638.39 MB )
[12/04 15:23:33    152s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:33    152s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:23:33    152s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1c Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1c ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Two level routing ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Level2 Grid: 133 x 132
[12/04 15:23:33    152s] (I)       Started Two Level Routing ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:33    152s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1d Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1d ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Detoured routing ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:33    152s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1e Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1e ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Route legalization ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:33    152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:23:33    152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1l Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1l ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Layer assignment (1T) ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Net group 2 ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Generate topology ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Generate topology ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:23:33    152s] (I)       #blocked areas for congestion spreading : 251
[12/04 15:23:33    152s] [NR-eGR] Layer group 2: route 1611 net(s) in layer range [2, 6]
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1a Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1a ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Pattern routing (1T) ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:23:33    152s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Usage: 46484 = (23170 H, 23314 V) = (0.38% H, 0.37% V) = (1.168e+05um H, 1.175e+05um V)
[12/04 15:23:33    152s] (I)       Started Add via demand to 2D ( Curr Mem: 2641.70 MB )
[12/04 15:23:33    152s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1b Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1b ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Usage: 46484 = (23170 H, 23314 V) = (0.38% H, 0.37% V) = (1.168e+05um H, 1.175e+05um V)
[12/04 15:23:33    152s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.342794e+05um
[12/04 15:23:33    152s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:23:33    152s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:23:33    152s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1c Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1c ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Two level routing ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Level2 Grid: 133 x 132
[12/04 15:23:33    152s] (I)       Started Two Level Routing ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Usage: 46484 = (23170 H, 23314 V) = (0.38% H, 0.37% V) = (1.168e+05um H, 1.175e+05um V)
[12/04 15:23:33    152s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1d Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1d ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Detoured routing ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Usage: 46484 = (23170 H, 23314 V) = (0.38% H, 0.37% V) = (1.168e+05um H, 1.175e+05um V)
[12/04 15:23:33    152s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1e Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1e ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Route legalization ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Usage: 46484 = (23170 H, 23314 V) = (0.38% H, 0.37% V) = (1.168e+05um H, 1.175e+05um V)
[12/04 15:23:33    152s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.342794e+05um
[12/04 15:23:33    152s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] (I)       ============  Phase 1l Route ============
[12/04 15:23:33    152s] (I)       Started Phase 1l ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Layer assignment (1T) ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Net group 2 ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Clean cong LA ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:23:33    152s] (I)       Layer  2:    2686440     22973         2      719167     2800337    (20.43%) 
[12/04 15:23:33    152s] (I)       Layer  3:    3009961     22438        21      780804     3115836    (20.04%) 
[12/04 15:23:33    152s] (I)       Layer  4:    3016297      2810         0      369472     3150032    (10.50%) 
[12/04 15:23:33    152s] (I)       Layer  5:    3176863      1031         1      526122     3370518    (13.50%) 
[12/04 15:23:33    152s] (I)       Layer  6:     705286        34         0      135289      744586    (15.38%) 
[12/04 15:23:33    152s] (I)       Total:      12594847     49286        24     2530854    13181309    (16.11%) 
[12/04 15:23:33    152s] (I)       
[12/04 15:23:33    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:23:33    152s] [NR-eGR]                        OverCon           OverCon            
[12/04 15:23:33    152s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 15:23:33    152s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/04 15:23:33    152s] [NR-eGR] ---------------------------------------------------------------
[12/04 15:23:33    152s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:33    152s] [NR-eGR]  metal2  (2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:33    152s] [NR-eGR]  metal3  (3)        17( 0.00%)         1( 0.00%)   ( 0.01%) 
[12/04 15:23:33    152s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:33    152s] [NR-eGR]  metal5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:33    152s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:33    152s] [NR-eGR] ---------------------------------------------------------------
[12/04 15:23:33    152s] [NR-eGR] Total               20( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/04 15:23:33    152s] [NR-eGR] 
[12/04 15:23:33    152s] (I)       Finished Global Routing ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Export 3D cong map ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:23:33    152s] (I)       Started Export 2D cong map ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:23:33    152s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:23:33    152s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       ============= Track Assignment ============
[12/04 15:23:33    152s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Track Assignment (1T) ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:23:33    152s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Run Multi-thread track assignment
[12/04 15:23:33    152s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Export ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Started Export DB wires ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Started Export all nets ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Started Set wire vias ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:23:33    152s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5741
[12/04 15:23:33    152s] [NR-eGR] metal2  (2V) length: 1.059881e+05um, number of vias: 8171
[12/04 15:23:33    152s] [NR-eGR] metal3  (3H) length: 1.123502e+05um, number of vias: 879
[12/04 15:23:33    152s] [NR-eGR] metal4  (4V) length: 1.377483e+04um, number of vias: 167
[12/04 15:23:33    152s] [NR-eGR] metal5  (5H) length: 5.285540e+03um, number of vias: 10
[12/04 15:23:33    152s] [NR-eGR] metal6  (6V) length: 1.663200e+02um, number of vias: 0
[12/04 15:23:33    152s] [NR-eGR] Total length: 2.375649e+05um, number of vias: 14968
[12/04 15:23:33    152s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:23:33    152s] [NR-eGR] Total eGR-routed clock nets wire length: 5.251630e+03um 
[12/04 15:23:33    152s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:23:33    152s] (I)       Started Update net boxes ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Started Update timing ( Curr Mem: 2648.33 MB )
[12/04 15:23:33    152s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2638.81 MB )
[12/04 15:23:33    152s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2638.81 MB )
[12/04 15:23:33    152s] (I)       Started Postprocess design ( Curr Mem: 2638.81 MB )
[12/04 15:23:33    152s] Saved RC grid cleaned up.
[12/04 15:23:33    152s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2605.81 MB )
[12/04 15:23:33    152s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 2605.81 MB )
[12/04 15:23:33    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=2592.8M
[12/04 15:23:33    152s] 
[12/04 15:23:33    152s] Trim Metal Layers:
[12/04 15:23:33    152s] LayerId::1 widthSet size::4
[12/04 15:23:33    152s] LayerId::2 widthSet size::4
[12/04 15:23:33    152s] LayerId::3 widthSet size::4
[12/04 15:23:33    152s] LayerId::4 widthSet size::4
[12/04 15:23:33    152s] LayerId::5 widthSet size::4
[12/04 15:23:33    152s] LayerId::6 widthSet size::2
[12/04 15:23:33    152s] Updating RC grid for preRoute extraction ...
[12/04 15:23:33    152s] eee: pegSigSF::1.070000
[12/04 15:23:33    152s] Initializing multi-corner capacitance tables ... 
[12/04 15:23:33    152s] Initializing multi-corner resistance tables ...
[12/04 15:23:33    152s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:23:33    152s] eee: l::2 avDens::0.032742 usedTrk::5050.757537 availTrk::154258.119100 sigTrk::5050.757537
[12/04 15:23:33    152s] eee: l::3 avDens::0.032793 usedTrk::5217.601593 availTrk::159108.047068 sigTrk::5217.601593
[12/04 15:23:33    152s] eee: l::4 avDens::0.041789 usedTrk::303.589484 availTrk::7264.869644 sigTrk::303.589484
[12/04 15:23:33    152s] eee: l::5 avDens::0.001931 usedTrk::353.919451 availTrk::183293.647211 sigTrk::353.919451
[12/04 15:23:33    152s] eee: l::6 avDens::0.005854 usedTrk::262.648024 availTrk::44865.323638 sigTrk::262.648024
[12/04 15:23:33    152s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:33    152s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280112 ; uaWl: 0.993539 ; uaWlH: 0.074472 ; aWlH: 0.006460 ; Pmax: 0.815800 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:23:33    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=2592.8M
[12/04 15:23:33    152s] Extraction called for design 'CHIP' of instances=1721 and nets=1704 using extraction engine 'preRoute' .
[12/04 15:23:33    152s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:23:33    152s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:23:33    152s] PreRoute RC Extraction called for design CHIP.
[12/04 15:23:33    152s] RC Extraction called in multi-corner(1) mode.
[12/04 15:23:33    152s] RCMode: PreRoute
[12/04 15:23:33    152s]       RC Corner Indexes            0   
[12/04 15:23:33    152s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:23:33    152s] Resistance Scaling Factor    : 1.00000 
[12/04 15:23:33    152s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:23:33    152s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:23:33    152s] Shrink Factor                : 1.00000
[12/04 15:23:33    152s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:23:33    152s] Using capacitance table file ...
[12/04 15:23:33    152s] 
[12/04 15:23:33    152s] Trim Metal Layers:
[12/04 15:23:33    152s] LayerId::1 widthSet size::4
[12/04 15:23:33    152s] LayerId::2 widthSet size::4
[12/04 15:23:33    152s] LayerId::3 widthSet size::4
[12/04 15:23:33    152s] LayerId::4 widthSet size::4
[12/04 15:23:33    152s] LayerId::5 widthSet size::4
[12/04 15:23:33    152s] LayerId::6 widthSet size::2
[12/04 15:23:33    152s] Updating RC grid for preRoute extraction ...
[12/04 15:23:33    152s] eee: pegSigSF::1.070000
[12/04 15:23:33    152s] Initializing multi-corner capacitance tables ... 
[12/04 15:23:33    152s] Initializing multi-corner resistance tables ...
[12/04 15:23:33    152s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:23:33    152s] eee: l::2 avDens::0.032742 usedTrk::5050.757537 availTrk::154258.119100 sigTrk::5050.757537
[12/04 15:23:33    152s] eee: l::3 avDens::0.032793 usedTrk::5217.601593 availTrk::159108.047068 sigTrk::5217.601593
[12/04 15:23:33    152s] eee: l::4 avDens::0.041789 usedTrk::303.589484 availTrk::7264.869644 sigTrk::303.589484
[12/04 15:23:33    152s] eee: l::5 avDens::0.001931 usedTrk::353.919451 availTrk::183293.647211 sigTrk::353.919451
[12/04 15:23:33    152s] eee: l::6 avDens::0.005854 usedTrk::262.648024 availTrk::44865.323638 sigTrk::262.648024
[12/04 15:23:33    152s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:33    152s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.280112 ; uaWl: 0.993539 ; uaWlH: 0.074472 ; aWlH: 0.006460 ; Pmax: 0.815800 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:23:33    152s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2592.812M)
[12/04 15:23:33    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2592.8M
[12/04 15:23:33    152s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2592.8M
[12/04 15:23:33    152s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2592.8M
[12/04 15:23:33    152s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2592.8M
[12/04 15:23:33    152s] Fast DP-INIT is on for default
[12/04 15:23:33    152s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2592.8M
[12/04 15:23:33    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2592.8M
[12/04 15:23:33    152s] Starting delay calculation for Setup views
[12/04 15:23:34    152s] #################################################################################
[12/04 15:23:34    152s] # Design Stage: PreRoute
[12/04 15:23:34    152s] # Design Name: CHIP
[12/04 15:23:34    152s] # Design Mode: 90nm
[12/04 15:23:34    152s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:23:34    152s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:23:34    152s] # Signoff Settings: SI Off 
[12/04 15:23:34    152s] #################################################################################
[12/04 15:23:34    152s] Calculate delays in Single mode...
[12/04 15:23:34    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 2608.4M, InitMEM = 2608.4M)
[12/04 15:23:34    152s] Start delay calculation (fullDC) (1 T). (MEM=2608.35)
[12/04 15:23:34    152s] End AAE Lib Interpolated Model. (MEM=2608.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:23:34    153s] Total number of fetched objects 1715
[12/04 15:23:34    153s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:23:34    153s] End delay calculation. (MEM=2616.77 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:23:34    153s] End delay calculation (fullDC). (MEM=2616.77 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:23:34    153s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2616.8M) ***
[12/04 15:23:34    153s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:33 mem=2616.8M)
[12/04 15:23:34    153s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.881  |
|           TNS (ns):| -65.533 |
|    Violating Paths:|   99    |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.707%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1749.5M, totSessionCpu=0:02:33 **
[12/04 15:23:34    153s] *** InitOpt #2 [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:02:33.1/0:16:09.3 (0.2), mem = 2584.0M
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] =============================================================================================
[12/04 15:23:34    153s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/04 15:23:34    153s] =============================================================================================
[12/04 15:23:34    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:23:34    153s] ---------------------------------------------------------------------------------------------
[12/04 15:23:34    153s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:34    153s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  13.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:23:34    153s] [ ExtractRC              ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:23:34    153s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:23:34    153s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:23:34    153s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:23:34    153s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:34    153s] [ DrvReport              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:23:34    153s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.8
[12/04 15:23:34    153s] [ LibAnalyzerInit        ]      2   0:00:03.0  (  67.5 % )     0:00:03.0 /  0:00:03.0    1.0
[12/04 15:23:34    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:34    153s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:34    153s] [ MISC                   ]          0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    0.9
[12/04 15:23:34    153s] ---------------------------------------------------------------------------------------------
[12/04 15:23:34    153s]  InitOpt #2 TOTAL                   0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 15:23:34    153s] ---------------------------------------------------------------------------------------------
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:23:34    153s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:23:34    153s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.0M
[12/04 15:23:34    153s] z: 2, totalTracks: 1
[12/04 15:23:34    153s] z: 4, totalTracks: 1
[12/04 15:23:34    153s] z: 6, totalTracks: 1
[12/04 15:23:34    153s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:34    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:     Starting CMU at level 3, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2584.0M
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:34    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2584.0M
[12/04 15:23:34    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2584.0MB).
[12/04 15:23:34    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:2584.0M
[12/04 15:23:34    153s] TotalInstCnt at PhyDesignMc Initialization: 1,597
[12/04 15:23:34    153s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2584.0M
[12/04 15:23:34    153s] TotalInstCnt at PhyDesignMc Destruction: 1,597
[12/04 15:23:34    153s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:23:34    153s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.0M
[12/04 15:23:34    153s] z: 2, totalTracks: 1
[12/04 15:23:34    153s] z: 4, totalTracks: 1
[12/04 15:23:34    153s] z: 6, totalTracks: 1
[12/04 15:23:34    153s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:34    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:     Starting CMU at level 3, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2584.0M
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:34    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2584.0M
[12/04 15:23:34    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2584.0MB).
[12/04 15:23:34    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2584.0M
[12/04 15:23:34    153s] TotalInstCnt at PhyDesignMc Initialization: 1,597
[12/04 15:23:34    153s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2584.0M
[12/04 15:23:34    153s] TotalInstCnt at PhyDesignMc Destruction: 1,597
[12/04 15:23:34    153s] *** Starting optimizing excluded clock nets MEM= 2584.0M) ***
[12/04 15:23:34    153s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2584.0M) ***
[12/04 15:23:34    153s] The useful skew maximum allowed delay is: 0.3
[12/04 15:23:34    153s] Deleting Lib Analyzer.
[12/04 15:23:34    153s] *** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:02:33.2/0:16:09.5 (0.2), mem = 2584.0M
[12/04 15:23:34    153s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:23:34    153s] Info: 87 io nets excluded
[12/04 15:23:34    153s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:23:34    153s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:23:34    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.12
[12/04 15:23:34    153s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:23:34    153s] ### Creating PhyDesignMc. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.0M
[12/04 15:23:34    153s] z: 2, totalTracks: 1
[12/04 15:23:34    153s] z: 4, totalTracks: 1
[12/04 15:23:34    153s] z: 6, totalTracks: 1
[12/04 15:23:34    153s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:34    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:     Starting CMU at level 3, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2584.0M
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:34    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2584.0M
[12/04 15:23:34    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2584.0M
[12/04 15:23:34    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2584.0MB).
[12/04 15:23:34    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2584.0M
[12/04 15:23:34    153s] TotalInstCnt at PhyDesignMc Initialization: 1,597
[12/04 15:23:34    153s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:33 mem=2584.0M
[12/04 15:23:34    153s] #optDebug: Start CG creation (mem=2584.0M)
[12/04 15:23:34    153s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:23:34    153s] (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgPrt (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgEgp (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgPbk (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgNrb(cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgObs (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgCon (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s]  ...processing cgPdm (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2684.0M)
[12/04 15:23:34    153s] ### Creating RouteCongInterface, started
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] Creating Lib Analyzer ...
[12/04 15:23:34    153s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:23:34    153s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:23:34    153s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:23:34    153s] 
[12/04 15:23:34    153s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:36    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=2700.0M
[12/04 15:23:36    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=2700.0M
[12/04 15:23:36    155s] Creating Lib Analyzer, finished. 
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] #optDebug: {0, 1.000}
[12/04 15:23:36    155s] ### Creating RouteCongInterface, finished
[12/04 15:23:36    155s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2719.1M
[12/04 15:23:36    155s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2719.1M
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] Netlist preparation processing... 
[12/04 15:23:36    155s] Removed 0 instance
[12/04 15:23:36    155s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 15:23:36    155s] *info: Marking 0 isolation instances dont touch
[12/04 15:23:36    155s] *info: Marking 0 level shifter instances dont touch
[12/04 15:23:36    155s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2700.0M
[12/04 15:23:36    155s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2649.0M
[12/04 15:23:36    155s] TotalInstCnt at PhyDesignMc Destruction: 1,597
[12/04 15:23:36    155s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.12
[12/04 15:23:36    155s] *** SimplifyNetlist #2 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:35.3/0:16:11.6 (0.2), mem = 2649.0M
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] =============================================================================================
[12/04 15:23:36    155s]  Step TAT Report for SimplifyNetlist #2                                         20.15-s105_1
[12/04 15:23:36    155s] =============================================================================================
[12/04 15:23:36    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:23:36    155s] ---------------------------------------------------------------------------------------------
[12/04 15:23:36    155s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  76.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:23:36    155s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:36    155s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:23:36    155s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:23:36    155s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:23:36    155s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:36    155s] [ MISC                   ]          0:00:00.3  (  12.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:23:36    155s] ---------------------------------------------------------------------------------------------
[12/04 15:23:36    155s]  SimplifyNetlist #2 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:23:36    155s] ---------------------------------------------------------------------------------------------
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] Active setup views:
[12/04 15:23:36    155s]  av_func_mode_max
[12/04 15:23:36    155s]   Dominating endpoints: 0
[12/04 15:23:36    155s]   Dominating TNS: -0.000
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] Deleting Lib Analyzer.
[12/04 15:23:36    155s] Begin: GigaOpt Global Optimization
[12/04 15:23:36    155s] *info: use new DP (enabled)
[12/04 15:23:36    155s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:23:36    155s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:23:36    155s] Info: 87 io nets excluded
[12/04 15:23:36    155s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:23:36    155s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:02:35.4/0:16:11.7 (0.2), mem = 2649.0M
[12/04 15:23:36    155s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.13
[12/04 15:23:36    155s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:23:36    155s] ### Creating PhyDesignMc. totSessionCpu=0:02:35 mem=2649.0M
[12/04 15:23:36    155s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:23:36    155s] OPERPROF: Starting DPlace-Init at level 1, MEM:2649.0M
[12/04 15:23:36    155s] z: 2, totalTracks: 1
[12/04 15:23:36    155s] z: 4, totalTracks: 1
[12/04 15:23:36    155s] z: 6, totalTracks: 1
[12/04 15:23:36    155s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:36    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2649.0M
[12/04 15:23:36    155s] OPERPROF:     Starting CMU at level 3, MEM:2649.0M
[12/04 15:23:36    155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2649.0M
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:36    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:2649.0M
[12/04 15:23:36    155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2649.0M
[12/04 15:23:36    155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2649.0M
[12/04 15:23:36    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2649.0MB).
[12/04 15:23:36    155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2649.0M
[12/04 15:23:36    155s] TotalInstCnt at PhyDesignMc Initialization: 1,597
[12/04 15:23:36    155s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:35 mem=2649.0M
[12/04 15:23:36    155s] ### Creating RouteCongInterface, started
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] Creating Lib Analyzer ...
[12/04 15:23:36    155s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:23:36    155s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:23:36    155s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:23:36    155s] 
[12/04 15:23:36    155s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:38    157s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:37 mem=2649.0M
[12/04 15:23:38    157s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:37 mem=2649.0M
[12/04 15:23:38    157s] Creating Lib Analyzer, finished. 
[12/04 15:23:38    157s] 
[12/04 15:23:38    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:23:38    157s] 
[12/04 15:23:38    157s] #optDebug: {0, 1.000}
[12/04 15:23:38    157s] ### Creating RouteCongInterface, finished
[12/04 15:23:38    157s] {MG  {5 0 43.8 0.818622} }
[12/04 15:23:38    157s] *info: 87 io nets excluded
[12/04 15:23:38    157s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:23:38    157s] *info: 2 clock nets excluded
[12/04 15:23:38    157s] *info: 3 no-driver nets excluded.
[12/04 15:23:38    157s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2668.1M
[12/04 15:23:38    157s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2668.1M
[12/04 15:23:38    157s] ** GigaOpt Global Opt WNS Slack -0.881  TNS Slack -65.533 
[12/04 15:23:38    157s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:23:38    157s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:23:38    157s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:23:38    157s] |  -0.881| -65.533|    0.71%|   0:00:00.0| 2668.1M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:39    157s] |  -0.881| -65.507|    0.71%|   0:00:01.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:39    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:39    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:39    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:39    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:01.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.507|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    158s] |  -0.881| -65.506|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    159s] |  -0.881| -65.506|    0.71%|   0:00:00.0| 2711.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:23:40    159s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2711.3M) ***
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2711.3M) ***
[12/04 15:23:40    159s] Bottom Preferred Layer:
[12/04 15:23:40    159s] +---------------+------------+----------+
[12/04 15:23:40    159s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:23:40    159s] +---------------+------------+----------+
[12/04 15:23:40    159s] | metal5 (z=5)  |          1 | default  |
[12/04 15:23:40    159s] +---------------+------------+----------+
[12/04 15:23:40    159s] Via Pillar Rule:
[12/04 15:23:40    159s]     None
[12/04 15:23:40    159s] ** GigaOpt Global Opt End WNS Slack -0.881  TNS Slack -65.506 
[12/04 15:23:40    159s] Total-nets :: 1701, Stn-nets :: 90, ratio :: 5.29101 %
[12/04 15:23:40    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2692.3M
[12/04 15:23:40    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:2649.3M
[12/04 15:23:40    159s] TotalInstCnt at PhyDesignMc Destruction: 1,599
[12/04 15:23:40    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.13
[12/04 15:23:40    159s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:02:39.3/0:16:15.6 (0.2), mem = 2649.3M
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] =============================================================================================
[12/04 15:23:40    159s]  Step TAT Report for GlobalOpt #2                                               20.15-s105_1
[12/04 15:23:40    159s] =============================================================================================
[12/04 15:23:40    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:23:40    159s] ---------------------------------------------------------------------------------------------
[12/04 15:23:40    159s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:40    159s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  41.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:23:40    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:40    159s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:23:40    159s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:23:40    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:40    159s] [ TransformInit          ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:23:40    159s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/04 15:23:40    159s] [ OptGetWeight           ]     17   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:23:40    159s] [ OptEval                ]     17   0:00:01.5  (  39.2 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:23:40    159s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:40    159s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:40    159s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:23:40    159s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:23:40    159s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.3
[12/04 15:23:40    159s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 15:23:40    159s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.3
[12/04 15:23:40    159s] [ MISC                   ]          0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.2    1.0
[12/04 15:23:40    159s] ---------------------------------------------------------------------------------------------
[12/04 15:23:40    159s]  GlobalOpt #2 TOTAL                 0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 15:23:40    159s] ---------------------------------------------------------------------------------------------
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] End: GigaOpt Global Optimization
[12/04 15:23:40    159s] *** Timing NOT met, worst failing slack is -0.881
[12/04 15:23:40    159s] *** Check timing (0:00:00.0)
[12/04 15:23:40    159s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:23:40    159s] Deleting Lib Analyzer.
[12/04 15:23:40    159s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:23:40    159s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:23:40    159s] Info: 87 io nets excluded
[12/04 15:23:40    159s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:23:40    159s] ### Creating LA Mngr. totSessionCpu=0:02:39 mem=2649.3M
[12/04 15:23:40    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:39 mem=2649.3M
[12/04 15:23:40    159s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:23:40    159s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:23:40    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=2668.3M
[12/04 15:23:40    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:2668.3M
[12/04 15:23:40    159s] z: 2, totalTracks: 1
[12/04 15:23:40    159s] z: 4, totalTracks: 1
[12/04 15:23:40    159s] z: 6, totalTracks: 1
[12/04 15:23:40    159s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:23:40    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2668.3M
[12/04 15:23:40    159s] OPERPROF:     Starting CMU at level 3, MEM:2668.3M
[12/04 15:23:40    159s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2668.3M
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:23:40    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:2668.3M
[12/04 15:23:40    159s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2668.3M
[12/04 15:23:40    159s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2668.3M
[12/04 15:23:40    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2668.3MB).
[12/04 15:23:40    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2668.3M
[12/04 15:23:40    159s] TotalInstCnt at PhyDesignMc Initialization: 1,599
[12/04 15:23:40    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=2668.3M
[12/04 15:23:40    159s] Begin: Area Reclaim Optimization
[12/04 15:23:40    159s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:02:39.4/0:16:15.7 (0.2), mem = 2668.3M
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] Creating Lib Analyzer ...
[12/04 15:23:40    159s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:23:40    159s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:23:40    159s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:23:40    159s] 
[12/04 15:23:40    159s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:23:42    160s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:41 mem=2670.3M
[12/04 15:23:42    160s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:41 mem=2670.3M
[12/04 15:23:42    160s] Creating Lib Analyzer, finished. 
[12/04 15:23:42    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.14
[12/04 15:23:42    160s] ### Creating RouteCongInterface, started
[12/04 15:23:42    160s] 
[12/04 15:23:42    160s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:23:42    160s] 
[12/04 15:23:42    160s] #optDebug: {0, 1.000}
[12/04 15:23:42    160s] ### Creating RouteCongInterface, finished
[12/04 15:23:42    160s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2670.3M
[12/04 15:23:42    160s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2670.3M
[12/04 15:23:42    161s] Reclaim Optimization WNS Slack -0.881  TNS Slack -65.506 Density 0.71
[12/04 15:23:42    161s] +---------+---------+--------+--------+------------+--------+
[12/04 15:23:42    161s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:23:42    161s] +---------+---------+--------+--------+------------+--------+
[12/04 15:23:42    161s] |    0.71%|        -|  -0.881| -65.506|   0:00:00.0| 2670.3M|
[12/04 15:23:42    161s] |    0.71%|        0|  -0.881| -65.506|   0:00:00.0| 2689.4M|
[12/04 15:23:42    161s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:23:42    161s] |    0.71%|        0|  -0.881| -65.506|   0:00:00.0| 2689.4M|
[12/04 15:23:42    161s] |    0.71%|        1|  -0.881| -65.502|   0:00:00.0| 2708.5M|
[12/04 15:23:42    161s] |    0.71%|       17|  -0.881| -65.474|   0:00:00.0| 2708.5M|
[12/04 15:23:42    161s] |    0.70%|        1|  -0.881| -65.470|   0:00:00.0| 2708.5M|
[12/04 15:23:42    161s] |    0.70%|        0|  -0.881| -65.470|   0:00:00.0| 2708.5M|
[12/04 15:23:42    161s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:23:42    161s] |    0.70%|        0|  -0.881| -65.470|   0:00:00.0| 2708.5M|
[12/04 15:23:42    161s] +---------+---------+--------+--------+------------+--------+
[12/04 15:23:42    161s] Reclaim Optimization End WNS Slack -0.881  TNS Slack -65.471 Density 0.70
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 12 **
[12/04 15:23:42    161s] --------------------------------------------------------------
[12/04 15:23:42    161s] |                                   | Total     | Sequential |
[12/04 15:23:42    161s] --------------------------------------------------------------
[12/04 15:23:42    161s] | Num insts resized                 |      12  |       2    |
[12/04 15:23:42    161s] | Num insts undone                  |       6  |       4    |
[12/04 15:23:42    161s] | Num insts Downsized               |      12  |       2    |
[12/04 15:23:42    161s] | Num insts Samesized               |       0  |       0    |
[12/04 15:23:42    161s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:23:42    161s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 15:23:42    161s] --------------------------------------------------------------
[12/04 15:23:42    161s] Bottom Preferred Layer:
[12/04 15:23:42    161s] +---------------+------------+----------+
[12/04 15:23:42    161s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:23:42    161s] +---------------+------------+----------+
[12/04 15:23:42    161s] | metal5 (z=5)  |          1 | default  |
[12/04 15:23:42    161s] +---------------+------------+----------+
[12/04 15:23:42    161s] Via Pillar Rule:
[12/04 15:23:42    161s]     None
[12/04 15:23:42    161s] End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
[12/04 15:23:42    161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.14
[12/04 15:23:42    161s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:41.5/0:16:17.8 (0.2), mem = 2708.5M
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] =============================================================================================
[12/04 15:23:42    161s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/04 15:23:42    161s] =============================================================================================
[12/04 15:23:42    161s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:23:42    161s] ---------------------------------------------------------------------------------------------
[12/04 15:23:42    161s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:42    161s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  63.9 % )     0:00:01.4 /  0:00:01.3    1.0
[12/04 15:23:42    161s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:42    161s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:23:42    161s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:42    161s] [ OptSingleIteration     ]      7   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.4    1.0
[12/04 15:23:42    161s] [ OptGetWeight           ]    117   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:42    161s] [ OptEval                ]    117   0:00:00.3  (  14.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:23:42    161s] [ OptCommit              ]    117   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:23:42    161s] [ IncrTimingUpdate       ]     14   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:23:42    161s] [ PostCommitDelayUpdate  ]    120   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:23:42    161s] [ IncrDelayCalc          ]     58   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.3
[12/04 15:23:42    161s] [ MISC                   ]          0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 15:23:42    161s] ---------------------------------------------------------------------------------------------
[12/04 15:23:42    161s]  AreaOpt #3 TOTAL                   0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 15:23:42    161s] ---------------------------------------------------------------------------------------------
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] Executing incremental physical updates
[12/04 15:23:42    161s] Executing incremental physical updates
[12/04 15:23:42    161s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2689.4M
[12/04 15:23:42    161s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2651.4M
[12/04 15:23:42    161s] TotalInstCnt at PhyDesignMc Destruction: 1,598
[12/04 15:23:42    161s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2651.42M, totSessionCpu=0:02:41).
[12/04 15:23:42    161s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2651.4M
[12/04 15:23:42    161s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2651.4M
[12/04 15:23:42    161s] **INFO: Flow update: Design is easy to close.
[12/04 15:23:42    161s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:02:41.6/0:16:17.8 (0.2), mem = 2651.4M
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] *** Start incrementalPlace ***
[12/04 15:23:42    161s] User Input Parameters:
[12/04 15:23:42    161s] - Congestion Driven    : On
[12/04 15:23:42    161s] - Timing Driven        : On
[12/04 15:23:42    161s] - Area-Violation Based : On
[12/04 15:23:42    161s] - Start Rollback Level : -5
[12/04 15:23:42    161s] - Legalized            : On
[12/04 15:23:42    161s] - Window Based         : Off
[12/04 15:23:42    161s] - eDen incr mode       : Off
[12/04 15:23:42    161s] - Small incr mode      : Off
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] no activity file in design. spp won't run.
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:23:42    161s] Deleting Lib Analyzer.
[12/04 15:23:42    161s] 
[12/04 15:23:42    161s] TimeStamp Deleting Cell Server End ...
[12/04 15:23:43    161s] Effort level <high> specified for reg2reg path_group
[12/04 15:23:43    161s] No Views given, use default active views for adaptive view pruning
[12/04 15:23:43    161s] SKP will enable view:
[12/04 15:23:43    161s]   av_func_mode_max
[12/04 15:23:43    161s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2651.4M
[12/04 15:23:43    161s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.012, MEM:2651.4M
[12/04 15:23:43    161s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2651.4M
[12/04 15:23:43    161s] Starting Early Global Route congestion estimation: mem = 2651.4M
[12/04 15:23:43    161s] (I)       Started Import and model ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Create place DB ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Import place data ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read instances and placement ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read nets ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Create route DB ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       == Non-default Options ==
[12/04 15:23:43    161s] (I)       Maximum routing layer                              : 6
[12/04 15:23:43    161s] (I)       Number of threads                                  : 1
[12/04 15:23:43    161s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:23:43    161s] (I)       Method to set GCell size                           : row
[12/04 15:23:43    161s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:23:43    161s] (I)       Started Import route data (1T) ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       ============== Pin Summary ==============
[12/04 15:23:43    161s] (I)       +-------+--------+---------+------------+
[12/04 15:23:43    161s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:23:43    161s] (I)       +-------+--------+---------+------------+
[12/04 15:23:43    161s] (I)       |     1 |   5917 |  100.00 |        Pin |
[12/04 15:23:43    161s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:23:43    161s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:23:43    161s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:23:43    161s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:23:43    161s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:23:43    161s] (I)       +-------+--------+---------+------------+
[12/04 15:23:43    161s] (I)       Use row-based GCell size
[12/04 15:23:43    161s] (I)       Use row-based GCell align
[12/04 15:23:43    161s] (I)       GCell unit size   : 5040
[12/04 15:23:43    161s] (I)       GCell multiplier  : 1
[12/04 15:23:43    161s] (I)       GCell row height  : 5040
[12/04 15:23:43    161s] (I)       Actual row height : 5040
[12/04 15:23:43    161s] (I)       GCell align ref   : 340380 341600
[12/04 15:23:43    161s] [NR-eGR] Track table information for default rule: 
[12/04 15:23:43    161s] [NR-eGR] metal1 has no routable track
[12/04 15:23:43    161s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:23:43    161s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:23:43    161s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:23:43    161s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:23:43    161s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:23:43    161s] (I)       =================== Default via ====================
[12/04 15:23:43    161s] (I)       +---+------------------+---------------------------+
[12/04 15:23:43    161s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:23:43    161s] (I)       +---+------------------+---------------------------+
[12/04 15:23:43    161s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:23:43    161s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:23:43    161s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:23:43    161s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:23:43    161s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:23:43    161s] (I)       +---+------------------+---------------------------+
[12/04 15:23:43    161s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read routing blockages ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read instance blockages ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read PG blockages ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] [NR-eGR] Read 123380 PG shapes
[12/04 15:23:43    161s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read boundary cut boxes ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:23:43    161s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:23:43    161s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:23:43    161s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:23:43    161s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:23:43    161s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read blackboxes ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:23:43    161s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read prerouted ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:23:43    161s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read unlegalized nets ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read nets ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] [NR-eGR] Read numTotalNets=1700  numIgnoredNets=0
[12/04 15:23:43    161s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Set up via pillars ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       early_global_route_priority property id does not exist.
[12/04 15:23:43    161s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Model blockages into capacity
[12/04 15:23:43    161s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:23:43    161s] (I)       Started Initialize 3D capacity ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:23:43    161s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:23:43    161s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:23:43    161s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:23:43    161s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:23:43    161s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       -- layer congestion ratio --
[12/04 15:23:43    161s] (I)       Layer 1 : 0.100000
[12/04 15:23:43    161s] (I)       Layer 2 : 0.700000
[12/04 15:23:43    161s] (I)       Layer 3 : 0.700000
[12/04 15:23:43    161s] (I)       Layer 4 : 0.700000
[12/04 15:23:43    161s] (I)       Layer 5 : 0.700000
[12/04 15:23:43    161s] (I)       Layer 6 : 0.700000
[12/04 15:23:43    161s] (I)       ----------------------------
[12/04 15:23:43    161s] (I)       Number of ignored nets                =      0
[12/04 15:23:43    161s] (I)       Number of connected nets              =      0
[12/04 15:23:43    161s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:23:43    161s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:23:43    161s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:23:43    161s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Read aux data ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Others data preparation ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:23:43    161s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Started Create route kernel ( Curr Mem: 2651.42 MB )
[12/04 15:23:43    161s] (I)       Ndr track 0 does not exist
[12/04 15:23:43    161s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:23:43    161s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:23:43    161s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:23:43    161s] (I)       Site width          :   620  (dbu)
[12/04 15:23:43    161s] (I)       Row height          :  5040  (dbu)
[12/04 15:23:43    161s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:23:43    161s] (I)       GCell width         :  5040  (dbu)
[12/04 15:23:43    161s] (I)       GCell height        :  5040  (dbu)
[12/04 15:23:43    161s] (I)       Grid                :   661   656     6
[12/04 15:23:43    161s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:23:43    161s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:23:43    161s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:23:43    161s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:23:43    161s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:23:43    161s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:23:43    161s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:23:43    161s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:23:43    161s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:23:43    161s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:23:43    161s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:23:43    161s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:23:43    161s] (I)       --------------------------------------------------------
[12/04 15:23:43    161s] 
[12/04 15:23:43    161s] [NR-eGR] ============ Routing rule table ============
[12/04 15:23:43    161s] [NR-eGR] Rule id: 0  Nets: 1613 
[12/04 15:23:43    161s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:23:43    161s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:23:43    161s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:23:43    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:23:43    161s] [NR-eGR] ========================================
[12/04 15:23:43    161s] [NR-eGR] 
[12/04 15:23:43    161s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:23:43    161s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:23:43    161s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:23:43    161s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:23:43    161s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:23:43    161s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:23:43    161s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Reset routing kernel
[12/04 15:23:43    161s] (I)       Started Global Routing ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Started Initialization ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       totalPins=5743  totalGlobalPin=5547 (96.59%)
[12/04 15:23:43    161s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Started Net group 1 ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Started Generate topology ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:23:43    161s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1a Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1a ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Started Pattern routing (1T) ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:23:43    161s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:43    161s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1b Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1b ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2675.42 MB )
[12/04 15:23:43    161s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:43    161s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:23:43    161s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1c Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1c ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Two level routing ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Level2 Grid: 133 x 132
[12/04 15:23:43    161s] (I)       Started Two Level Routing ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:43    161s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1d Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1d ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Detoured routing ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:43    161s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1e Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1e ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Route legalization ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:23:43    161s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:23:43    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1l Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1l ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Layer assignment (1T) ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Net group 2 ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Generate topology ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:23:43    161s] [NR-eGR] Layer group 2: route 1612 net(s) in layer range [2, 6]
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1a Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1a ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Pattern routing (1T) ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:23:43    161s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Usage: 46338 = (22968 H, 23370 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:23:43    161s] (I)       Started Add via demand to 2D ( Curr Mem: 2678.73 MB )
[12/04 15:23:43    161s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1b Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1b ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Usage: 46338 = (22968 H, 23370 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:23:43    161s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.335435e+05um
[12/04 15:23:43    161s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:23:43    161s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:23:43    161s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1c Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1c ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Two level routing ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Level2 Grid: 133 x 132
[12/04 15:23:43    161s] (I)       Started Two Level Routing ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Usage: 46338 = (22968 H, 23370 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:23:43    161s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1d Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1d ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Detoured routing ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Usage: 46338 = (22968 H, 23370 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:23:43    161s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1e Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1e ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Route legalization ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Usage: 46338 = (22968 H, 23370 V) = (0.37% H, 0.37% V) = (1.158e+05um H, 1.178e+05um V)
[12/04 15:23:43    161s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.335435e+05um
[12/04 15:23:43    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] (I)       ============  Phase 1l Route ============
[12/04 15:23:43    161s] (I)       Started Phase 1l ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Layer assignment (1T) ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Clean cong LA ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:23:43    161s] (I)       Layer  2:    2686440     22780         3      719167     2800337    (20.43%) 
[12/04 15:23:43    161s] (I)       Layer  3:    3009961     22238        14      780804     3115836    (20.04%) 
[12/04 15:23:43    161s] (I)       Layer  4:    3016297      3065         0      369472     3150032    (10.50%) 
[12/04 15:23:43    161s] (I)       Layer  5:    3176863      1026         1      526122     3370518    (13.50%) 
[12/04 15:23:43    161s] (I)       Layer  6:     705286        21         0      135289      744586    (15.38%) 
[12/04 15:23:43    161s] (I)       Total:      12594847     49130        18     2530854    13181309    (16.11%) 
[12/04 15:23:43    161s] (I)       
[12/04 15:23:43    161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:23:43    161s] [NR-eGR]                        OverCon            
[12/04 15:23:43    161s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:23:43    161s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:23:43    161s] [NR-eGR] ----------------------------------------------
[12/04 15:23:43    161s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR] ----------------------------------------------
[12/04 15:23:43    161s] [NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[12/04 15:23:43    161s] [NR-eGR] 
[12/04 15:23:43    161s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       Started Export 3D cong map ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    161s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:23:43    162s] (I)       Started Export 2D cong map ( Curr Mem: 2685.36 MB )
[12/04 15:23:43    162s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:23:43    162s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:23:43    162s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    162s] (I)       Finished Export 3D cong map ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2685.36 MB )
[12/04 15:23:43    162s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2685.4M
[12/04 15:23:43    162s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.380, REAL:0.376, MEM:2685.4M
[12/04 15:23:43    162s] OPERPROF: Starting HotSpotCal at level 1, MEM:2685.4M
[12/04 15:23:43    162s] [hotspot] +------------+---------------+---------------+
[12/04 15:23:43    162s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:23:43    162s] [hotspot] +------------+---------------+---------------+
[12/04 15:23:43    162s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:23:43    162s] [hotspot] +------------+---------------+---------------+
[12/04 15:23:43    162s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:23:43    162s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:23:43    162s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2685.4M
[12/04 15:23:43    162s] 
[12/04 15:23:43    162s] === incrementalPlace Internal Loop 1 ===
[12/04 15:23:43    162s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:23:43    162s] OPERPROF: Starting IPInitSPData at level 1, MEM:2685.4M
[12/04 15:23:43    162s] z: 2, totalTracks: 1
[12/04 15:23:43    162s] z: 4, totalTracks: 1
[12/04 15:23:43    162s] z: 6, totalTracks: 1
[12/04 15:23:43    162s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:23:43    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2685.4M
[12/04 15:23:43    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.165, MEM:2685.4M
[12/04 15:23:43    162s] OPERPROF:   Starting post-place ADS at level 2, MEM:2685.4M
[12/04 15:23:43    162s] ADSU 0.007 -> 0.007. site 1751998.000 -> 1751998.000. GS 40.320
[12/04 15:23:43    162s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.058, MEM:2685.4M
[12/04 15:23:43    162s] OPERPROF:   Starting spMPad at level 2, MEM:2661.4M
[12/04 15:23:43    162s] OPERPROF:     Starting spContextMPad at level 3, MEM:2661.4M
[12/04 15:23:43    162s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2661.4M
[12/04 15:23:43    162s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.016, MEM:2661.4M
[12/04 15:23:43    162s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2661.4M
[12/04 15:23:43    162s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2661.4M
[12/04 15:23:43    162s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2661.4M
[12/04 15:23:43    162s] no activity file in design. spp won't run.
[12/04 15:23:43    162s] [spp] 0
[12/04 15:23:43    162s] [adp] 0:1:1:3
[12/04 15:23:43    162s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2661.4M
[12/04 15:23:43    162s] SP #FI/SF FL/PI 0/0 1598/0
[12/04 15:23:43    162s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.260, REAL:0.260, MEM:2661.4M
[12/04 15:23:43    162s] PP off. flexM 0
[12/04 15:23:43    162s] OPERPROF: Starting CDPad at level 1, MEM:2661.4M
[12/04 15:23:43    162s] 3DP is on.
[12/04 15:23:43    162s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 15:23:43    162s] design sh 0.004.
[12/04 15:23:43    162s] design sh 0.004.
[12/04 15:23:43    162s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:23:43    162s] design sh 0.003.
[12/04 15:23:44    163s] CDPadU 0.012 -> 0.009. R=0.007, N=1598, GS=5.040
[12/04 15:23:44    163s] OPERPROF: Finished CDPad at level 1, CPU:0.870, REAL:0.868, MEM:2699.0M
[12/04 15:23:44    163s] OPERPROF: Starting InitSKP at level 1, MEM:2699.0M
[12/04 15:23:44    163s] no activity file in design. spp won't run.
[12/04 15:23:44    163s] no activity file in design. spp won't run.
[12/04 15:23:44    163s] 
[12/04 15:23:44    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:23:44    163s] TLC MultiMap info (StdDelay):
[12/04 15:23:44    163s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:23:44    163s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:23:44    163s]  Setting StdDelay to: 53.6ps
[12/04 15:23:44    163s] 
[12/04 15:23:44    163s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:23:44    163s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:23:44    163s] OPERPROF: Finished InitSKP at level 1, CPU:0.170, REAL:0.169, MEM:2699.0M
[12/04 15:23:44    163s] NP #FI/FS/SF FL/PI: 0/124/0 1598/0
[12/04 15:23:44    163s] no activity file in design. spp won't run.
[12/04 15:23:44    163s] 
[12/04 15:23:44    163s] AB Est...
[12/04 15:23:44    163s] OPERPROF: Starting npPlace at level 1, MEM:2699.0M
[12/04 15:23:44    163s] OPERPROF: Finished npPlace at level 1, CPU:0.120, REAL:0.116, MEM:2715.0M
[12/04 15:23:44    163s] Iteration  5: Skipped, with CDP Off
[12/04 15:23:44    163s] 
[12/04 15:23:44    163s] AB Est...
[12/04 15:23:44    163s] OPERPROF: Starting npPlace at level 1, MEM:2715.0M
[12/04 15:23:44    163s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.112, MEM:2715.0M
[12/04 15:23:44    163s] Iteration  6: Skipped, with CDP Off
[12/04 15:23:44    163s] 
[12/04 15:23:44    163s] AB Est...
[12/04 15:23:44    163s] OPERPROF: Starting npPlace at level 1, MEM:2715.0M
[12/04 15:23:45    163s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.111, MEM:2715.0M
[12/04 15:23:45    163s] Iteration  7: Skipped, with CDP Off
[12/04 15:23:45    163s] OPERPROF: Starting npPlace at level 1, MEM:2715.0M
[12/04 15:23:45    163s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:23:45    163s] No instances found in the vector
[12/04 15:23:45    163s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2715.0M, DRC: 0)
[12/04 15:23:45    163s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:23:45    164s] Iteration  8: Total net bbox = 2.193e+05 (1.10e+05 1.09e+05)
[12/04 15:23:45    164s]               Est.  stn bbox = 2.382e+05 (1.19e+05 1.19e+05)
[12/04 15:23:45    164s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2677.5M
[12/04 15:23:45    164s] OPERPROF: Finished npPlace at level 1, CPU:0.320, REAL:0.321, MEM:2677.5M
[12/04 15:23:45    164s] no activity file in design. spp won't run.
[12/04 15:23:45    164s] NP #FI/FS/SF FL/PI: 0/124/0 1598/0
[12/04 15:23:45    164s] no activity file in design. spp won't run.
[12/04 15:23:45    164s] OPERPROF: Starting npPlace at level 1, MEM:2677.5M
[12/04 15:23:45    164s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:23:45    164s] No instances found in the vector
[12/04 15:23:45    164s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2677.5M, DRC: 0)
[12/04 15:23:45    164s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:23:45    164s] Iteration  9: Total net bbox = 2.166e+05 (1.09e+05 1.08e+05)
[12/04 15:23:45    164s]               Est.  stn bbox = 2.352e+05 (1.18e+05 1.17e+05)
[12/04 15:23:45    164s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2677.5M
[12/04 15:23:45    164s] OPERPROF: Finished npPlace at level 1, CPU:0.430, REAL:0.431, MEM:2677.5M
[12/04 15:23:45    164s] no activity file in design. spp won't run.
[12/04 15:23:45    164s] NP #FI/FS/SF FL/PI: 0/124/0 1598/0
[12/04 15:23:45    164s] no activity file in design. spp won't run.
[12/04 15:23:45    164s] OPERPROF: Starting npPlace at level 1, MEM:2677.5M
[12/04 15:23:45    164s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:23:45    164s] No instances found in the vector
[12/04 15:23:45    164s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2677.5M, DRC: 0)
[12/04 15:23:45    164s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:23:46    164s] Starting Early Global Route supply map. mem = 2677.5M
[12/04 15:23:46    164s] Finished Early Global Route supply map. mem = 2709.1M
[12/04 15:23:48    166s] Iteration 10: Total net bbox = 2.169e+05 (1.09e+05 1.08e+05)
[12/04 15:23:48    166s]               Est.  stn bbox = 2.356e+05 (1.18e+05 1.18e+05)
[12/04 15:23:48    166s]               cpu = 0:00:02.3 real = 0:00:03.0 mem = 2691.2M
[12/04 15:23:48    166s] OPERPROF: Finished npPlace at level 1, CPU:2.380, REAL:2.389, MEM:2691.2M
[12/04 15:23:48    166s] no activity file in design. spp won't run.
[12/04 15:23:48    166s] NP #FI/FS/SF FL/PI: 0/124/0 1598/0
[12/04 15:23:48    166s] no activity file in design. spp won't run.
[12/04 15:23:48    166s] OPERPROF: Starting npPlace at level 1, MEM:2691.2M
[12/04 15:23:48    166s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:23:48    166s] No instances found in the vector
[12/04 15:23:48    166s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2691.2M, DRC: 0)
[12/04 15:23:48    166s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:23:59    178s] Iteration 11: Total net bbox = 2.191e+05 (1.10e+05 1.09e+05)
[12/04 15:23:59    178s]               Est.  stn bbox = 2.378e+05 (1.18e+05 1.19e+05)
[12/04 15:23:59    178s]               cpu = 0:00:11.4 real = 0:00:11.0 mem = 2815.5M
[12/04 15:23:59    178s] OPERPROF: Finished npPlace at level 1, CPU:11.550, REAL:11.530, MEM:2815.5M
[12/04 15:23:59    178s] no activity file in design. spp won't run.
[12/04 15:23:59    178s] NP #FI/FS/SF FL/PI: 0/124/0 1598/0
[12/04 15:23:59    178s] no activity file in design. spp won't run.
[12/04 15:23:59    178s] OPERPROF: Starting npPlace at level 1, MEM:2815.5M
[12/04 15:23:59    178s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:23:59    178s] No instances found in the vector
[12/04 15:23:59    178s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2815.5M, DRC: 0)
[12/04 15:23:59    178s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:24:01    179s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.009, MEM:2693.5M
[12/04 15:24:01    179s] Iteration 12: Total net bbox = 2.214e+05 (1.11e+05 1.11e+05)
[12/04 15:24:01    179s]               Est.  stn bbox = 2.403e+05 (1.20e+05 1.21e+05)
[12/04 15:24:01    179s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 2681.5M
[12/04 15:24:01    179s] OPERPROF: Finished npPlace at level 1, CPU:1.550, REAL:1.553, MEM:2681.5M
[12/04 15:24:01    179s] Move report: Timing Driven Placement moves 1598 insts, mean move: 10.72 um, max move: 103.13 um 
[12/04 15:24:01    179s] 	Max move on inst (FE_OCPC203_C_tetris_3): (1923.86, 1914.08) --> (1977.75, 1864.84)
[12/04 15:24:01    179s] no activity file in design. spp won't run.
[12/04 15:24:01    179s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.018, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2681.5M
[12/04 15:24:01    179s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:24:01    179s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.039, MEM:2681.5M
[12/04 15:24:01    179s] 
[12/04 15:24:01    179s] Finished Incremental Placement (cpu=0:00:18.0, real=0:00:18.0, mem=2681.5M)
[12/04 15:24:01    179s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:24:01    179s] Type 'man IMPSP-9025' for more detail.
[12/04 15:24:01    179s] CongRepair sets shifter mode to gplace
[12/04 15:24:01    179s] TDRefine: refinePlace mode is spiral
[12/04 15:24:01    179s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2681.5M
[12/04 15:24:01    179s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2681.5M
[12/04 15:24:01    179s] z: 2, totalTracks: 1
[12/04 15:24:01    179s] z: 4, totalTracks: 1
[12/04 15:24:01    179s] z: 6, totalTracks: 1
[12/04 15:24:01    179s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:24:01    180s] All LLGs are deleted
[12/04 15:24:01    180s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2681.5M
[12/04 15:24:01    180s] Core basic site is core_5040
[12/04 15:24:01    180s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.008, MEM:2681.5M
[12/04 15:24:01    180s] Fast DP-INIT is on for default
[12/04 15:24:01    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:24:01    180s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.029, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:         Starting CMU at level 5, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2681.5M
[12/04 15:24:01    180s] 
[12/04 15:24:01    180s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:01    180s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.037, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2681.5M
[12/04 15:24:01    180s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2681.5MB).
[12/04 15:24:01    180s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.040, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.040, MEM:2681.5M
[12/04 15:24:01    180s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.7
[12/04 15:24:01    180s] OPERPROF:   Starting RefinePlace at level 2, MEM:2681.5M
[12/04 15:24:01    180s] *** Starting refinePlace (0:03:00 mem=2681.5M) ***
[12/04 15:24:01    180s] Total net bbox length = 2.224e+05 (1.116e+05 1.109e+05) (ext = 1.488e+05)
[12/04 15:24:01    180s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:01    180s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2681.5M
[12/04 15:24:01    180s] Starting refinePlace ...
[12/04 15:24:01    180s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:24:01    180s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2681.5MB) @(0:03:00 - 0:03:00).
[12/04 15:24:01    180s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:01    180s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:24:01    180s] Placement tweakage begins.
[12/04 15:24:01    180s] wire length = 2.376e+05
[12/04 15:24:01    180s] wire length = 2.345e+05
[12/04 15:24:01    180s] Placement tweakage ends.
[12/04 15:24:01    180s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:01    180s] 
[12/04 15:24:01    180s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:24:01    180s] Move report: legalization moves 1598 insts, mean move: 3.05 um, max move: 18.08 um spiral
[12/04 15:24:01    180s] 	Max move on inst (CORE/U1815): (1860.56, 1717.48) --> (1873.64, 1712.48)
[12/04 15:24:01    180s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2681.5MB) @(0:03:00 - 0:03:00).
[12/04 15:24:01    180s] Move report: Detail placement moves 1598 insts, mean move: 3.05 um, max move: 18.08 um 
[12/04 15:24:01    180s] 	Max move on inst (CORE/U1815): (1860.56, 1717.48) --> (1873.64, 1712.48)
[12/04 15:24:01    180s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2681.5MB
[12/04 15:24:01    180s] Statistics of distance of Instance movement in refine placement:
[12/04 15:24:01    180s]   maximum (X+Y) =        18.08 um
[12/04 15:24:01    180s]   inst (CORE/U1815) with max move: (1860.56, 1717.48) -> (1873.64, 1712.48)
[12/04 15:24:01    180s]   mean    (X+Y) =         3.05 um
[12/04 15:24:01    180s] Summary Report:
[12/04 15:24:01    180s] Instances move: 1598 (out of 1598 movable)
[12/04 15:24:01    180s] Instances flipped: 0
[12/04 15:24:01    180s] Mean displacement: 3.05 um
[12/04 15:24:01    180s] Max displacement: 18.08 um (Instance: CORE/U1815) (1860.56, 1717.48) -> (1873.64, 1712.48)
[12/04 15:24:01    180s] 	Length: 7 sites, height: 1 rows, site name: core_5040, cell type: OAI112HS
[12/04 15:24:01    180s] Total instances moved : 1598
[12/04 15:24:01    180s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.052, MEM:2681.5M
[12/04 15:24:01    180s] Total net bbox length = 2.201e+05 (1.091e+05 1.110e+05) (ext = 1.488e+05)
[12/04 15:24:01    180s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2681.5MB
[12/04 15:24:01    180s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2681.5MB) @(0:03:00 - 0:03:00).
[12/04 15:24:01    180s] *** Finished refinePlace (0:03:00 mem=2681.5M) ***
[12/04 15:24:01    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.7
[12/04 15:24:01    180s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.057, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2681.5M
[12/04 15:24:01    180s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.007, MEM:2661.5M
[12/04 15:24:01    180s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.104, MEM:2661.5M
[12/04 15:24:01    180s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2661.5M
[12/04 15:24:01    180s] Starting Early Global Route congestion estimation: mem = 2661.5M
[12/04 15:24:01    180s] (I)       Started Import and model ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Create place DB ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Import place data ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read instances and placement ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read nets ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Create route DB ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       == Non-default Options ==
[12/04 15:24:01    180s] (I)       Maximum routing layer                              : 6
[12/04 15:24:01    180s] (I)       Number of threads                                  : 1
[12/04 15:24:01    180s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:24:01    180s] (I)       Method to set GCell size                           : row
[12/04 15:24:01    180s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:24:01    180s] (I)       Started Import route data (1T) ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       ============== Pin Summary ==============
[12/04 15:24:01    180s] (I)       +-------+--------+---------+------------+
[12/04 15:24:01    180s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:24:01    180s] (I)       +-------+--------+---------+------------+
[12/04 15:24:01    180s] (I)       |     1 |   5917 |  100.00 |        Pin |
[12/04 15:24:01    180s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:24:01    180s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:24:01    180s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:24:01    180s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:24:01    180s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:24:01    180s] (I)       +-------+--------+---------+------------+
[12/04 15:24:01    180s] (I)       Use row-based GCell size
[12/04 15:24:01    180s] (I)       Use row-based GCell align
[12/04 15:24:01    180s] (I)       GCell unit size   : 5040
[12/04 15:24:01    180s] (I)       GCell multiplier  : 1
[12/04 15:24:01    180s] (I)       GCell row height  : 5040
[12/04 15:24:01    180s] (I)       Actual row height : 5040
[12/04 15:24:01    180s] (I)       GCell align ref   : 340380 341600
[12/04 15:24:01    180s] [NR-eGR] Track table information for default rule: 
[12/04 15:24:01    180s] [NR-eGR] metal1 has no routable track
[12/04 15:24:01    180s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:24:01    180s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:24:01    180s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:24:01    180s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:24:01    180s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:24:01    180s] (I)       =================== Default via ====================
[12/04 15:24:01    180s] (I)       +---+------------------+---------------------------+
[12/04 15:24:01    180s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:24:01    180s] (I)       +---+------------------+---------------------------+
[12/04 15:24:01    180s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:24:01    180s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:24:01    180s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:24:01    180s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:24:01    180s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:24:01    180s] (I)       +---+------------------+---------------------------+
[12/04 15:24:01    180s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read routing blockages ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read instance blockages ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read PG blockages ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] [NR-eGR] Read 123380 PG shapes
[12/04 15:24:01    180s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read boundary cut boxes ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:24:01    180s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:24:01    180s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:24:01    180s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:24:01    180s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:24:01    180s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read blackboxes ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:24:01    180s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read prerouted ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:24:01    180s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read unlegalized nets ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read nets ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] [NR-eGR] Read numTotalNets=1700  numIgnoredNets=0
[12/04 15:24:01    180s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Set up via pillars ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       early_global_route_priority property id does not exist.
[12/04 15:24:01    180s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Model blockages into capacity
[12/04 15:24:01    180s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:24:01    180s] (I)       Started Initialize 3D capacity ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:24:01    180s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:24:01    180s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:24:01    180s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:24:01    180s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:24:01    180s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       -- layer congestion ratio --
[12/04 15:24:01    180s] (I)       Layer 1 : 0.100000
[12/04 15:24:01    180s] (I)       Layer 2 : 0.700000
[12/04 15:24:01    180s] (I)       Layer 3 : 0.700000
[12/04 15:24:01    180s] (I)       Layer 4 : 0.700000
[12/04 15:24:01    180s] (I)       Layer 5 : 0.700000
[12/04 15:24:01    180s] (I)       Layer 6 : 0.700000
[12/04 15:24:01    180s] (I)       ----------------------------
[12/04 15:24:01    180s] (I)       Number of ignored nets                =      0
[12/04 15:24:01    180s] (I)       Number of connected nets              =      0
[12/04 15:24:01    180s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:24:01    180s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:24:01    180s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:24:01    180s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Read aux data ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Others data preparation ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:24:01    180s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Started Create route kernel ( Curr Mem: 2661.51 MB )
[12/04 15:24:01    180s] (I)       Ndr track 0 does not exist
[12/04 15:24:01    180s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:24:01    180s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:24:01    180s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:24:01    180s] (I)       Site width          :   620  (dbu)
[12/04 15:24:01    180s] (I)       Row height          :  5040  (dbu)
[12/04 15:24:01    180s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:24:01    180s] (I)       GCell width         :  5040  (dbu)
[12/04 15:24:01    180s] (I)       GCell height        :  5040  (dbu)
[12/04 15:24:01    180s] (I)       Grid                :   661   656     6
[12/04 15:24:01    180s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:24:01    180s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:24:01    180s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:24:01    180s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:24:01    180s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:24:01    180s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:24:01    180s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:24:01    180s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:24:01    180s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:24:01    180s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:24:01    180s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:24:01    180s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:24:01    180s] (I)       --------------------------------------------------------
[12/04 15:24:01    180s] 
[12/04 15:24:01    180s] [NR-eGR] ============ Routing rule table ============
[12/04 15:24:01    180s] [NR-eGR] Rule id: 0  Nets: 1613 
[12/04 15:24:01    180s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:24:01    180s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:24:01    180s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:24:01    180s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:24:01    180s] [NR-eGR] ========================================
[12/04 15:24:01    180s] [NR-eGR] 
[12/04 15:24:01    180s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:24:01    180s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:24:01    180s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:24:01    180s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:24:01    180s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:24:01    180s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:24:01    180s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Reset routing kernel
[12/04 15:24:01    180s] (I)       Started Global Routing ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Started Initialization ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       totalPins=5743  totalGlobalPin=5564 (96.88%)
[12/04 15:24:01    180s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Started Net group 1 ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Started Generate topology ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:24:01    180s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1a Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1a ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Started Pattern routing (1T) ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:24:01    180s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:01    180s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1b Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1b ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2678.89 MB )
[12/04 15:24:01    180s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:01    180s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:24:01    180s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1c Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1c ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Two level routing ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Level2 Grid: 133 x 132
[12/04 15:24:01    180s] (I)       Started Two Level Routing ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:01    180s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1d Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1d ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Detoured routing ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:01    180s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1e Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1e ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Route legalization ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:01    180s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:24:01    180s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1l Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1l ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Layer assignment (1T) ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Net group 2 ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Generate topology ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:24:01    180s] [NR-eGR] Layer group 2: route 1612 net(s) in layer range [2, 6]
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1a Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1a ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Pattern routing (1T) ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:24:01    180s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Usage: 45987 = (22762 H, 23225 V) = (0.37% H, 0.36% V) = (1.147e+05um H, 1.171e+05um V)
[12/04 15:24:01    180s] (I)       Started Add via demand to 2D ( Curr Mem: 2685.51 MB )
[12/04 15:24:01    180s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1b Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1b ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Usage: 45987 = (22762 H, 23225 V) = (0.37% H, 0.36% V) = (1.147e+05um H, 1.171e+05um V)
[12/04 15:24:01    180s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.317745e+05um
[12/04 15:24:01    180s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:24:01    180s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:24:01    180s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1c Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1c ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Two level routing ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Level2 Grid: 133 x 132
[12/04 15:24:01    180s] (I)       Started Two Level Routing ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Usage: 45987 = (22762 H, 23225 V) = (0.37% H, 0.36% V) = (1.147e+05um H, 1.171e+05um V)
[12/04 15:24:01    180s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1d Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1d ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Detoured routing ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Usage: 45987 = (22762 H, 23225 V) = (0.37% H, 0.36% V) = (1.147e+05um H, 1.171e+05um V)
[12/04 15:24:01    180s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1e Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1e ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Route legalization ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Usage: 45987 = (22762 H, 23225 V) = (0.37% H, 0.36% V) = (1.147e+05um H, 1.171e+05um V)
[12/04 15:24:01    180s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.317745e+05um
[12/04 15:24:01    180s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] (I)       ============  Phase 1l Route ============
[12/04 15:24:01    180s] (I)       Started Phase 1l ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Layer assignment (1T) ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Clean cong LA ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:24:01    180s] (I)       Layer  2:    2686440     23280         3      719167     2800337    (20.43%) 
[12/04 15:24:01    180s] (I)       Layer  3:    3009961     22192        14      780804     3115836    (20.04%) 
[12/04 15:24:01    180s] (I)       Layer  4:    3016297      2338         0      369472     3150032    (10.50%) 
[12/04 15:24:01    180s] (I)       Layer  5:    3176863       853         1      526122     3370518    (13.50%) 
[12/04 15:24:01    180s] (I)       Layer  6:     705286        43         0      135289      744586    (15.38%) 
[12/04 15:24:01    180s] (I)       Total:      12594847     48706        18     2530854    13181309    (16.11%) 
[12/04 15:24:01    180s] (I)       
[12/04 15:24:01    180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:24:01    180s] [NR-eGR]                        OverCon            
[12/04 15:24:01    180s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:24:01    180s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:24:01    180s] [NR-eGR] ----------------------------------------------
[12/04 15:24:01    180s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR] ----------------------------------------------
[12/04 15:24:01    180s] [NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[12/04 15:24:01    180s] [NR-eGR] 
[12/04 15:24:01    180s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Export 3D cong map ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:24:01    180s] (I)       Started Export 2D cong map ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:24:01    180s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:24:01    180s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2692.1M
[12/04 15:24:01    180s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.360, REAL:0.366, MEM:2692.1M
[12/04 15:24:01    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:2692.1M
[12/04 15:24:01    180s] [hotspot] +------------+---------------+---------------+
[12/04 15:24:01    180s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:24:01    180s] [hotspot] +------------+---------------+---------------+
[12/04 15:24:01    180s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:24:01    180s] [hotspot] +------------+---------------+---------------+
[12/04 15:24:01    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:24:01    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:24:01    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2692.1M
[12/04 15:24:01    180s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2692.1M
[12/04 15:24:01    180s] Starting Early Global Route wiring: mem = 2692.1M
[12/04 15:24:01    180s] (I)       ============= Track Assignment ============
[12/04 15:24:01    180s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Track Assignment (1T) ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:24:01    180s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Run Multi-thread track assignment
[12/04 15:24:01    180s] (I)       Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Export ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Started Export DB wires ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Started Export all nets ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Started Set wire vias ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:24:01    180s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5743
[12/04 15:24:01    180s] [NR-eGR] metal2  (2V) length: 1.077063e+05um, number of vias: 8144
[12/04 15:24:01    180s] [NR-eGR] metal3  (3H) length: 1.112061e+05um, number of vias: 787
[12/04 15:24:01    180s] [NR-eGR] metal4  (4V) length: 1.140506e+04um, number of vias: 141
[12/04 15:24:01    180s] [NR-eGR] metal5  (5H) length: 4.340870e+03um, number of vias: 10
[12/04 15:24:01    180s] [NR-eGR] metal6  (6V) length: 2.144800e+02um, number of vias: 0
[12/04 15:24:01    180s] [NR-eGR] Total length: 2.348727e+05um, number of vias: 14825
[12/04 15:24:01    180s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:24:01    180s] [NR-eGR] Total eGR-routed clock nets wire length: 5.137270e+03um 
[12/04 15:24:01    180s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:24:01    180s] (I)       Started Update net boxes ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Update timing ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Started Postprocess design ( Curr Mem: 2692.14 MB )
[12/04 15:24:01    180s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.14 MB )
[12/04 15:24:01    180s] Early Global Route wiring runtime: 0.10 seconds, mem = 2671.1M
[12/04 15:24:01    180s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.100, MEM:2671.1M
[12/04 15:24:01    180s] 0 delay mode for cte disabled.
[12/04 15:24:01    180s] SKP cleared!
[12/04 15:24:01    180s] 
[12/04 15:24:01    180s] *** Finished incrementalPlace (cpu=0:00:19.0, real=0:00:19.0)***
[12/04 15:24:01    180s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2671.1M
[12/04 15:24:01    180s] All LLGs are deleted
[12/04 15:24:01    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2671.1M
[12/04 15:24:01    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2671.1M
[12/04 15:24:01    180s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:2657.1M
[12/04 15:24:01    180s] Start to check current routing status for nets...
[12/04 15:24:02    180s] All nets are already routed correctly.
[12/04 15:24:02    180s] End to check current routing status for nets (mem=2657.1M)
[12/04 15:24:02    180s] 
[12/04 15:24:02    180s] Creating Lib Analyzer ...
[12/04 15:24:02    180s] 
[12/04 15:24:02    180s] Trim Metal Layers:
[12/04 15:24:02    180s] LayerId::1 widthSet size::4
[12/04 15:24:02    180s] LayerId::2 widthSet size::4
[12/04 15:24:02    180s] LayerId::3 widthSet size::4
[12/04 15:24:02    180s] LayerId::4 widthSet size::4
[12/04 15:24:02    180s] LayerId::5 widthSet size::4
[12/04 15:24:02    180s] LayerId::6 widthSet size::2
[12/04 15:24:02    180s] Updating RC grid for preRoute extraction ...
[12/04 15:24:02    180s] eee: pegSigSF::1.070000
[12/04 15:24:02    180s] Initializing multi-corner capacitance tables ... 
[12/04 15:24:02    180s] Initializing multi-corner resistance tables ...
[12/04 15:24:02    180s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:24:02    180s] eee: l::2 avDens::0.033158 usedTrk::5084.849010 availTrk::153353.865678 sigTrk::5084.849010
[12/04 15:24:02    180s] eee: l::3 avDens::0.031702 usedTrk::5194.900987 availTrk::163868.906518 sigTrk::5194.900987
[12/04 15:24:02    180s] eee: l::4 avDens::0.060098 usedTrk::256.570237 availTrk::4269.228298 sigTrk::256.570237
[12/04 15:24:02    180s] eee: l::5 avDens::0.001845 usedTrk::335.175999 availTrk::181675.458362 sigTrk::335.175999
[12/04 15:24:02    180s] eee: l::6 avDens::0.005878 usedTrk::263.603580 availTrk::44845.001057 sigTrk::263.603580
[12/04 15:24:02    180s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:24:02    180s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261454 ; uaWl: 0.993455 ; uaWlH: 0.061410 ; aWlH: 0.006543 ; Pmax: 0.814500 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:24:02    180s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:24:02    180s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:24:02    180s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:24:02    180s] 
[12/04 15:24:02    180s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:24:03    181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:02 mem=2663.2M
[12/04 15:24:03    181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:02 mem=2663.2M
[12/04 15:24:03    181s] Creating Lib Analyzer, finished. 
[12/04 15:24:03    181s] Extraction called for design 'CHIP' of instances=1722 and nets=1705 using extraction engine 'preRoute' .
[12/04 15:24:03    181s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:24:03    181s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:24:03    181s] PreRoute RC Extraction called for design CHIP.
[12/04 15:24:03    181s] RC Extraction called in multi-corner(1) mode.
[12/04 15:24:03    181s] RCMode: PreRoute
[12/04 15:24:03    181s]       RC Corner Indexes            0   
[12/04 15:24:03    181s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:24:03    181s] Resistance Scaling Factor    : 1.00000 
[12/04 15:24:03    181s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:24:03    181s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:24:03    181s] Shrink Factor                : 1.00000
[12/04 15:24:03    181s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:24:03    181s] Using capacitance table file ...
[12/04 15:24:03    181s] 
[12/04 15:24:03    181s] Trim Metal Layers:
[12/04 15:24:03    181s] LayerId::1 widthSet size::4
[12/04 15:24:03    181s] LayerId::2 widthSet size::4
[12/04 15:24:03    181s] LayerId::3 widthSet size::4
[12/04 15:24:03    181s] LayerId::4 widthSet size::4
[12/04 15:24:03    181s] LayerId::5 widthSet size::4
[12/04 15:24:03    181s] LayerId::6 widthSet size::2
[12/04 15:24:03    181s] Updating RC grid for preRoute extraction ...
[12/04 15:24:03    181s] eee: pegSigSF::1.070000
[12/04 15:24:03    181s] Initializing multi-corner capacitance tables ... 
[12/04 15:24:03    181s] Initializing multi-corner resistance tables ...
[12/04 15:24:03    182s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:24:03    182s] eee: l::2 avDens::0.033158 usedTrk::5084.849010 availTrk::153353.865678 sigTrk::5084.849010
[12/04 15:24:03    182s] eee: l::3 avDens::0.031702 usedTrk::5194.900987 availTrk::163868.906518 sigTrk::5194.900987
[12/04 15:24:03    182s] eee: l::4 avDens::0.060098 usedTrk::256.570237 availTrk::4269.228298 sigTrk::256.570237
[12/04 15:24:03    182s] eee: l::5 avDens::0.001845 usedTrk::335.175999 availTrk::181675.458362 sigTrk::335.175999
[12/04 15:24:03    182s] eee: l::6 avDens::0.005878 usedTrk::263.603580 availTrk::44845.001057 sigTrk::263.603580
[12/04 15:24:03    182s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:24:03    182s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261454 ; uaWl: 0.993455 ; uaWlH: 0.061410 ; aWlH: 0.006543 ; Pmax: 0.814500 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:24:03    182s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2663.152M)
[12/04 15:24:03    182s] Compute RC Scale Done ...
[12/04 15:24:03    182s] **optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1783.3M, totSessionCpu=0:03:02 **
[12/04 15:24:03    182s] #################################################################################
[12/04 15:24:03    182s] # Design Stage: PreRoute
[12/04 15:24:03    182s] # Design Name: CHIP
[12/04 15:24:03    182s] # Design Mode: 90nm
[12/04 15:24:03    182s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:24:03    182s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:24:03    182s] # Signoff Settings: SI Off 
[12/04 15:24:03    182s] #################################################################################
[12/04 15:24:03    182s] Calculate delays in Single mode...
[12/04 15:24:03    182s] Topological Sorting (REAL = 0:00:00.0, MEM = 2678.7M, InitMEM = 2678.7M)
[12/04 15:24:03    182s] Start delay calculation (fullDC) (1 T). (MEM=2678.69)
[12/04 15:24:03    182s] End AAE Lib Interpolated Model. (MEM=2678.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:24:03    182s] Total number of fetched objects 1716
[12/04 15:24:03    182s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:24:03    182s] End delay calculation. (MEM=2695.12 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:24:03    182s] End delay calculation (fullDC). (MEM=2695.12 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:24:03    182s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2695.1M) ***
[12/04 15:24:03    182s] *** IncrReplace #2 [finish] : cpu/real = 0:00:20.9/0:00:21.0 (1.0), totSession cpu/real = 0:03:02.5/0:16:38.8 (0.2), mem = 2695.1M
[12/04 15:24:03    182s] 
[12/04 15:24:03    182s] =============================================================================================
[12/04 15:24:03    182s]  Step TAT Report for IncrReplace #2                                             20.15-s105_1
[12/04 15:24:03    182s] =============================================================================================
[12/04 15:24:03    182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:03    182s] ---------------------------------------------------------------------------------------------
[12/04 15:24:03    182s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:03    182s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:03    182s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:03    182s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   6.5 % )     0:00:01.4 /  0:00:01.3    1.0
[12/04 15:24:03    182s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:03    182s] [ MISC                   ]          0:00:19.2  (  91.8 % )     0:00:19.2 /  0:00:19.2    1.0
[12/04 15:24:03    182s] ---------------------------------------------------------------------------------------------
[12/04 15:24:03    182s]  IncrReplace #2 TOTAL               0:00:21.0  ( 100.0 % )     0:00:21.0 /  0:00:20.9    1.0
[12/04 15:24:03    182s] ---------------------------------------------------------------------------------------------
[12/04 15:24:03    182s] 
[12/04 15:24:03    182s] *** Timing NOT met, worst failing slack is -0.882
[12/04 15:24:03    182s] *** Check timing (0:00:00.0)
[12/04 15:24:03    182s] Deleting Lib Analyzer.
[12/04 15:24:03    182s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:24:03    182s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:24:03    182s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:03    182s] Info: 87 io nets excluded
[12/04 15:24:03    182s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:24:03    182s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:03:02.6/0:16:38.9 (0.2), mem = 2711.1M
[12/04 15:24:03    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.15
[12/04 15:24:03    182s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:24:03    182s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=2711.1M
[12/04 15:24:03    182s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:24:03    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:2711.1M
[12/04 15:24:03    182s] z: 2, totalTracks: 1
[12/04 15:24:03    182s] z: 4, totalTracks: 1
[12/04 15:24:03    182s] z: 6, totalTracks: 1
[12/04 15:24:03    182s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:24:03    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2711.1M
[12/04 15:24:03    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2711.1M
[12/04 15:24:03    182s] Core basic site is core_5040
[12/04 15:24:03    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2711.1M
[12/04 15:24:03    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2711.1M
[12/04 15:24:03    182s] Fast DP-INIT is on for default
[12/04 15:24:03    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:24:03    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:2711.1M
[12/04 15:24:03    182s] OPERPROF:     Starting CMU at level 3, MEM:2711.1M
[12/04 15:24:03    182s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2711.1M
[12/04 15:24:03    182s] 
[12/04 15:24:03    182s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:03    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2711.1M
[12/04 15:24:03    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2711.1M
[12/04 15:24:03    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2711.1M
[12/04 15:24:03    182s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2711.1MB).
[12/04 15:24:03    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:2711.1M
[12/04 15:24:04    182s] TotalInstCnt at PhyDesignMc Initialization: 1,598
[12/04 15:24:04    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=2711.1M
[12/04 15:24:04    182s] ### Creating RouteCongInterface, started
[12/04 15:24:04    182s] 
[12/04 15:24:04    182s] Creating Lib Analyzer ...
[12/04 15:24:04    182s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:24:04    182s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:24:04    182s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:24:04    182s] 
[12/04 15:24:04    182s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:24:05    184s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:04 mem=2711.1M
[12/04 15:24:05    184s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:04 mem=2711.1M
[12/04 15:24:05    184s] Creating Lib Analyzer, finished. 
[12/04 15:24:05    184s] 
[12/04 15:24:05    184s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:24:05    184s] 
[12/04 15:24:05    184s] #optDebug: {0, 1.000}
[12/04 15:24:05    184s] ### Creating RouteCongInterface, finished
[12/04 15:24:05    184s] {MG  {5 0 43.8 0.818622} }
[12/04 15:24:05    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=2711.1M
[12/04 15:24:05    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=2711.1M
[12/04 15:24:05    184s] *info: 87 io nets excluded
[12/04 15:24:05    184s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:05    184s] *info: 2 clock nets excluded
[12/04 15:24:05    184s] *info: 3 no-driver nets excluded.
[12/04 15:24:05    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.5
[12/04 15:24:05    184s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:24:05    184s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.419 Density 0.70
[12/04 15:24:05    184s] Optimizer WNS Pass 0
[12/04 15:24:05    184s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.380|
|reg2reg   |-0.026| -0.040|
|HEPG      |-0.026| -0.040|
|All Paths |-0.882|-65.419|
+----------+------+-------+

[12/04 15:24:05    184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2746.2M
[12/04 15:24:05    184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2746.2M
[12/04 15:24:06    184s] Active Path Group: reg2reg  
[12/04 15:24:06    184s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:06    184s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:24:06    184s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:06    184s] |  -0.026|   -0.882|  -0.040|  -65.419|    0.70%|   0:00:00.0| 2746.2M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:08    186s] |   0.006|   -0.882|   0.000|  -65.378|    0.71%|   0:00:02.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:08    186s] |   0.030|   -0.882|   0.000|  -65.378|    0.71%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:08    187s] |   0.036|   -0.882|   0.000|  -65.378|    0.71%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:09    187s] |   0.045|   -0.882|   0.000|  -65.378|    0.71%|   0:00:01.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:09    188s] |   0.055|   -0.882|   0.000|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:09    188s] |   0.055|   -0.882|   0.000|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:24:09    188s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:09    188s] 
[12/04 15:24:09    188s] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=2792.4M) ***
[12/04 15:24:09    188s] Active Path Group: default 
[12/04 15:24:09    188s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:09    188s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:24:09    188s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:09    188s] |  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:09    188s] |  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2792.4M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:09    188s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:09    188s] 
[12/04 15:24:09    188s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2792.4M) ***
[12/04 15:24:09    188s] 
[12/04 15:24:09    188s] *** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:03.0 mem=2792.4M) ***
[12/04 15:24:09    188s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

[12/04 15:24:09    188s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.378 Density 0.72
[12/04 15:24:09    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.4
[12/04 15:24:09    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2792.4M
[12/04 15:24:09    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:       Starting CMU at level 4, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.036, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:2746.4M
[12/04 15:24:09    188s] TDRefine: refinePlace mode is spiral
[12/04 15:24:09    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.8
[12/04 15:24:09    188s] OPERPROF: Starting RefinePlace at level 1, MEM:2746.4M
[12/04 15:24:09    188s] *** Starting refinePlace (0:03:09 mem=2746.4M) ***
[12/04 15:24:09    188s] Total net bbox length = 2.203e+05 (1.092e+05 1.111e+05) (ext = 1.488e+05)
[12/04 15:24:09    188s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:09    188s] 
[12/04 15:24:09    188s] Starting Small incrNP...
[12/04 15:24:09    188s] User Input Parameters:
[12/04 15:24:09    188s] - Congestion Driven    : Off
[12/04 15:24:09    188s] - Timing Driven        : Off
[12/04 15:24:09    188s] - Area-Violation Based : Off
[12/04 15:24:09    188s] - Start Rollback Level : -5
[12/04 15:24:09    188s] - Legalized            : On
[12/04 15:24:09    188s] - Window Based         : Off
[12/04 15:24:09    188s] - eDen incr mode       : Off
[12/04 15:24:09    188s] - Small incr mode      : On
[12/04 15:24:09    188s] 
[12/04 15:24:09    188s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2746.4M
[12/04 15:24:09    188s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:2746.4M
[12/04 15:24:09    188s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:24:09    188s] Density distribution unevenness ratio = 97.798%
[12/04 15:24:09    188s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.013, MEM:2746.4M
[12/04 15:24:09    188s] cost 0.830247, thresh 1.000000
[12/04 15:24:09    188s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2746.4M)
[12/04 15:24:09    188s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:24:09    188s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2746.4M
[12/04 15:24:09    188s] Starting refinePlace ...
[12/04 15:24:09    188s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:24:09    188s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:24:09    188s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2746.4MB) @(0:03:09 - 0:03:09).
[12/04 15:24:09    188s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:09    188s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:09    188s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2746.4MB
[12/04 15:24:09    188s] Statistics of distance of Instance movement in refine placement:
[12/04 15:24:09    188s]   maximum (X+Y) =         0.00 um
[12/04 15:24:09    188s]   mean    (X+Y) =         0.00 um
[12/04 15:24:09    188s] Summary Report:
[12/04 15:24:09    188s] Instances move: 0 (out of 1608 movable)
[12/04 15:24:09    188s] Instances flipped: 0
[12/04 15:24:09    188s] Mean displacement: 0.00 um
[12/04 15:24:09    188s] Max displacement: 0.00 um 
[12/04 15:24:09    188s] Total instances moved : 0
[12/04 15:24:09    188s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.013, MEM:2746.4M
[12/04 15:24:09    188s] Total net bbox length = 2.203e+05 (1.092e+05 1.111e+05) (ext = 1.488e+05)
[12/04 15:24:09    188s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2746.4MB
[12/04 15:24:09    188s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2746.4MB) @(0:03:09 - 0:03:09).
[12/04 15:24:09    188s] *** Finished refinePlace (0:03:09 mem=2746.4M) ***
[12/04 15:24:09    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.8
[12/04 15:24:09    188s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2746.4M
[12/04 15:24:10    188s] *** maximum move = 0.00 um ***
[12/04 15:24:10    188s] *** Finished re-routing un-routed nets (2746.4M) ***
[12/04 15:24:10    188s] OPERPROF: Starting DPlace-Init at level 1, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF:     Starting CMU at level 3, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2746.4M
[12/04 15:24:10    188s] 
[12/04 15:24:10    188s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2746.4M) ***
[12/04 15:24:10    188s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.4
[12/04 15:24:10    188s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.378 Density 0.72
[12/04 15:24:10    188s] Optimizer WNS Pass 1
[12/04 15:24:10    188s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

[12/04 15:24:10    188s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2746.4M
[12/04 15:24:10    188s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2746.4M
[12/04 15:24:10    188s] Active Path Group: default 
[12/04 15:24:10    188s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:10    188s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:24:10    188s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:10    188s] |  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2746.4M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:10    189s] |  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2747.9M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:10    189s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2747.9M) ***
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2747.9M) ***
[12/04 15:24:10    189s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

[12/04 15:24:10    189s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

[12/04 15:24:10    189s] Bottom Preferred Layer:
[12/04 15:24:10    189s] +---------------+------------+----------+
[12/04 15:24:10    189s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:24:10    189s] +---------------+------------+----------+
[12/04 15:24:10    189s] | metal5 (z=5)  |          1 | default  |
[12/04 15:24:10    189s] +---------------+------------+----------+
[12/04 15:24:10    189s] Via Pillar Rule:
[12/04 15:24:10    189s]     None
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=2747.9M) ***
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.5
[12/04 15:24:10    189s] Total-nets :: 1710, Stn-nets :: 164, ratio :: 9.59064 %
[12/04 15:24:10    189s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2728.8M
[12/04 15:24:10    189s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.008, MEM:2685.8M
[12/04 15:24:10    189s] TotalInstCnt at PhyDesignMc Destruction: 1,608
[12/04 15:24:10    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.15
[12/04 15:24:10    189s] *** WnsOpt #2 [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:03:09.2/0:16:45.5 (0.2), mem = 2685.8M
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] =============================================================================================
[12/04 15:24:10    189s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/04 15:24:10    189s] =============================================================================================
[12/04 15:24:10    189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:10    189s] ---------------------------------------------------------------------------------------------
[12/04 15:24:10    189s] [ RefinePlace            ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:24:10    189s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:24:10    189s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  23.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:24:10    189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:10    189s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:10    189s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:24:10    189s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:10    189s] [ TransformInit          ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:10    189s] [ OptimizationStep       ]      3   0:00:00.0  (   0.6 % )     0:00:04.1 /  0:00:04.1    1.0
[12/04 15:24:10    189s] [ OptSingleIteration     ]     11   0:00:00.0  (   0.2 % )     0:00:04.1 /  0:00:04.1    1.0
[12/04 15:24:10    189s] [ OptGetWeight           ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:24:10    189s] [ OptEval                ]     11   0:00:03.7  (  56.1 % )     0:00:03.7 /  0:00:03.7    1.0
[12/04 15:24:10    189s] [ OptCommit              ]     11   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:24:10    189s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 15:24:10    189s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:10    189s] [ IncrDelayCalc          ]     70   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:10    189s] [ SetupOptGetWorkingSet  ]     33   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:24:10    189s] [ SetupOptGetActiveNode  ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:10    189s] [ SetupOptSlackGraph     ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.7
[12/04 15:24:10    189s] [ MISC                   ]          0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:24:10    189s] ---------------------------------------------------------------------------------------------
[12/04 15:24:10    189s]  WnsOpt #2 TOTAL                    0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[12/04 15:24:10    189s] ---------------------------------------------------------------------------------------------
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] End: GigaOpt Optimization in WNS mode
[12/04 15:24:10    189s] *** Timing NOT met, worst failing slack is -0.882
[12/04 15:24:10    189s] *** Check timing (0:00:00.0)
[12/04 15:24:10    189s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:24:10    189s] Deleting Lib Analyzer.
[12/04 15:24:10    189s] Begin: GigaOpt Optimization in TNS mode
[12/04 15:24:10    189s] **INFO: Flow update: High effort path group timing met.
[12/04 15:24:10    189s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 15:24:10    189s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:10    189s] Info: 87 io nets excluded
[12/04 15:24:10    189s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:24:10    189s] *** TnsOpt #4 [begin] : totSession cpu/real = 0:03:09.2/0:16:45.5 (0.2), mem = 2685.8M
[12/04 15:24:10    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.16
[12/04 15:24:10    189s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:24:10    189s] ### Creating PhyDesignMc. totSessionCpu=0:03:09 mem=2685.8M
[12/04 15:24:10    189s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:24:10    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:2685.8M
[12/04 15:24:10    189s] z: 2, totalTracks: 1
[12/04 15:24:10    189s] z: 4, totalTracks: 1
[12/04 15:24:10    189s] z: 6, totalTracks: 1
[12/04 15:24:10    189s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:24:10    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2685.8M
[12/04 15:24:10    189s] OPERPROF:     Starting CMU at level 3, MEM:2685.8M
[12/04 15:24:10    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2685.8M
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:10    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2685.8M
[12/04 15:24:10    189s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2685.8M
[12/04 15:24:10    189s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2685.8M
[12/04 15:24:10    189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2685.8MB).
[12/04 15:24:10    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2685.8M
[12/04 15:24:10    189s] TotalInstCnt at PhyDesignMc Initialization: 1,608
[12/04 15:24:10    189s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:09 mem=2685.8M
[12/04 15:24:10    189s] ### Creating RouteCongInterface, started
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] Creating Lib Analyzer ...
[12/04 15:24:10    189s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:24:10    189s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:24:10    189s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:24:10    189s] 
[12/04 15:24:10    189s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:24:12    190s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=2687.8M
[12/04 15:24:12    190s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=2687.8M
[12/04 15:24:12    190s] Creating Lib Analyzer, finished. 
[12/04 15:24:12    190s] 
[12/04 15:24:12    190s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:24:12    190s] 
[12/04 15:24:12    190s] #optDebug: {0, 1.000}
[12/04 15:24:12    190s] ### Creating RouteCongInterface, finished
[12/04 15:24:12    190s] {MG  {5 0 43.8 0.818622} }
[12/04 15:24:12    190s] ### Creating LA Mngr. totSessionCpu=0:03:11 mem=2687.8M
[12/04 15:24:12    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:11 mem=2687.8M
[12/04 15:24:12    190s] *info: 87 io nets excluded
[12/04 15:24:12    190s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:12    190s] *info: 2 clock nets excluded
[12/04 15:24:12    190s] *info: 3 no-driver nets excluded.
[12/04 15:24:12    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.6
[12/04 15:24:12    190s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:24:12    190s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.378 Density 0.72
[12/04 15:24:12    190s] Optimizer TNS Opt
[12/04 15:24:12    190s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.378|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.378|
+----------+------+-------+

[12/04 15:24:12    190s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2706.9M
[12/04 15:24:12    190s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2706.9M
[12/04 15:24:12    191s] Active Path Group: default 
[12/04 15:24:12    191s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:12    191s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:24:12    191s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:12    191s] |  -0.882|   -0.882| -65.378|  -65.378|    0.72%|   0:00:00.0| 2706.9M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:16    195s] |  -0.882|   -0.882| -65.168|  -65.168|    0.72%|   0:00:04.0| 2767.2M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__2_/D  |
[12/04 15:24:18    196s] |  -0.882|   -0.882| -65.139|  -65.139|    0.72%|   0:00:02.0| 2767.2M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
[12/04 15:24:18    197s] |  -0.882|   -0.882| -65.138|  -65.138|    0.72%|   0:00:00.0| 2767.2M|av_func_mode_max|  default| CORE/tetrominoes_map_f_reg_1__0_/D  |
[12/04 15:24:18    197s] |  -0.882|   -0.882| -65.137|  -65.137|    0.72%|   0:00:00.0| 2767.2M|av_func_mode_max|  default| CORE/bottom_f_reg_1__3_/D           |
[12/04 15:24:18    197s] |  -0.882|   -0.882| -65.138|  -65.138|    0.72%|   0:00:00.0| 2767.2M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:18    197s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] *** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=2767.2M) ***
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] *** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=2767.2M) ***
[12/04 15:24:18    197s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.138|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.138|
+----------+------+-------+

[12/04 15:24:18    197s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.138 Density 0.72
[12/04 15:24:18    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.5
[12/04 15:24:18    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2767.2M
[12/04 15:24:18    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:       Starting CMU at level 4, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:2748.2M
[12/04 15:24:18    197s] TDRefine: refinePlace mode is spiral
[12/04 15:24:18    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.9
[12/04 15:24:18    197s] OPERPROF: Starting RefinePlace at level 1, MEM:2748.2M
[12/04 15:24:18    197s] *** Starting refinePlace (0:03:17 mem=2748.2M) ***
[12/04 15:24:18    197s] Total net bbox length = 2.203e+05 (1.092e+05 1.111e+05) (ext = 1.487e+05)
[12/04 15:24:18    197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] Starting Small incrNP...
[12/04 15:24:18    197s] User Input Parameters:
[12/04 15:24:18    197s] - Congestion Driven    : Off
[12/04 15:24:18    197s] - Timing Driven        : Off
[12/04 15:24:18    197s] - Area-Violation Based : Off
[12/04 15:24:18    197s] - Start Rollback Level : -5
[12/04 15:24:18    197s] - Legalized            : On
[12/04 15:24:18    197s] - Window Based         : Off
[12/04 15:24:18    197s] - eDen incr mode       : Off
[12/04 15:24:18    197s] - Small incr mode      : On
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2748.2M
[12/04 15:24:18    197s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:24:18    197s] Density distribution unevenness ratio = 97.760%
[12/04 15:24:18    197s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.017, MEM:2748.2M
[12/04 15:24:18    197s] cost 0.830247, thresh 1.000000
[12/04 15:24:18    197s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2748.2M)
[12/04 15:24:18    197s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:24:18    197s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2748.2M
[12/04 15:24:18    197s] Starting refinePlace ...
[12/04 15:24:18    197s] One DDP V2 for no tweak run.
[12/04 15:24:18    197s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:24:18    197s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2748.2MB) @(0:03:17 - 0:03:17).
[12/04 15:24:18    197s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:18    197s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:24:18    197s] Move report: legalization moves 65 insts, mean move: 4.44 um, max move: 16.74 um spiral
[12/04 15:24:18    197s] 	Max move on inst (CORE/U1836): (1649.82, 1727.60) --> (1633.08, 1727.60)
[12/04 15:24:18    197s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2751.2MB) @(0:03:17 - 0:03:17).
[12/04 15:24:18    197s] Move report: Detail placement moves 65 insts, mean move: 4.44 um, max move: 16.74 um 
[12/04 15:24:18    197s] 	Max move on inst (CORE/U1836): (1649.82, 1727.60) --> (1633.08, 1727.60)
[12/04 15:24:18    197s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2751.2MB
[12/04 15:24:18    197s] Statistics of distance of Instance movement in refine placement:
[12/04 15:24:18    197s]   maximum (X+Y) =        16.74 um
[12/04 15:24:18    197s]   inst (CORE/U1836) with max move: (1649.82, 1727.6) -> (1633.08, 1727.6)
[12/04 15:24:18    197s]   mean    (X+Y) =         4.44 um
[12/04 15:24:18    197s] Summary Report:
[12/04 15:24:18    197s] Instances move: 65 (out of 1613 movable)
[12/04 15:24:18    197s] Instances flipped: 0
[12/04 15:24:18    197s] Mean displacement: 4.44 um
[12/04 15:24:18    197s] Max displacement: 16.74 um (Instance: CORE/U1836) (1649.82, 1727.6) -> (1633.08, 1727.6)
[12/04 15:24:18    197s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2S
[12/04 15:24:18    197s] Total instances moved : 65
[12/04 15:24:18    197s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.027, MEM:2751.2M
[12/04 15:24:18    197s] Total net bbox length = 2.206e+05 (1.094e+05 1.112e+05) (ext = 1.487e+05)
[12/04 15:24:18    197s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2751.2MB
[12/04 15:24:18    197s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2751.2MB) @(0:03:17 - 0:03:17).
[12/04 15:24:18    197s] *** Finished refinePlace (0:03:17 mem=2751.2M) ***
[12/04 15:24:18    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.9
[12/04 15:24:18    197s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.053, MEM:2751.2M
[12/04 15:24:18    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2751.2M
[12/04 15:24:18    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2748.2M
[12/04 15:24:18    197s] *** maximum move = 16.74 um ***
[12/04 15:24:18    197s] *** Finished re-routing un-routed nets (2748.2M) ***
[12/04 15:24:18    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Starting CMU at level 3, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2748.2M
[12/04 15:24:18    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2748.2M
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2748.2M) ***
[12/04 15:24:18    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.5
[12/04 15:24:18    197s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.138 Density 0.72
[12/04 15:24:18    197s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.138|
|reg2reg   | 0.055|  0.000|
|HEPG      | 0.055|  0.000|
|All Paths |-0.882|-65.138|
+----------+------+-------+

[12/04 15:24:18    197s] Bottom Preferred Layer:
[12/04 15:24:18    197s] +---------------+------------+----------+
[12/04 15:24:18    197s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:24:18    197s] +---------------+------------+----------+
[12/04 15:24:18    197s] | metal5 (z=5)  |          1 | default  |
[12/04 15:24:18    197s] +---------------+------------+----------+
[12/04 15:24:18    197s] Via Pillar Rule:
[12/04 15:24:18    197s]     None
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:06.0 mem=2748.2M) ***
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.6
[12/04 15:24:18    197s] Total-nets :: 1715, Stn-nets :: 185, ratio :: 10.7872 %
[12/04 15:24:18    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2729.1M
[12/04 15:24:18    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2686.1M
[12/04 15:24:18    197s] TotalInstCnt at PhyDesignMc Destruction: 1,613
[12/04 15:24:18    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.16
[12/04 15:24:18    197s] *** TnsOpt #4 [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:03:17.6/0:16:53.9 (0.2), mem = 2686.1M
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] =============================================================================================
[12/04 15:24:18    197s]  Step TAT Report for TnsOpt #4                                                  20.15-s105_1
[12/04 15:24:18    197s] =============================================================================================
[12/04 15:24:18    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:18    197s] ---------------------------------------------------------------------------------------------
[12/04 15:24:18    197s] [ RefinePlace            ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:18    197s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:24:18    197s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  16.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:24:18    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:18    197s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:24:18    197s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:24:18    197s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:18    197s] [ TransformInit          ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:18    197s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:06.2 /  0:00:06.2    1.0
[12/04 15:24:18    197s] [ OptSingleIteration     ]     26   0:00:00.0  (   0.3 % )     0:00:06.2 /  0:00:06.2    1.0
[12/04 15:24:18    197s] [ OptGetWeight           ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:18    197s] [ OptEval                ]     26   0:00:06.1  (  72.5 % )     0:00:06.1 /  0:00:06.1    1.0
[12/04 15:24:18    197s] [ OptCommit              ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:18    197s] [ IncrTimingUpdate       ]     22   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:24:18    197s] [ PostCommitDelayUpdate  ]     26   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:24:18    197s] [ IncrDelayCalc          ]     39   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:24:18    197s] [ SetupOptGetWorkingSet  ]     78   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.5
[12/04 15:24:18    197s] [ SetupOptGetActiveNode  ]     78   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:18    197s] [ SetupOptSlackGraph     ]     26   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:24:18    197s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:18    197s] ---------------------------------------------------------------------------------------------
[12/04 15:24:18    197s]  TnsOpt #4 TOTAL                    0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[12/04 15:24:18    197s] ---------------------------------------------------------------------------------------------
[12/04 15:24:18    197s] 
[12/04 15:24:18    197s] End: GigaOpt Optimization in TNS mode
[12/04 15:24:18    197s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:24:18    197s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:18    197s] Info: 87 io nets excluded
[12/04 15:24:18    197s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:24:18    197s] ### Creating LA Mngr. totSessionCpu=0:03:18 mem=2686.1M
[12/04 15:24:18    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=2686.1M
[12/04 15:24:18    197s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:24:18    197s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:24:18    197s] ### Creating PhyDesignMc. totSessionCpu=0:03:18 mem=2705.2M
[12/04 15:24:18    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:2705.2M
[12/04 15:24:18    197s] z: 2, totalTracks: 1
[12/04 15:24:18    197s] z: 4, totalTracks: 1
[12/04 15:24:18    197s] z: 6, totalTracks: 1
[12/04 15:24:18    197s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:24:18    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2705.2M
[12/04 15:24:19    197s] OPERPROF:     Starting CMU at level 3, MEM:2705.2M
[12/04 15:24:19    197s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2705.2M
[12/04 15:24:19    197s] 
[12/04 15:24:19    197s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:19    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2705.2M
[12/04 15:24:19    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2705.2M
[12/04 15:24:19    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2705.2M
[12/04 15:24:19    197s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2705.2MB).
[12/04 15:24:19    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2705.2M
[12/04 15:24:19    197s] TotalInstCnt at PhyDesignMc Initialization: 1,613
[12/04 15:24:19    197s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:18 mem=2705.2M
[12/04 15:24:19    197s] Begin: Area Reclaim Optimization
[12/04 15:24:19    197s] *** AreaOpt #4 [begin] : totSession cpu/real = 0:03:17.6/0:16:54.0 (0.2), mem = 2705.2M
[12/04 15:24:19    197s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.17
[12/04 15:24:19    197s] ### Creating RouteCongInterface, started
[12/04 15:24:19    197s] 
[12/04 15:24:19    197s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:24:19    197s] 
[12/04 15:24:19    197s] #optDebug: {0, 1.000}
[12/04 15:24:19    197s] ### Creating RouteCongInterface, finished
[12/04 15:24:19    197s] ### Creating LA Mngr. totSessionCpu=0:03:18 mem=2705.2M
[12/04 15:24:19    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:18 mem=2705.2M
[12/04 15:24:19    197s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2705.2M
[12/04 15:24:19    197s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2705.2M
[12/04 15:24:19    197s] Reclaim Optimization WNS Slack -0.882  TNS Slack -65.138 Density 0.72
[12/04 15:24:19    197s] +---------+---------+--------+--------+------------+--------+
[12/04 15:24:19    197s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:24:19    197s] +---------+---------+--------+--------+------------+--------+
[12/04 15:24:19    197s] |    0.72%|        -|  -0.882| -65.138|   0:00:00.0| 2705.2M|
[12/04 15:24:19    197s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:24:19    197s] |    0.72%|        0|  -0.882| -65.138|   0:00:00.0| 2724.3M|
[12/04 15:24:19    198s] |    0.72%|        9|  -0.882| -65.138|   0:00:00.0| 2743.4M|
[12/04 15:24:20    198s] |    0.71%|       73|  -0.882| -65.143|   0:00:01.0| 2743.4M|
[12/04 15:24:20    198s] |    0.70%|        7|  -0.882| -65.143|   0:00:00.0| 2743.4M|
[12/04 15:24:20    198s] |    0.70%|        0|  -0.882| -65.143|   0:00:00.0| 2743.4M|
[12/04 15:24:20    198s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:24:20    198s] |    0.70%|        0|  -0.882| -65.143|   0:00:00.0| 2743.4M|
[12/04 15:24:20    198s] +---------+---------+--------+--------+------------+--------+
[12/04 15:24:20    198s] Reclaim Optimization End WNS Slack -0.882  TNS Slack -65.143 Density 0.70
[12/04 15:24:20    198s] 
[12/04 15:24:20    198s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 2 Resize = 69 **
[12/04 15:24:20    198s] --------------------------------------------------------------
[12/04 15:24:20    198s] |                                   | Total     | Sequential |
[12/04 15:24:20    198s] --------------------------------------------------------------
[12/04 15:24:20    198s] | Num insts resized                 |      66  |       3    |
[12/04 15:24:20    198s] | Num insts undone                  |      11  |       5    |
[12/04 15:24:20    198s] | Num insts Downsized               |      66  |       3    |
[12/04 15:24:20    198s] | Num insts Samesized               |       0  |       0    |
[12/04 15:24:20    198s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:24:20    198s] | Num multiple commits+uncommits    |       3  |       -    |
[12/04 15:24:20    198s] --------------------------------------------------------------
[12/04 15:24:20    198s] Bottom Preferred Layer:
[12/04 15:24:20    198s] +---------------+------------+----------+
[12/04 15:24:20    198s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:24:20    198s] +---------------+------------+----------+
[12/04 15:24:20    198s] | metal5 (z=5)  |          1 | default  |
[12/04 15:24:20    198s] +---------------+------------+----------+
[12/04 15:24:20    198s] Via Pillar Rule:
[12/04 15:24:20    198s]     None
[12/04 15:24:20    198s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[12/04 15:24:20    198s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:       Starting CMU at level 4, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:2743.4M
[12/04 15:24:20    198s] TDRefine: refinePlace mode is spiral
[12/04 15:24:20    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.10
[12/04 15:24:20    198s] OPERPROF: Starting RefinePlace at level 1, MEM:2743.4M
[12/04 15:24:20    198s] *** Starting refinePlace (0:03:19 mem=2743.4M) ***
[12/04 15:24:20    198s] Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
[12/04 15:24:20    198s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:20    198s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2743.4M
[12/04 15:24:20    198s] Starting refinePlace ...
[12/04 15:24:20    198s] One DDP V2 for no tweak run.
[12/04 15:24:20    198s] 
[12/04 15:24:20    198s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:24:20    198s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:24:20    198s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2743.4MB) @(0:03:19 - 0:03:19).
[12/04 15:24:20    198s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:20    198s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2743.4MB
[12/04 15:24:20    198s] Statistics of distance of Instance movement in refine placement:
[12/04 15:24:20    198s]   maximum (X+Y) =         0.00 um
[12/04 15:24:20    198s]   mean    (X+Y) =         0.00 um
[12/04 15:24:20    198s] Summary Report:
[12/04 15:24:20    198s] Instances move: 0 (out of 1604 movable)
[12/04 15:24:20    198s] Instances flipped: 0
[12/04 15:24:20    198s] Mean displacement: 0.00 um
[12/04 15:24:20    198s] Max displacement: 0.00 um 
[12/04 15:24:20    198s] Total instances moved : 0
[12/04 15:24:20    198s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.013, MEM:2743.4M
[12/04 15:24:20    198s] Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
[12/04 15:24:20    198s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2743.4MB
[12/04 15:24:20    198s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2743.4MB) @(0:03:19 - 0:03:19).
[12/04 15:24:20    198s] *** Finished refinePlace (0:03:19 mem=2743.4M) ***
[12/04 15:24:20    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.10
[12/04 15:24:20    198s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.018, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2743.4M
[12/04 15:24:20    198s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2743.4M
[12/04 15:24:20    198s] *** maximum move = 0.00 um ***
[12/04 15:24:20    198s] *** Finished re-routing un-routed nets (2743.4M) ***
[12/04 15:24:20    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:     Starting CMU at level 3, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2743.4M
[12/04 15:24:20    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2743.4M
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2743.4M) ***
[12/04 15:24:20    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.17
[12/04 15:24:20    199s] *** AreaOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:03:19.1/0:16:55.4 (0.2), mem = 2743.4M
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] =============================================================================================
[12/04 15:24:20    199s]  Step TAT Report for AreaOpt #4                                                 20.15-s105_1
[12/04 15:24:20    199s] =============================================================================================
[12/04 15:24:20    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:20    199s] ---------------------------------------------------------------------------------------------
[12/04 15:24:20    199s] [ RefinePlace            ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:20    199s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:24:20    199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:24:20    199s] [ OptGetWeight           ]    102   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ OptEval                ]    102   0:00:00.3  (  23.6 % )     0:00:00.3 /  0:00:00.4    1.1
[12/04 15:24:20    199s] [ OptCommit              ]    102   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:24:20    199s] [ IncrTimingUpdate       ]     37   0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:20    199s] [ PostCommitDelayUpdate  ]    107   0:00:00.0  (   3.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:24:20    199s] [ IncrDelayCalc          ]    175   0:00:00.4  (  29.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:24:20    199s] [ MISC                   ]          0:00:00.2  (  15.4 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:24:20    199s] ---------------------------------------------------------------------------------------------
[12/04 15:24:20    199s]  AreaOpt #4 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:24:20    199s] ---------------------------------------------------------------------------------------------
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2724.3M
[12/04 15:24:20    199s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2686.3M
[12/04 15:24:20    199s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:24:20    199s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2686.29M, totSessionCpu=0:03:19).
[12/04 15:24:20    199s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:24:20    199s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:24:20    199s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:03:19.1/0:16:55.4 (0.2), mem = 2686.3M
[12/04 15:24:20    199s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:20    199s] Info: 87 io nets excluded
[12/04 15:24:20    199s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:24:20    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.18
[12/04 15:24:20    199s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:24:20    199s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=2686.3M
[12/04 15:24:20    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:2686.3M
[12/04 15:24:20    199s] z: 2, totalTracks: 1
[12/04 15:24:20    199s] z: 4, totalTracks: 1
[12/04 15:24:20    199s] z: 6, totalTracks: 1
[12/04 15:24:20    199s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:24:20    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:     Starting CMU at level 3, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2686.3M
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:20    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2686.3M
[12/04 15:24:20    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2686.3MB).
[12/04 15:24:20    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2686.3M
[12/04 15:24:20    199s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:24:20    199s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=2686.3M
[12/04 15:24:20    199s] ### Creating RouteCongInterface, started
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] #optDebug: {0, 1.000}
[12/04 15:24:20    199s] ### Creating RouteCongInterface, finished
[12/04 15:24:20    199s] {MG  {5 0 43.8 0.818622} }
[12/04 15:24:20    199s] ### Creating LA Mngr. totSessionCpu=0:03:19 mem=2686.3M
[12/04 15:24:20    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:19 mem=2686.3M
[12/04 15:24:20    199s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2705.4M
[12/04 15:24:20    199s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2705.4M
[12/04 15:24:20    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:24:20    199s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:24:20    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:24:20    199s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:24:20    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:24:20    199s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:24:20    199s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.14|       0|       0|       0|  0.70%|          |         |
[12/04 15:24:20    199s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:24:20    199s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.14|       0|       0|       0|  0.70%| 0:00:00.0|  2705.4M|
[12/04 15:24:20    199s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:24:20    199s] Bottom Preferred Layer:
[12/04 15:24:20    199s] +---------------+------------+----------+
[12/04 15:24:20    199s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:24:20    199s] +---------------+------------+----------+
[12/04 15:24:20    199s] | metal5 (z=5)  |          1 | default  |
[12/04 15:24:20    199s] +---------------+------------+----------+
[12/04 15:24:20    199s] Via Pillar Rule:
[12/04 15:24:20    199s]     None
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2705.4M) ***
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] Total-nets :: 1706, Stn-nets :: 176, ratio :: 10.3165 %
[12/04 15:24:20    199s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2686.3M
[12/04 15:24:20    199s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:24:20    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.18
[12/04 15:24:20    199s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:19.4/0:16:55.8 (0.2), mem = 2686.3M
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] =============================================================================================
[12/04 15:24:20    199s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/04 15:24:20    199s] =============================================================================================
[12/04 15:24:20    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:20    199s] ---------------------------------------------------------------------------------------------
[12/04 15:24:20    199s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:24:20    199s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.5 % )     0:00:00.0 /  0:00:00.1    1.2
[12/04 15:24:20    199s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:20    199s] [ MISC                   ]          0:00:00.2  (  62.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:20    199s] ---------------------------------------------------------------------------------------------
[12/04 15:24:20    199s]  DrvOpt #4 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:20    199s] ---------------------------------------------------------------------------------------------
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] End: GigaOpt postEco DRV Optimization
[12/04 15:24:20    199s] GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
[12/04 15:24:20    199s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:24:20    199s] Design TNS changes after trial route: -65.143 -> -65.143
[12/04 15:24:20    199s] Begin: GigaOpt TNS non-legal recovery
[12/04 15:24:20    199s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
[12/04 15:24:20    199s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:20    199s] Info: 87 io nets excluded
[12/04 15:24:20    199s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:24:20    199s] *** TnsOpt #5 [begin] : totSession cpu/real = 0:03:19.5/0:16:55.8 (0.2), mem = 2686.3M
[12/04 15:24:20    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.19
[12/04 15:24:20    199s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:24:20    199s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=2686.3M
[12/04 15:24:20    199s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:24:20    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:2686.3M
[12/04 15:24:20    199s] z: 2, totalTracks: 1
[12/04 15:24:20    199s] z: 4, totalTracks: 1
[12/04 15:24:20    199s] z: 6, totalTracks: 1
[12/04 15:24:20    199s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:24:20    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:     Starting CMU at level 3, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2686.3M
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:20    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2686.3M
[12/04 15:24:20    199s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2686.3M
[12/04 15:24:20    199s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2686.3MB).
[12/04 15:24:20    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2686.3M
[12/04 15:24:20    199s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:24:20    199s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:20 mem=2686.3M
[12/04 15:24:20    199s] ### Creating RouteCongInterface, started
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:24:20    199s] 
[12/04 15:24:20    199s] #optDebug: {0, 1.000}
[12/04 15:24:20    199s] ### Creating RouteCongInterface, finished
[12/04 15:24:20    199s] {MG  {5 0 43.8 0.818622} }
[12/04 15:24:20    199s] ### Creating LA Mngr. totSessionCpu=0:03:20 mem=2686.3M
[12/04 15:24:20    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:20 mem=2686.3M
[12/04 15:24:21    199s] *info: 87 io nets excluded
[12/04 15:24:21    199s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:21    199s] *info: 2 clock nets excluded
[12/04 15:24:21    199s] *info: 3 no-driver nets excluded.
[12/04 15:24:21    199s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.7
[12/04 15:24:21    199s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:24:21    199s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.143 Density 0.70
[12/04 15:24:21    199s] Optimizer TNS Opt
[12/04 15:24:21    199s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.143|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.143|
+----------+------+-------+

[12/04 15:24:21    199s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2707.4M
[12/04 15:24:21    199s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2707.4M
[12/04 15:24:21    200s] Active Path Group: default 
[12/04 15:24:21    200s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:21    200s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:24:21    200s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:21    200s] |  -0.882|   -0.882| -65.143|  -65.143|    0.70%|   0:00:00.0| 2707.4M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:23    202s] |  -0.882|   -0.882| -65.105|  -65.105|    0.71%|   0:00:02.0| 2748.6M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:23    202s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=2748.6M) ***
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] *** Finished Optimize Step Cumulative (cpu=0:00:02.1 real=0:00:02.0 mem=2748.6M) ***
[12/04 15:24:23    202s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

[12/04 15:24:23    202s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.105 Density 0.71
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.6
[12/04 15:24:23    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:       Starting CMU at level 4, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.000, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.020, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.022, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.022, MEM:2748.6M
[12/04 15:24:23    202s] TDRefine: refinePlace mode is spiral
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.11
[12/04 15:24:23    202s] OPERPROF: Starting RefinePlace at level 1, MEM:2748.6M
[12/04 15:24:23    202s] *** Starting refinePlace (0:03:22 mem=2748.6M) ***
[12/04 15:24:23    202s] Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
[12/04 15:24:23    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] Starting Small incrNP...
[12/04 15:24:23    202s] User Input Parameters:
[12/04 15:24:23    202s] - Congestion Driven    : Off
[12/04 15:24:23    202s] - Timing Driven        : Off
[12/04 15:24:23    202s] - Area-Violation Based : Off
[12/04 15:24:23    202s] - Start Rollback Level : -5
[12/04 15:24:23    202s] - Legalized            : On
[12/04 15:24:23    202s] - Window Based         : Off
[12/04 15:24:23    202s] - eDen incr mode       : Off
[12/04 15:24:23    202s] - Small incr mode      : On
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:2748.6M
[12/04 15:24:23    202s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:24:23    202s] Density distribution unevenness ratio = 97.759%
[12/04 15:24:23    202s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.013, MEM:2748.6M
[12/04 15:24:23    202s] cost 0.774691, thresh 1.000000
[12/04 15:24:23    202s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2748.6M)
[12/04 15:24:23    202s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:24:23    202s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2748.6M
[12/04 15:24:23    202s] Starting refinePlace ...
[12/04 15:24:23    202s] One DDP V2 for no tweak run.
[12/04 15:24:23    202s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:24:23    202s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2748.6MB) @(0:03:22 - 0:03:22).
[12/04 15:24:23    202s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:24:23    202s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:24:23    202s] Move report: legalization moves 1 insts, mean move: 5.04 um, max move: 5.04 um spiral
[12/04 15:24:23    202s] 	Max move on inst (CORE/U1411): (1618.82, 1868.72) --> (1618.82, 1863.68)
[12/04 15:24:23    202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2751.6MB) @(0:03:22 - 0:03:22).
[12/04 15:24:23    202s] Move report: Detail placement moves 1 insts, mean move: 5.04 um, max move: 5.04 um 
[12/04 15:24:23    202s] 	Max move on inst (CORE/U1411): (1618.82, 1868.72) --> (1618.82, 1863.68)
[12/04 15:24:23    202s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2751.6MB
[12/04 15:24:23    202s] Statistics of distance of Instance movement in refine placement:
[12/04 15:24:23    202s]   maximum (X+Y) =         5.04 um
[12/04 15:24:23    202s]   inst (CORE/U1411) with max move: (1618.82, 1868.72) -> (1618.82, 1863.68)
[12/04 15:24:23    202s]   mean    (X+Y) =         5.04 um
[12/04 15:24:23    202s] Summary Report:
[12/04 15:24:23    202s] Instances move: 1 (out of 1604 movable)
[12/04 15:24:23    202s] Instances flipped: 0
[12/04 15:24:23    202s] Mean displacement: 5.04 um
[12/04 15:24:23    202s] Max displacement: 5.04 um (Instance: CORE/U1411) (1618.82, 1868.72) -> (1618.82, 1863.68)
[12/04 15:24:23    202s] 	Length: 11 sites, height: 1 rows, site name: core_5040, cell type: NR2F
[12/04 15:24:23    202s] Total instances moved : 1
[12/04 15:24:23    202s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.026, MEM:2751.6M
[12/04 15:24:23    202s] Total net bbox length = 2.204e+05 (1.093e+05 1.111e+05) (ext = 1.487e+05)
[12/04 15:24:23    202s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2751.6MB
[12/04 15:24:23    202s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2751.6MB) @(0:03:22 - 0:03:22).
[12/04 15:24:23    202s] *** Finished refinePlace (0:03:22 mem=2751.6M) ***
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.11
[12/04 15:24:23    202s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.044, MEM:2751.6M
[12/04 15:24:23    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2751.6M
[12/04 15:24:23    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2748.6M
[12/04 15:24:23    202s] *** maximum move = 5.04 um ***
[12/04 15:24:23    202s] *** Finished re-routing un-routed nets (2748.6M) ***
[12/04 15:24:23    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Starting CMU at level 3, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2748.6M
[12/04 15:24:23    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2748.6M
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2748.6M) ***
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.6
[12/04 15:24:23    202s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.105 Density 0.71
[12/04 15:24:23    202s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

[12/04 15:24:23    202s] Bottom Preferred Layer:
[12/04 15:24:23    202s] +---------------+------------+----------+
[12/04 15:24:23    202s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:24:23    202s] +---------------+------------+----------+
[12/04 15:24:23    202s] | metal5 (z=5)  |          1 | default  |
[12/04 15:24:23    202s] +---------------+------------+----------+
[12/04 15:24:23    202s] Via Pillar Rule:
[12/04 15:24:23    202s]     None
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.4 real=0:00:02.0 mem=2748.6M) ***
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.7
[12/04 15:24:23    202s] Total-nets :: 1706, Stn-nets :: 176, ratio :: 10.3165 %
[12/04 15:24:23    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2729.6M
[12/04 15:24:23    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2686.6M
[12/04 15:24:23    202s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.19
[12/04 15:24:23    202s] *** TnsOpt #5 [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:03:22.3/0:16:58.6 (0.2), mem = 2686.6M
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] =============================================================================================
[12/04 15:24:23    202s]  Step TAT Report for TnsOpt #5                                                  20.15-s105_1
[12/04 15:24:23    202s] =============================================================================================
[12/04 15:24:23    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:23    202s] ---------------------------------------------------------------------------------------------
[12/04 15:24:23    202s] [ RefinePlace            ]      1   0:00:00.2  (   6.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:24:23    202s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:24:23    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:23    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:24:23    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ TransformInit          ]      1   0:00:00.3  (  10.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:23    202s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/04 15:24:23    202s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.2 % )     0:00:02.0 /  0:00:02.1    1.0
[12/04 15:24:23    202s] [ OptGetWeight           ]     10   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ OptEval                ]     10   0:00:02.0  (  71.9 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:24:23    202s] [ OptCommit              ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ SetupOptGetWorkingSet  ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ SetupOptGetActiveNode  ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:23    202s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:24:23    202s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:24:23    202s] ---------------------------------------------------------------------------------------------
[12/04 15:24:23    202s]  TnsOpt #5 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 15:24:23    202s] ---------------------------------------------------------------------------------------------
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] End: GigaOpt TNS non-legal recovery
[12/04 15:24:23    202s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:24:23    202s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:24:23    202s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:23    202s] Info: 87 io nets excluded
[12/04 15:24:23    202s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:24:23    202s] *** TnsOpt #6 [begin] : totSession cpu/real = 0:03:22.3/0:16:58.6 (0.2), mem = 2686.6M
[12/04 15:24:23    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.20
[12/04 15:24:23    202s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:24:23    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=2686.6M
[12/04 15:24:23    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:2686.6M
[12/04 15:24:23    202s] z: 2, totalTracks: 1
[12/04 15:24:23    202s] z: 4, totalTracks: 1
[12/04 15:24:23    202s] z: 6, totalTracks: 1
[12/04 15:24:23    202s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:24:23    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2686.6M
[12/04 15:24:23    202s] OPERPROF:     Starting CMU at level 3, MEM:2686.6M
[12/04 15:24:23    202s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2686.6M
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:24:23    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2686.6M
[12/04 15:24:23    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2686.6M
[12/04 15:24:23    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2686.6M
[12/04 15:24:23    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2686.6MB).
[12/04 15:24:23    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2686.6M
[12/04 15:24:23    202s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:24:23    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=2686.6M
[12/04 15:24:23    202s] ### Creating RouteCongInterface, started
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:24:23    202s] 
[12/04 15:24:23    202s] #optDebug: {0, 1.000}
[12/04 15:24:23    202s] ### Creating RouteCongInterface, finished
[12/04 15:24:23    202s] {MG  {5 0 43.8 0.818622} }
[12/04 15:24:23    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=2686.6M
[12/04 15:24:23    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=2686.6M
[12/04 15:24:24    202s] *info: 87 io nets excluded
[12/04 15:24:24    202s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:24:24    202s] *info: 2 clock nets excluded
[12/04 15:24:24    202s] *info: 3 no-driver nets excluded.
[12/04 15:24:24    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.8
[12/04 15:24:24    202s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:24:24    202s] ** GigaOpt Optimizer WNS Slack -0.882 TNS Slack -65.105 Density 0.71
[12/04 15:24:24    202s] Optimizer TNS Opt
[12/04 15:24:24    202s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

[12/04 15:24:24    202s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2707.6M
[12/04 15:24:24    202s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2707.6M
[12/04 15:24:24    202s] Active Path Group: default 
[12/04 15:24:24    202s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:24    202s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:24:24    202s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:24    202s] |  -0.882|   -0.882| -65.105|  -65.105|    0.71%|   0:00:00.0| 2707.6M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:24    202s] |  -0.882|   -0.882| -65.105|  -65.105|    0.71%|   0:00:00.0| 2726.7M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:24:24    202s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2726.7M) ***
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2726.7M) ***
[12/04 15:24:24    202s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

[12/04 15:24:24    202s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.882|-65.105|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.882|-65.105|
+----------+------+-------+

[12/04 15:24:24    202s] Bottom Preferred Layer:
[12/04 15:24:24    202s] +---------------+------------+----------+
[12/04 15:24:24    202s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:24:24    202s] +---------------+------------+----------+
[12/04 15:24:24    202s] | metal5 (z=5)  |          1 | default  |
[12/04 15:24:24    202s] +---------------+------------+----------+
[12/04 15:24:24    202s] Via Pillar Rule:
[12/04 15:24:24    202s]     None
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2726.7M) ***
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.8
[12/04 15:24:24    202s] Total-nets :: 1706, Stn-nets :: 176, ratio :: 10.3165 %
[12/04 15:24:24    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2707.6M
[12/04 15:24:24    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2686.6M
[12/04 15:24:24    202s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:24:24    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.20
[12/04 15:24:24    202s] *** TnsOpt #6 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:22.8/0:16:59.2 (0.2), mem = 2686.6M
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] =============================================================================================
[12/04 15:24:24    202s]  Step TAT Report for TnsOpt #6                                                  20.15-s105_1
[12/04 15:24:24    202s] =============================================================================================
[12/04 15:24:24    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:24    202s] ---------------------------------------------------------------------------------------------
[12/04 15:24:24    202s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:24:24    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:24:24    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ TransformInit          ]      1   0:00:00.3  (  54.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:24    202s] [ OptimizationStep       ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:24:24    202s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:24:24    202s] [ OptGetWeight           ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ OptEval                ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:24    202s] [ MISC                   ]          0:00:00.1  (  18.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:24:24    202s] ---------------------------------------------------------------------------------------------
[12/04 15:24:24    202s]  TnsOpt #6 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:24:24    202s] ---------------------------------------------------------------------------------------------
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] Active setup views:
[12/04 15:24:24    202s]  av_func_mode_max
[12/04 15:24:24    202s]   Dominating endpoints: 0
[12/04 15:24:24    202s]   Dominating TNS: -0.000
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
[12/04 15:24:24    202s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:24:24    202s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:24:24    202s] PreRoute RC Extraction called for design CHIP.
[12/04 15:24:24    202s] RC Extraction called in multi-corner(1) mode.
[12/04 15:24:24    202s] RCMode: PreRoute
[12/04 15:24:24    202s]       RC Corner Indexes            0   
[12/04 15:24:24    202s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:24:24    202s] Resistance Scaling Factor    : 1.00000 
[12/04 15:24:24    202s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:24:24    202s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:24:24    202s] Shrink Factor                : 1.00000
[12/04 15:24:24    202s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:24:24    202s] Using capacitance table file ...
[12/04 15:24:24    202s] RC Grid backup saved.
[12/04 15:24:24    202s] 
[12/04 15:24:24    202s] Trim Metal Layers:
[12/04 15:24:24    202s] LayerId::1 widthSet size::4
[12/04 15:24:24    202s] LayerId::2 widthSet size::4
[12/04 15:24:24    202s] LayerId::3 widthSet size::4
[12/04 15:24:24    202s] LayerId::4 widthSet size::4
[12/04 15:24:24    202s] LayerId::5 widthSet size::4
[12/04 15:24:24    202s] LayerId::6 widthSet size::2
[12/04 15:24:24    202s] Skipped RC grid update for preRoute extraction.
[12/04 15:24:24    202s] eee: pegSigSF::1.070000
[12/04 15:24:24    202s] Initializing multi-corner capacitance tables ... 
[12/04 15:24:24    202s] Initializing multi-corner resistance tables ...
[12/04 15:24:24    202s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:24:24    202s] eee: l::2 avDens::0.033158 usedTrk::5084.849010 availTrk::153353.865678 sigTrk::5084.849010
[12/04 15:24:24    202s] eee: l::3 avDens::0.031702 usedTrk::5194.900987 availTrk::163868.906518 sigTrk::5194.900987
[12/04 15:24:24    202s] eee: l::4 avDens::0.060098 usedTrk::256.570237 availTrk::4269.228298 sigTrk::256.570237
[12/04 15:24:24    202s] eee: l::5 avDens::0.001845 usedTrk::335.175999 availTrk::181675.458362 sigTrk::335.175999
[12/04 15:24:24    202s] eee: l::6 avDens::0.005878 usedTrk::263.603580 availTrk::44845.001057 sigTrk::263.603580
[12/04 15:24:24    202s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:24:24    202s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.261454 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.814500 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:24:24    203s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2671.133M)
[12/04 15:24:24    203s] Skewing Data Summary (End_of_FINAL)
[12/04 15:24:24    203s] --------------------------------------------------
[12/04 15:24:24    203s]  Total skewed count:0
[12/04 15:24:24    203s] --------------------------------------------------
[12/04 15:24:24    203s] Starting delay calculation for Setup views
[12/04 15:24:24    203s] #################################################################################
[12/04 15:24:24    203s] # Design Stage: PreRoute
[12/04 15:24:24    203s] # Design Name: CHIP
[12/04 15:24:24    203s] # Design Mode: 90nm
[12/04 15:24:24    203s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:24:24    203s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:24:24    203s] # Signoff Settings: SI Off 
[12/04 15:24:24    203s] #################################################################################
[12/04 15:24:24    203s] Calculate delays in Single mode...
[12/04 15:24:24    203s] Topological Sorting (REAL = 0:00:00.0, MEM = 2678.7M, InitMEM = 2678.7M)
[12/04 15:24:24    203s] Start delay calculation (fullDC) (1 T). (MEM=2678.67)
[12/04 15:24:24    203s] End AAE Lib Interpolated Model. (MEM=2678.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:24:24    203s] Total number of fetched objects 1722
[12/04 15:24:24    203s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:24:24    203s] End delay calculation. (MEM=2694.36 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:24:24    203s] End delay calculation (fullDC). (MEM=2694.36 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:24:24    203s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2694.4M) ***
[12/04 15:24:24    203s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:03:23 mem=2694.4M)
[12/04 15:24:24    203s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Import and model ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Create place DB ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Import place data ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read instances and placement ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read nets ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Create route DB ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       == Non-default Options ==
[12/04 15:24:24    203s] (I)       Build term to term wires                           : false
[12/04 15:24:24    203s] (I)       Maximum routing layer                              : 6
[12/04 15:24:24    203s] (I)       Number of threads                                  : 1
[12/04 15:24:24    203s] (I)       Method to set GCell size                           : row
[12/04 15:24:24    203s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:24:24    203s] (I)       Started Import route data (1T) ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       ============== Pin Summary ==============
[12/04 15:24:24    203s] (I)       +-------+--------+---------+------------+
[12/04 15:24:24    203s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:24:24    203s] (I)       +-------+--------+---------+------------+
[12/04 15:24:24    203s] (I)       |     1 |   5929 |  100.00 |        Pin |
[12/04 15:24:24    203s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:24:24    203s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:24:24    203s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:24:24    203s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:24:24    203s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:24:24    203s] (I)       +-------+--------+---------+------------+
[12/04 15:24:24    203s] (I)       Use row-based GCell size
[12/04 15:24:24    203s] (I)       Use row-based GCell align
[12/04 15:24:24    203s] (I)       GCell unit size   : 5040
[12/04 15:24:24    203s] (I)       GCell multiplier  : 1
[12/04 15:24:24    203s] (I)       GCell row height  : 5040
[12/04 15:24:24    203s] (I)       Actual row height : 5040
[12/04 15:24:24    203s] (I)       GCell align ref   : 340380 341600
[12/04 15:24:24    203s] [NR-eGR] Track table information for default rule: 
[12/04 15:24:24    203s] [NR-eGR] metal1 has no routable track
[12/04 15:24:24    203s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:24:24    203s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:24:24    203s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:24:24    203s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:24:24    203s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:24:24    203s] (I)       =================== Default via ====================
[12/04 15:24:24    203s] (I)       +---+------------------+---------------------------+
[12/04 15:24:24    203s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:24:24    203s] (I)       +---+------------------+---------------------------+
[12/04 15:24:24    203s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:24:24    203s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:24:24    203s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:24:24    203s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:24:24    203s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:24:24    203s] (I)       +---+------------------+---------------------------+
[12/04 15:24:24    203s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read routing blockages ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read instance blockages ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read PG blockages ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] [NR-eGR] Read 123380 PG shapes
[12/04 15:24:24    203s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read boundary cut boxes ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:24:24    203s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:24:24    203s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:24:24    203s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:24:24    203s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:24:24    203s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read blackboxes ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:24:24    203s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read prerouted ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:24:24    203s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read unlegalized nets ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Read nets ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:24:24    203s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Started Set up via pillars ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       early_global_route_priority property id does not exist.
[12/04 15:24:24    203s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Model blockages into capacity
[12/04 15:24:24    203s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:24:24    203s] (I)       Started Initialize 3D capacity ( Curr Mem: 2694.36 MB )
[12/04 15:24:24    203s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:24:24    203s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:24:25    203s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:24:25    203s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:24:25    203s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:24:25    203s] (I)       Finished Initialize 3D capacity ( CPU: 0.18 sec, Real: 0.15 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       -- layer congestion ratio --
[12/04 15:24:25    203s] (I)       Layer 1 : 0.100000
[12/04 15:24:25    203s] (I)       Layer 2 : 0.700000
[12/04 15:24:25    203s] (I)       Layer 3 : 0.700000
[12/04 15:24:25    203s] (I)       Layer 4 : 0.700000
[12/04 15:24:25    203s] (I)       Layer 5 : 0.700000
[12/04 15:24:25    203s] (I)       Layer 6 : 0.700000
[12/04 15:24:25    203s] (I)       ----------------------------
[12/04 15:24:25    203s] (I)       Number of ignored nets                =      0
[12/04 15:24:25    203s] (I)       Number of connected nets              =      0
[12/04 15:24:25    203s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:24:25    203s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:24:25    203s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:24:25    203s] (I)       Finished Import route data (1T) ( CPU: 0.20 sec, Real: 0.17 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Create route DB ( CPU: 0.20 sec, Real: 0.17 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Read aux data ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Others data preparation ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:24:25    203s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Create route kernel ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Ndr track 0 does not exist
[12/04 15:24:25    203s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:24:25    203s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:24:25    203s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:24:25    203s] (I)       Site width          :   620  (dbu)
[12/04 15:24:25    203s] (I)       Row height          :  5040  (dbu)
[12/04 15:24:25    203s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:24:25    203s] (I)       GCell width         :  5040  (dbu)
[12/04 15:24:25    203s] (I)       GCell height        :  5040  (dbu)
[12/04 15:24:25    203s] (I)       Grid                :   661   656     6
[12/04 15:24:25    203s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:24:25    203s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:24:25    203s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:24:25    203s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:24:25    203s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:24:25    203s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:24:25    203s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:24:25    203s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:24:25    203s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:24:25    203s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:24:25    203s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:24:25    203s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:24:25    203s] (I)       --------------------------------------------------------
[12/04 15:24:25    203s] 
[12/04 15:24:25    203s] [NR-eGR] ============ Routing rule table ============
[12/04 15:24:25    203s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:24:25    203s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:24:25    203s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:24:25    203s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:24:25    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:24:25    203s] [NR-eGR] ========================================
[12/04 15:24:25    203s] [NR-eGR] 
[12/04 15:24:25    203s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:24:25    203s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:24:25    203s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:24:25    203s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:24:25    203s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:24:25    203s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:24:25    203s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Import and model ( CPU: 0.22 sec, Real: 0.18 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Reset routing kernel
[12/04 15:24:25    203s] (I)       Started Global Routing ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Initialization ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       totalPins=5755  totalGlobalPin=5571 (96.80%)
[12/04 15:24:25    203s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Net group 1 ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Generate topology ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:24:25    203s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1a Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1a ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Pattern routing (1T) ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:24:25    203s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:25    203s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1b Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1b ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:25    203s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:24:25    203s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1c Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1c ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Two level routing ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Level2 Grid: 133 x 132
[12/04 15:24:25    203s] (I)       Started Two Level Routing ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:25    203s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1d Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1d ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Detoured routing ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:25    203s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1e Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1e ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Route legalization ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:24:25    203s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:24:25    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1l Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1l ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Started Layer assignment (1T) ( Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2694.36 MB )
[12/04 15:24:25    203s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Net group 2 ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Generate topology ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:24:25    203s] [NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1a Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1a ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Pattern routing (1T) ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:24:25    203s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 46030 = (22787 H, 23243 V) = (0.37% H, 0.36% V) = (1.148e+05um H, 1.171e+05um V)
[12/04 15:24:25    203s] (I)       Started Add via demand to 2D ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1b Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1b ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 46030 = (22787 H, 23243 V) = (0.37% H, 0.36% V) = (1.148e+05um H, 1.171e+05um V)
[12/04 15:24:25    203s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.319912e+05um
[12/04 15:24:25    203s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:24:25    203s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:24:25    203s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1c Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1c ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Two level routing ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Level2 Grid: 133 x 132
[12/04 15:24:25    203s] (I)       Started Two Level Routing ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 46030 = (22787 H, 23243 V) = (0.37% H, 0.36% V) = (1.148e+05um H, 1.171e+05um V)
[12/04 15:24:25    203s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1d Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1d ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Detoured routing ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 46030 = (22787 H, 23243 V) = (0.37% H, 0.36% V) = (1.148e+05um H, 1.171e+05um V)
[12/04 15:24:25    203s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1e Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1e ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Route legalization ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Usage: 46030 = (22787 H, 23243 V) = (0.37% H, 0.36% V) = (1.148e+05um H, 1.171e+05um V)
[12/04 15:24:25    203s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.319912e+05um
[12/04 15:24:25    203s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] (I)       ============  Phase 1l Route ============
[12/04 15:24:25    203s] (I)       Started Phase 1l ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Layer assignment (1T) ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Clean cong LA ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:24:25    203s] (I)       Layer  2:    2686440     23337         3      719167     2800337    (20.43%) 
[12/04 15:24:25    203s] (I)       Layer  3:    3009961     22201        14      780804     3115836    (20.04%) 
[12/04 15:24:25    203s] (I)       Layer  4:    3016297      2290         0      369472     3150032    (10.50%) 
[12/04 15:24:25    203s] (I)       Layer  5:    3176863       869         1      526122     3370518    (13.50%) 
[12/04 15:24:25    203s] (I)       Layer  6:     705286        56         0      135289      744586    (15.38%) 
[12/04 15:24:25    203s] (I)       Total:      12594847     48753        18     2530854    13181309    (16.11%) 
[12/04 15:24:25    203s] (I)       
[12/04 15:24:25    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:24:25    203s] [NR-eGR]                        OverCon            
[12/04 15:24:25    203s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:24:25    203s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:24:25    203s] [NR-eGR] ----------------------------------------------
[12/04 15:24:25    203s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR]  metal3  (3)        14( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR] ----------------------------------------------
[12/04 15:24:25    203s] [NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[12/04 15:24:25    203s] [NR-eGR] 
[12/04 15:24:25    203s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Started Export 3D cong map ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:24:25    203s] (I)       Started Export 2D cong map ( Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:24:25    203s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:24:25    203s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.36 sec, Curr Mem: 2702.36 MB )
[12/04 15:24:25    203s] OPERPROF: Starting HotSpotCal at level 1, MEM:2702.4M
[12/04 15:24:25    203s] [hotspot] +------------+---------------+---------------+
[12/04 15:24:25    203s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:24:25    203s] [hotspot] +------------+---------------+---------------+
[12/04 15:24:25    203s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:24:25    203s] [hotspot] +------------+---------------+---------------+
[12/04 15:24:25    203s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:24:25    203s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:24:25    203s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2702.4M
[12/04 15:24:25    203s] Reported timing to dir ./timingReports
[12/04 15:24:25    203s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1825.8M, totSessionCpu=0:03:24 **
[12/04 15:24:25    203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2654.4M
[12/04 15:24:25    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2654.4M
[12/04 15:24:26    204s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.882  |  0.001  | -0.882  |
|           TNS (ns):| -65.103 |  0.000  | -65.103 |
|    Violating Paths:|   93    |    0    |   93    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:24:26    204s] Density: 0.705%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:56, mem = 1826.7M, totSessionCpu=0:03:24 **
[12/04 15:24:26    204s] 
[12/04 15:24:26    204s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:24:26    204s] Deleting Lib Analyzer.
[12/04 15:24:26    204s] 
[12/04 15:24:26    204s] TimeStamp Deleting Cell Server End ...
[12/04 15:24:26    204s] *** Finished optDesign ***
[12/04 15:24:26    204s] 
[12/04 15:24:26    204s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:58.2 real=0:00:59.7)
[12/04 15:24:26    204s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[12/04 15:24:26    204s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[12/04 15:24:26    204s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.7 real=0:00:03.7)
[12/04 15:24:26    204s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:20.5 real=0:00:20.6)
[12/04 15:24:26    204s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.6 real=0:00:06.6)
[12/04 15:24:26    204s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:08.4 real=0:00:08.4)
[12/04 15:24:26    204s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[12/04 15:24:26    204s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:24:26    204s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:24:26    204s] clean pInstBBox. size 0
[12/04 15:24:26    204s] All LLGs are deleted
[12/04 15:24:26    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2669.6M
[12/04 15:24:26    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2669.6M
[12/04 15:24:26    204s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:24:26    204s] VSMManager cleared!
[12/04 15:24:26    204s] **place_opt_design ... cpu = 0:00:56, real = 0:00:57, mem = 2620.6M **
[12/04 15:24:26    204s] *** Finished GigaPlace ***
[12/04 15:24:26    204s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:24:26    204s] *** place_opt_design #2 [finish] : cpu/real = 0:00:55.6/0:00:57.1 (1.0), totSession cpu/real = 0:03:24.1/0:17:01.8 (0.2), mem = 2620.6M
[12/04 15:24:26    204s] 
[12/04 15:24:26    204s] =============================================================================================
[12/04 15:24:26    204s]  Final TAT Report for place_opt_design #2                                       20.15-s105_1
[12/04 15:24:26    204s] =============================================================================================
[12/04 15:24:26    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:24:26    204s] ---------------------------------------------------------------------------------------------
[12/04 15:24:26    204s] [ InitOpt                ]      1   0:00:03.3  (   5.7 % )     0:00:04.4 /  0:00:04.4    1.0
[12/04 15:24:26    204s] [ WnsOpt                 ]      1   0:00:06.4  (  11.3 % )     0:00:06.6 /  0:00:06.6    1.0
[12/04 15:24:26    204s] [ TnsOpt                 ]      3   0:00:11.4  (  19.9 % )     0:00:11.7 /  0:00:11.7    1.0
[12/04 15:24:26    204s] [ GlobalOpt              ]      1   0:00:03.9  (   6.8 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 15:24:26    204s] [ DrvOpt                 ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:26    204s] [ SimplifyNetlist        ]      1   0:00:02.2  (   3.8 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:24:26    204s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:24:26    204s] [ AreaOpt                ]      2   0:00:03.4  (   6.0 % )     0:00:03.6 /  0:00:03.5    1.0
[12/04 15:24:26    204s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:24:26    204s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:26    204s] [ IncrReplace            ]      1   0:00:20.6  (  36.1 % )     0:00:21.0 /  0:00:20.9    1.0
[12/04 15:24:26    204s] [ RefinePlace            ]      4   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:24:26    204s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:01.0    1.0
[12/04 15:24:26    204s] [ ExtractRC              ]      3   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:24:26    204s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:24:26    204s] [ FullDelayCalc          ]      3   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:24:26    204s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.1 /  0:00:00.7    0.3
[12/04 15:24:26    204s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:24:26    204s] [ DrvReport              ]      2   0:00:01.5  (   2.6 % )     0:00:01.5 /  0:00:00.1    0.0
[12/04 15:24:26    204s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:24:26    204s] [ SlackTraversorInit     ]     11   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:26    204s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:26    204s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:24:26    204s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:26    204s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:24:26    204s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:24:26    204s] [ MISC                   ]          0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:24:26    204s] ---------------------------------------------------------------------------------------------
[12/04 15:24:26    204s]  place_opt_design #2 TOTAL          0:00:57.1  ( 100.0 % )     0:00:57.1 /  0:00:55.6    1.0
[12/04 15:24:26    204s] ---------------------------------------------------------------------------------------------
[12/04 15:24:26    204s] 
[12/04 15:28:08    214s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/04 15:28:08    214s] <CMD> setEndCapMode -reset
[12/04 15:28:08    214s] <CMD> setEndCapMode -boundary_tap false
[12/04 15:28:08    214s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/04 15:28:08    214s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/04 15:28:08    214s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[12/04 15:28:08    214s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea false -simplifyNetlist false -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[12/04 15:28:08    214s] setAnalysisMode -usefulSkew already set.
[12/04 15:28:09    214s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:28:09    214s] <CMD> optDesign -preCTS
[12/04 15:28:09    214s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1766.9M, totSessionCpu=0:03:34 **
[12/04 15:28:09    214s] Executing: place_opt_design -opt
[12/04 15:28:09    214s] **INFO: User settings:
[12/04 15:28:09    214s] setExtractRCMode -engine                          preRoute
[12/04 15:28:09    214s] setUsefulSkewMode -maxAllowedDelay                1
[12/04 15:28:09    214s] setUsefulSkewMode -maxSkew                        false
[12/04 15:28:09    214s] setUsefulSkewMode -noBoundary                     false
[12/04 15:28:09    214s] setUsefulSkewMode -useCells                       {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
[12/04 15:28:09    214s] setDelayCalMode -enable_high_fanout               true
[12/04 15:28:09    214s] setDelayCalMode -eng_copyNetPropToNewNet          true
[12/04 15:28:09    214s] setDelayCalMode -engine                           aae
[12/04 15:28:09    214s] setDelayCalMode -ignoreNetLoad                    false
[12/04 15:28:09    214s] setDelayCalMode -socv_accuracy_mode               low
[12/04 15:28:09    214s] setOptMode -activeHoldViews                       { av_func_mode_min }
[12/04 15:28:09    214s] setOptMode -activeSetupViews                      { av_func_mode_max }
[12/04 15:28:09    214s] setOptMode -allEndPoints                          false
[12/04 15:28:09    214s] setOptMode -autoSetupViews                        { av_func_mode_max}
[12/04 15:28:09    214s] setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
[12/04 15:28:09    214s] setOptMode -drcMargin                             0
[12/04 15:28:09    214s] setOptMode -effort                                high
[12/04 15:28:09    214s] setOptMode -fixCap                                true
[12/04 15:28:09    214s] setOptMode -fixDrc                                true
[12/04 15:28:09    214s] setOptMode -fixFanoutLoad                         true
[12/04 15:28:09    214s] setOptMode -fixTran                               true
[12/04 15:28:09    214s] setOptMode -holdTargetSlack                       0
[12/04 15:28:09    214s] setOptMode -leakageToDynamicRatio                 1
[12/04 15:28:09    214s] setOptMode -maxDensity                            0.95
[12/04 15:28:09    214s] setOptMode -optimizeFF                            true
[12/04 15:28:09    214s] setOptMode -powerEffort                           none
[12/04 15:28:09    214s] setOptMode -reclaimArea                           false
[12/04 15:28:09    214s] setOptMode -setupTargetSlack                      0
[12/04 15:28:09    214s] setOptMode -simplifyNetlist                       false
[12/04 15:28:09    214s] setOptMode -usefulSkew                            true
[12/04 15:28:09    214s] setPlaceMode -place_design_floorplan_mode         false
[12/04 15:28:09    214s] setPlaceMode -place_detail_preroute_as_obs        {5 6}
[12/04 15:28:09    214s] setAnalysisMode -analysisType                     single
[12/04 15:28:09    214s] setAnalysisMode -checkType                        setup
[12/04 15:28:09    214s] setAnalysisMode -clkSrcPath                       true
[12/04 15:28:09    214s] setAnalysisMode -clockPropagation                 forcedIdeal
[12/04 15:28:09    214s] setAnalysisMode -usefulSkew                       true
[12/04 15:28:09    214s] setAnalysisMode -virtualIPO                       false
[12/04 15:28:09    214s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[12/04 15:28:09    214s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] *** place_opt_design #3 [begin] : totSession cpu/real = 0:03:34.5/0:20:44.7 (0.2), mem = 2621.2M
[12/04 15:28:09    214s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:28:09    214s] *** Starting GigaPlace ***
[12/04 15:28:09    214s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:28:09    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2621.2M
[12/04 15:28:09    214s] z: 2, totalTracks: 1
[12/04 15:28:09    214s] z: 4, totalTracks: 1
[12/04 15:28:09    214s] z: 6, totalTracks: 1
[12/04 15:28:09    214s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:09    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2612.6M
[12/04 15:28:09    214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2612.6M
[12/04 15:28:09    214s] Core basic site is core_5040
[12/04 15:28:09    214s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2612.6M
[12/04 15:28:09    214s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.013, MEM:2612.6M
[12/04 15:28:09    214s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:28:09    214s] SiteArray: use 9,072,640 bytes
[12/04 15:28:09    214s] SiteArray: current memory after site array memory allocation 2621.2M
[12/04 15:28:09    214s] SiteArray: FP blocked sites are writable
[12/04 15:28:09    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:28:09    214s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.055, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.092, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:     Starting CMU at level 3, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2621.2M
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:09    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.101, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2621.2M
[12/04 15:28:09    214s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2621.2MB).
[12/04 15:28:09    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.119, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:2621.2M
[12/04 15:28:09    214s] All LLGs are deleted
[12/04 15:28:09    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2621.2M
[12/04 15:28:09    214s] *** GlobalPlace #3 [begin] : totSession cpu/real = 0:03:34.6/0:20:44.8 (0.2), mem = 2621.2M
[12/04 15:28:09    214s] VSMManager cleared!
[12/04 15:28:09    214s] *** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:34.6/0:20:44.8 (0.2), mem = 2621.2M
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] =============================================================================================
[12/04 15:28:09    214s]  Step TAT Report for GlobalPlace #3                                             20.15-s105_1
[12/04 15:28:09    214s] =============================================================================================
[12/04 15:28:09    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:09    214s] ---------------------------------------------------------------------------------------------
[12/04 15:28:09    214s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:09    214s] ---------------------------------------------------------------------------------------------
[12/04 15:28:09    214s]  GlobalPlace #3 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:09    214s] ---------------------------------------------------------------------------------------------
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1766.9M, totSessionCpu=0:03:35 **
[12/04 15:28:09    214s] *** InitOpt #3 [begin] : totSession cpu/real = 0:03:34.6/0:20:44.8 (0.2), mem = 2621.2M
[12/04 15:28:09    214s] GigaOpt running with 1 threads.
[12/04 15:28:09    214s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:28:09    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2621.2M
[12/04 15:28:09    214s] z: 2, totalTracks: 1
[12/04 15:28:09    214s] z: 4, totalTracks: 1
[12/04 15:28:09    214s] z: 6, totalTracks: 1
[12/04 15:28:09    214s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:09    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2621.2M
[12/04 15:28:09    214s] Core basic site is core_5040
[12/04 15:28:09    214s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2621.2M
[12/04 15:28:09    214s] Fast DP-INIT is on for default
[12/04 15:28:09    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:28:09    214s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.026, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:     Starting CMU at level 3, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2621.2M
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:09    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2621.2M
[12/04 15:28:09    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2621.2MB).
[12/04 15:28:09    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2621.2M
[12/04 15:28:09    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2621.2M
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:28:09    214s] Summary for sequential cells identification: 
[12/04 15:28:09    214s]   Identified SBFF number: 42
[12/04 15:28:09    214s]   Identified MBFF number: 0
[12/04 15:28:09    214s]   Identified SB Latch number: 0
[12/04 15:28:09    214s]   Identified MB Latch number: 0
[12/04 15:28:09    214s]   Not identified SBFF number: 10
[12/04 15:28:09    214s]   Not identified MBFF number: 0
[12/04 15:28:09    214s]   Not identified SB Latch number: 0
[12/04 15:28:09    214s]   Not identified MB Latch number: 0
[12/04 15:28:09    214s]   Number of sequential cells which are not FFs: 27
[12/04 15:28:09    214s]  Visiting view : av_func_mode_max
[12/04 15:28:09    214s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:28:09    214s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:28:09    214s]  Visiting view : av_func_mode_min
[12/04 15:28:09    214s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:28:09    214s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:28:09    214s] TLC MultiMap info (StdDelay):
[12/04 15:28:09    214s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:28:09    214s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:28:09    214s]  Setting StdDelay to: 53.6ps
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:28:09    214s] 
[12/04 15:28:09    214s] Creating Lib Analyzer ...
[12/04 15:28:09    214s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:28:09    214s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:28:09    214s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:28:09    214s] 
[12/04 15:28:10    214s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:11    216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=2643.3M
[12/04 15:28:11    216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=2643.3M
[12/04 15:28:11    216s] Creating Lib Analyzer, finished. 
[12/04 15:28:11    216s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:28:11    216s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:28:11    216s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:28:11    216s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:28:11    216s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:28:11    216s] 	...
[12/04 15:28:11    216s] 	Reporting only the 20 first cells found...
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1771.6M, totSessionCpu=0:03:36 **
[12/04 15:28:11    216s] *** optDesign -preCTS ***
[12/04 15:28:11    216s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:28:11    216s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:28:11    216s] Hold Target Slack: user slack 0
[12/04 15:28:11    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2643.3M
[12/04 15:28:11    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2643.3M
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:28:11    216s] Deleting Lib Analyzer.
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Deleting Cell Server End ...
[12/04 15:28:11    216s] Multi-VT timing optimization disabled based on library information.
[12/04 15:28:11    216s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:28:11    216s] Summary for sequential cells identification: 
[12/04 15:28:11    216s]   Identified SBFF number: 42
[12/04 15:28:11    216s]   Identified MBFF number: 0
[12/04 15:28:11    216s]   Identified SB Latch number: 0
[12/04 15:28:11    216s]   Identified MB Latch number: 0
[12/04 15:28:11    216s]   Not identified SBFF number: 10
[12/04 15:28:11    216s]   Not identified MBFF number: 0
[12/04 15:28:11    216s]   Not identified SB Latch number: 0
[12/04 15:28:11    216s]   Not identified MB Latch number: 0
[12/04 15:28:11    216s]   Number of sequential cells which are not FFs: 27
[12/04 15:28:11    216s]  Visiting view : av_func_mode_max
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:28:11    216s]  Visiting view : av_func_mode_min
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:28:11    216s] TLC MultiMap info (StdDelay):
[12/04 15:28:11    216s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:28:11    216s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:28:11    216s]  Setting StdDelay to: 53.6ps
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Deleting Cell Server End ...
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] Creating Lib Analyzer ...
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:28:11    216s] Summary for sequential cells identification: 
[12/04 15:28:11    216s]   Identified SBFF number: 42
[12/04 15:28:11    216s]   Identified MBFF number: 0
[12/04 15:28:11    216s]   Identified SB Latch number: 0
[12/04 15:28:11    216s]   Identified MB Latch number: 0
[12/04 15:28:11    216s]   Not identified SBFF number: 10
[12/04 15:28:11    216s]   Not identified MBFF number: 0
[12/04 15:28:11    216s]   Not identified SB Latch number: 0
[12/04 15:28:11    216s]   Not identified MB Latch number: 0
[12/04 15:28:11    216s]   Number of sequential cells which are not FFs: 27
[12/04 15:28:11    216s]  Visiting view : av_func_mode_max
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:28:11    216s]  Visiting view : av_func_mode_min
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:28:11    216s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:28:11    216s] TLC MultiMap info (StdDelay):
[12/04 15:28:11    216s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:28:11    216s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:28:11    216s]  Setting StdDelay to: 53.6ps
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:28:11    216s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:28:11    216s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:28:11    216s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:28:11    216s] 
[12/04 15:28:11    216s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:12    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=2643.3M
[12/04 15:28:12    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=2643.3M
[12/04 15:28:12    217s] Creating Lib Analyzer, finished. 
[12/04 15:28:12    217s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2643.3M
[12/04 15:28:12    217s] All LLGs are deleted
[12/04 15:28:12    217s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2643.3M
[12/04 15:28:12    217s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2643.3M
[12/04 15:28:12    217s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2643.3M
[12/04 15:28:12    217s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=2643.3M
[12/04 15:28:12    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=2643.3M
[12/04 15:28:12    217s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Import and model ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Create place DB ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Import place data ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read instances and placement ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Number of ignored instance 0
[12/04 15:28:12    217s] (I)       Number of inbound cells 124
[12/04 15:28:12    217s] (I)       Number of opened ILM blockages 0
[12/04 15:28:12    217s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:28:12    217s] (I)       numMoveCells=1604, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:28:12    217s] (I)       cell height: 5040, count: 1604
[12/04 15:28:12    217s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read nets ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Number of nets = 1706 ( 0 ignored )
[12/04 15:28:12    217s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Read rows... (mem=2643.3M)
[12/04 15:28:12    217s] (I)       Done Read rows (cpu=0.000s, mem=2643.3M)
[12/04 15:28:12    217s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:28:12    217s] (I)       Read module constraints... (mem=2643.3M)
[12/04 15:28:12    217s] (I)       Done Read module constraints (cpu=0.000s, mem=2643.3M)
[12/04 15:28:12    217s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Create route DB ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       == Non-default Options ==
[12/04 15:28:12    217s] (I)       Maximum routing layer                              : 6
[12/04 15:28:12    217s] (I)       Buffering-aware routing                            : true
[12/04 15:28:12    217s] (I)       Spread congestion away from blockages              : true
[12/04 15:28:12    217s] (I)       Number of threads                                  : 1
[12/04 15:28:12    217s] (I)       Overflow penalty cost                              : 10
[12/04 15:28:12    217s] (I)       Punch through distance                             : 9134.390000
[12/04 15:28:12    217s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:28:12    217s] (I)       Method to set GCell size                           : row
[12/04 15:28:12    217s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:28:12    217s] (I)       Started Import route data (1T) ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       ============== Pin Summary ==============
[12/04 15:28:12    217s] (I)       +-------+--------+---------+------------+
[12/04 15:28:12    217s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:28:12    217s] (I)       +-------+--------+---------+------------+
[12/04 15:28:12    217s] (I)       |     1 |   5929 |  100.00 |        Pin |
[12/04 15:28:12    217s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:28:12    217s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:28:12    217s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:28:12    217s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:28:12    217s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:28:12    217s] (I)       +-------+--------+---------+------------+
[12/04 15:28:12    217s] (I)       Use row-based GCell size
[12/04 15:28:12    217s] (I)       Use row-based GCell align
[12/04 15:28:12    217s] (I)       GCell unit size   : 5040
[12/04 15:28:12    217s] (I)       GCell multiplier  : 1
[12/04 15:28:12    217s] (I)       GCell row height  : 5040
[12/04 15:28:12    217s] (I)       Actual row height : 5040
[12/04 15:28:12    217s] (I)       GCell align ref   : 340380 341600
[12/04 15:28:12    217s] [NR-eGR] Track table information for default rule: 
[12/04 15:28:12    217s] [NR-eGR] metal1 has no routable track
[12/04 15:28:12    217s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:28:12    217s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:28:12    217s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:28:12    217s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:28:12    217s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:28:12    217s] (I)       =================== Default via ====================
[12/04 15:28:12    217s] (I)       +---+------------------+---------------------------+
[12/04 15:28:12    217s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:28:12    217s] (I)       +---+------------------+---------------------------+
[12/04 15:28:12    217s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:28:12    217s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:28:12    217s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:28:12    217s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:28:12    217s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:28:12    217s] (I)       +---+------------------+---------------------------+
[12/04 15:28:12    217s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read routing blockages ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read instance blockages ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read PG blockages ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] [NR-eGR] Read 123380 PG shapes
[12/04 15:28:12    217s] (I)       Finished Read PG blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read boundary cut boxes ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:28:12    217s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:28:12    217s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:28:12    217s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:28:12    217s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:28:12    217s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read blackboxes ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:28:12    217s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read prerouted ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:28:12    217s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read unlegalized nets ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Read nets ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:28:12    217s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Started Set up via pillars ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       early_global_route_priority property id does not exist.
[12/04 15:28:12    217s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Model blockages into capacity
[12/04 15:28:12    217s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:28:12    217s] (I)       Started Initialize 3D capacity ( Curr Mem: 2643.27 MB )
[12/04 15:28:12    217s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:28:13    217s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:28:13    217s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:28:13    217s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:28:13    217s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:28:13    217s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:13    217s] (I)       -- layer congestion ratio --
[12/04 15:28:13    217s] (I)       Layer 1 : 0.100000
[12/04 15:28:13    217s] (I)       Layer 2 : 0.700000
[12/04 15:28:13    217s] (I)       Layer 3 : 0.700000
[12/04 15:28:13    217s] (I)       Layer 4 : 0.700000
[12/04 15:28:13    217s] (I)       Layer 5 : 0.700000
[12/04 15:28:13    217s] (I)       Layer 6 : 0.700000
[12/04 15:28:13    217s] (I)       ----------------------------
[12/04 15:28:13    217s] (I)       Number of ignored nets                =      0
[12/04 15:28:13    217s] (I)       Number of connected nets              =      0
[12/04 15:28:13    217s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:28:13    217s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:28:13    217s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:28:13    217s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:13    217s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 2643.27 MB )
[12/04 15:28:13    217s] (I)       Started Read aux data ( Curr Mem: 2643.27 MB )
[12/04 15:28:13    217s] (I)       Constructing bin map
[12/04 15:28:13    217s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:28:13    217s] (I)       Done constructing bin map
[12/04 15:28:13    217s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2647.46 MB )
[12/04 15:28:13    217s] (I)       Started Others data preparation ( Curr Mem: 2647.46 MB )
[12/04 15:28:13    217s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:28:13    217s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2647.46 MB )
[12/04 15:28:13    217s] (I)       Started Create route kernel ( Curr Mem: 2647.46 MB )
[12/04 15:28:13    217s] (I)       Ndr track 0 does not exist
[12/04 15:28:13    217s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:28:13    217s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:28:13    217s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:28:13    217s] (I)       Site width          :   620  (dbu)
[12/04 15:28:13    217s] (I)       Row height          :  5040  (dbu)
[12/04 15:28:13    217s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:28:13    217s] (I)       GCell width         :  5040  (dbu)
[12/04 15:28:13    217s] (I)       GCell height        :  5040  (dbu)
[12/04 15:28:13    217s] (I)       Grid                :   661   656     6
[12/04 15:28:13    217s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:28:13    217s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:28:13    217s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:28:13    217s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:28:13    217s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:28:13    217s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:28:13    217s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:28:13    217s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:28:13    217s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:28:13    217s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:28:13    217s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:28:13    217s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:28:13    217s] (I)       --------------------------------------------------------
[12/04 15:28:13    217s] 
[12/04 15:28:13    217s] [NR-eGR] ============ Routing rule table ============
[12/04 15:28:13    217s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:28:13    217s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:28:13    217s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:28:13    217s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:13    217s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:13    217s] [NR-eGR] ========================================
[12/04 15:28:13    217s] [NR-eGR] 
[12/04 15:28:13    217s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:28:13    217s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:28:13    217s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:28:13    217s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:28:13    217s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:28:13    217s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:28:13    217s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Reset routing kernel
[12/04 15:28:13    217s] (I)       Started Global Routing ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Started Initialization ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       totalPins=5755  totalGlobalPin=5571 (96.80%)
[12/04 15:28:13    217s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Started Net group 1 ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Started Generate topology ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:28:13    217s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1a Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1a ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Started Pattern routing (1T) ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:28:13    217s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:13    217s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1b Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1b ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2671.46 MB )
[12/04 15:28:13    217s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:13    217s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:28:13    217s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1c Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1c ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Two level routing ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:13    217s] (I)       Started Two Level Routing ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:13    217s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1d Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1d ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Detoured routing ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:13    217s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1e Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1e ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Route legalization ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:13    217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:28:13    217s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1l Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1l ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Layer assignment (1T) ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Net group 2 ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Generate topology ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:28:13    217s] (I)       #blocked areas for congestion spreading : 251
[12/04 15:28:13    217s] [NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1a Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1a ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Pattern routing (1T) ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:28:13    217s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Usage: 46210 = (23003 H, 23207 V) = (0.37% H, 0.36% V) = (1.159e+05um H, 1.170e+05um V)
[12/04 15:28:13    217s] (I)       Started Add via demand to 2D ( Curr Mem: 2678.09 MB )
[12/04 15:28:13    217s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1b Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1b ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Usage: 46210 = (23003 H, 23207 V) = (0.37% H, 0.36% V) = (1.159e+05um H, 1.170e+05um V)
[12/04 15:28:13    217s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.328984e+05um
[12/04 15:28:13    217s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:28:13    217s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:28:13    217s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1c Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1c ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Two level routing ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:13    217s] (I)       Started Two Level Routing ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Usage: 46210 = (23003 H, 23207 V) = (0.37% H, 0.36% V) = (1.159e+05um H, 1.170e+05um V)
[12/04 15:28:13    217s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1d Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1d ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Detoured routing ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Usage: 46210 = (23003 H, 23207 V) = (0.37% H, 0.36% V) = (1.159e+05um H, 1.170e+05um V)
[12/04 15:28:13    217s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1e Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1e ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Route legalization ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Usage: 46210 = (23003 H, 23207 V) = (0.37% H, 0.36% V) = (1.159e+05um H, 1.170e+05um V)
[12/04 15:28:13    217s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.328984e+05um
[12/04 15:28:13    217s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] (I)       ============  Phase 1l Route ============
[12/04 15:28:13    217s] (I)       Started Phase 1l ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Layer assignment (1T) ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Net group 2 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Started Clean cong LA ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    217s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:28:13    217s] (I)       Layer  2:    2686440     23386         5      719167     2800337    (20.43%) 
[12/04 15:28:13    217s] (I)       Layer  3:    3009961     22396        15      780804     3115836    (20.04%) 
[12/04 15:28:13    217s] (I)       Layer  4:    3016297      2248         0      369472     3150032    (10.50%) 
[12/04 15:28:13    217s] (I)       Layer  5:    3176863       889         1      526122     3370518    (13.50%) 
[12/04 15:28:13    217s] (I)       Layer  6:     705286        18         0      135289      744586    (15.38%) 
[12/04 15:28:13    217s] (I)       Total:      12594847     48937        21     2530854    13181309    (16.11%) 
[12/04 15:28:13    217s] (I)       
[12/04 15:28:13    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:28:13    217s] [NR-eGR]                        OverCon            
[12/04 15:28:13    217s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:28:13    217s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:28:13    217s] [NR-eGR] ----------------------------------------------
[12/04 15:28:13    217s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:13    217s] [NR-eGR]  metal2  (2)         5( 0.00%)   ( 0.00%) 
[12/04 15:28:13    217s] [NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[12/04 15:28:13    217s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:13    217s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:28:13    218s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:13    218s] [NR-eGR] ----------------------------------------------
[12/04 15:28:13    218s] [NR-eGR] Total               21( 0.00%)   ( 0.00%) 
[12/04 15:28:13    218s] [NR-eGR] 
[12/04 15:28:13    218s] (I)       Finished Global Routing ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Started Export 3D cong map ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:28:13    218s] (I)       Started Export 2D cong map ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:28:13    218s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:28:13    218s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       ============= Track Assignment ============
[12/04 15:28:13    218s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Started Track Assignment (1T) ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:28:13    218s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Run Multi-thread track assignment
[12/04 15:28:13    218s] (I)       Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Started Export ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Started Export DB wires ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Started Export all nets ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Started Set wire vias ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:28:13    218s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5755
[12/04 15:28:13    218s] [NR-eGR] metal2  (2V) length: 1.083094e+05um, number of vias: 8241
[12/04 15:28:13    218s] [NR-eGR] metal3  (3H) length: 1.122524e+05um, number of vias: 781
[12/04 15:28:13    218s] [NR-eGR] metal4  (4V) length: 1.095510e+04um, number of vias: 153
[12/04 15:28:13    218s] [NR-eGR] metal5  (5H) length: 4.546350e+03um, number of vias: 6
[12/04 15:28:13    218s] [NR-eGR] metal6  (6V) length: 8.652000e+01um, number of vias: 0
[12/04 15:28:13    218s] [NR-eGR] Total length: 2.361497e+05um, number of vias: 14936
[12/04 15:28:13    218s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:28:13    218s] [NR-eGR] Total eGR-routed clock nets wire length: 5.317330e+03um 
[12/04 15:28:13    218s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:28:13    218s] (I)       Started Update net boxes ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Started Update timing ( Curr Mem: 2684.71 MB )
[12/04 15:28:13    218s] (I)       Finished Update timing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2675.20 MB )
[12/04 15:28:13    218s] (I)       Finished Export ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2675.20 MB )
[12/04 15:28:13    218s] (I)       Started Postprocess design ( Curr Mem: 2675.20 MB )
[12/04 15:28:13    218s] Saved RC grid cleaned up.
[12/04 15:28:13    218s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2640.20 MB )
[12/04 15:28:13    218s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2640.20 MB )
[12/04 15:28:13    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=2628.2M
[12/04 15:28:13    218s] 
[12/04 15:28:13    218s] Trim Metal Layers:
[12/04 15:28:13    218s] LayerId::1 widthSet size::4
[12/04 15:28:13    218s] LayerId::2 widthSet size::4
[12/04 15:28:13    218s] LayerId::3 widthSet size::4
[12/04 15:28:13    218s] LayerId::4 widthSet size::4
[12/04 15:28:13    218s] LayerId::5 widthSet size::4
[12/04 15:28:13    218s] LayerId::6 widthSet size::2
[12/04 15:28:13    218s] Updating RC grid for preRoute extraction ...
[12/04 15:28:13    218s] eee: pegSigSF::1.070000
[12/04 15:28:13    218s] Initializing multi-corner capacitance tables ... 
[12/04 15:28:13    218s] Initializing multi-corner resistance tables ...
[12/04 15:28:13    218s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:28:13    218s] eee: l::2 avDens::0.033167 usedTrk::5096.815679 availTrk::153671.796879 sigTrk::5096.815679
[12/04 15:28:13    218s] eee: l::3 avDens::0.031828 usedTrk::5215.660913 availTrk::163868.906518 sigTrk::5215.660913
[12/04 15:28:13    218s] eee: l::4 avDens::0.061521 usedTrk::247.642461 availTrk::4025.357330 sigTrk::247.642461
[12/04 15:28:13    218s] eee: l::5 avDens::0.001868 usedTrk::339.252983 availTrk::181585.458362 sigTrk::339.252983
[12/04 15:28:13    218s] eee: l::6 avDens::0.005824 usedTrk::261.064691 availTrk::44824.678477 sigTrk::261.064691
[12/04 15:28:13    218s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:13    218s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269279 ; uaWl: 0.993491 ; uaWlH: 0.059501 ; aWlH: 0.006508 ; Pmax: 0.814400 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:28:13    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=2628.2M
[12/04 15:28:13    218s] Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
[12/04 15:28:13    218s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:28:13    218s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:28:13    218s] PreRoute RC Extraction called for design CHIP.
[12/04 15:28:13    218s] RC Extraction called in multi-corner(1) mode.
[12/04 15:28:13    218s] RCMode: PreRoute
[12/04 15:28:13    218s]       RC Corner Indexes            0   
[12/04 15:28:13    218s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:28:13    218s] Resistance Scaling Factor    : 1.00000 
[12/04 15:28:13    218s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:28:13    218s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:28:13    218s] Shrink Factor                : 1.00000
[12/04 15:28:13    218s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:28:13    218s] Using capacitance table file ...
[12/04 15:28:13    218s] 
[12/04 15:28:13    218s] Trim Metal Layers:
[12/04 15:28:13    218s] LayerId::1 widthSet size::4
[12/04 15:28:13    218s] LayerId::2 widthSet size::4
[12/04 15:28:13    218s] LayerId::3 widthSet size::4
[12/04 15:28:13    218s] LayerId::4 widthSet size::4
[12/04 15:28:13    218s] LayerId::5 widthSet size::4
[12/04 15:28:13    218s] LayerId::6 widthSet size::2
[12/04 15:28:13    218s] Updating RC grid for preRoute extraction ...
[12/04 15:28:13    218s] eee: pegSigSF::1.070000
[12/04 15:28:13    218s] Initializing multi-corner capacitance tables ... 
[12/04 15:28:13    218s] Initializing multi-corner resistance tables ...
[12/04 15:28:13    218s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:28:13    218s] eee: l::2 avDens::0.033167 usedTrk::5096.815679 availTrk::153671.796879 sigTrk::5096.815679
[12/04 15:28:13    218s] eee: l::3 avDens::0.031828 usedTrk::5215.660913 availTrk::163868.906518 sigTrk::5215.660913
[12/04 15:28:13    218s] eee: l::4 avDens::0.061521 usedTrk::247.642461 availTrk::4025.357330 sigTrk::247.642461
[12/04 15:28:13    218s] eee: l::5 avDens::0.001868 usedTrk::339.252983 availTrk::181585.458362 sigTrk::339.252983
[12/04 15:28:13    218s] eee: l::6 avDens::0.005824 usedTrk::261.064691 availTrk::44824.678477 sigTrk::261.064691
[12/04 15:28:13    218s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:13    218s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269279 ; uaWl: 0.993491 ; uaWlH: 0.059501 ; aWlH: 0.006508 ; Pmax: 0.814400 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:28:13    218s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2628.195M)
[12/04 15:28:13    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2628.2M
[12/04 15:28:13    218s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2628.2M
[12/04 15:28:13    218s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2628.2M
[12/04 15:28:13    218s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2628.2M
[12/04 15:28:13    218s] Fast DP-INIT is on for default
[12/04 15:28:13    218s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2628.2M
[12/04 15:28:13    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2628.2M
[12/04 15:28:13    218s] Starting delay calculation for Setup views
[12/04 15:28:13    218s] #################################################################################
[12/04 15:28:13    218s] # Design Stage: PreRoute
[12/04 15:28:13    218s] # Design Name: CHIP
[12/04 15:28:13    218s] # Design Mode: 90nm
[12/04 15:28:13    218s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:28:13    218s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:28:13    218s] # Signoff Settings: SI Off 
[12/04 15:28:13    218s] #################################################################################
[12/04 15:28:13    218s] Calculate delays in Single mode...
[12/04 15:28:13    218s] Topological Sorting (REAL = 0:00:00.0, MEM = 2643.7M, InitMEM = 2643.7M)
[12/04 15:28:13    218s] Start delay calculation (fullDC) (1 T). (MEM=2643.73)
[12/04 15:28:13    218s] End AAE Lib Interpolated Model. (MEM=2643.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:28:14    218s] Total number of fetched objects 1722
[12/04 15:28:14    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:28:14    218s] End delay calculation. (MEM=2652.16 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:28:14    218s] End delay calculation (fullDC). (MEM=2652.16 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:28:14    218s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2652.2M) ***
[12/04 15:28:14    218s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:39 mem=2652.2M)
[12/04 15:28:14    218s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.882  |
|           TNS (ns):| -65.648 |
|    Violating Paths:|   103   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.705%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1775.5M, totSessionCpu=0:03:39 **
[12/04 15:28:14    218s] *** InitOpt #3 [finish] : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:38.8/0:20:49.0 (0.2), mem = 2620.4M
[12/04 15:28:14    218s] 
[12/04 15:28:14    218s] =============================================================================================
[12/04 15:28:14    218s]  Step TAT Report for InitOpt #3                                                 20.15-s105_1
[12/04 15:28:14    218s] =============================================================================================
[12/04 15:28:14    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:14    218s] ---------------------------------------------------------------------------------------------
[12/04 15:28:14    218s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:14    218s] [ EarlyGlobalRoute       ]      1   0:00:00.5  (  12.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:28:14    218s] [ ExtractRC              ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:28:14    218s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:28:14    218s] [ FullDelayCalc          ]      1   0:00:00.4  (   9.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:28:14    218s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:28:14    218s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:14    218s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:28:14    218s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:28:14    218s] [ LibAnalyzerInit        ]      2   0:00:02.8  (  66.8 % )     0:00:02.8 /  0:00:02.8    1.0
[12/04 15:28:14    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:14    218s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:14    218s] [ MISC                   ]          0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.1
[12/04 15:28:14    218s] ---------------------------------------------------------------------------------------------
[12/04 15:28:14    218s]  InitOpt #3 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:04.2    1.0
[12/04 15:28:14    218s] ---------------------------------------------------------------------------------------------
[12/04 15:28:14    218s] 
[12/04 15:28:14    218s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:28:14    218s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:28:14    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:39 mem=2620.4M
[12/04 15:28:14    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:2620.4M
[12/04 15:28:14    218s] z: 2, totalTracks: 1
[12/04 15:28:14    218s] z: 4, totalTracks: 1
[12/04 15:28:14    218s] z: 6, totalTracks: 1
[12/04 15:28:14    218s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:14    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:     Starting CMU at level 3, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2620.4M
[12/04 15:28:14    218s] 
[12/04 15:28:14    218s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:14    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2620.4M
[12/04 15:28:14    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2620.4MB).
[12/04 15:28:14    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.023, MEM:2620.4M
[12/04 15:28:14    218s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:28:14    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:39 mem=2620.4M
[12/04 15:28:14    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2620.4M
[12/04 15:28:14    218s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:28:14    218s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:28:14    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:39 mem=2620.4M
[12/04 15:28:14    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:2620.4M
[12/04 15:28:14    218s] z: 2, totalTracks: 1
[12/04 15:28:14    218s] z: 4, totalTracks: 1
[12/04 15:28:14    218s] z: 6, totalTracks: 1
[12/04 15:28:14    218s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:14    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:     Starting CMU at level 3, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2620.4M
[12/04 15:28:14    218s] 
[12/04 15:28:14    218s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:14    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2620.4M
[12/04 15:28:14    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2620.4MB).
[12/04 15:28:14    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2620.4M
[12/04 15:28:14    218s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:28:14    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:39 mem=2620.4M
[12/04 15:28:14    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2620.4M
[12/04 15:28:14    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2620.4M
[12/04 15:28:14    218s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:28:14    218s] *** Starting optimizing excluded clock nets MEM= 2620.4M) ***
[12/04 15:28:14    218s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2620.4M) ***
[12/04 15:28:14    218s] The useful skew maximum allowed delay set by user is: 1
[12/04 15:28:14    219s] 
[12/04 15:28:14    219s] Active setup views:
[12/04 15:28:14    219s]  av_func_mode_max
[12/04 15:28:14    219s]   Dominating endpoints: 0
[12/04 15:28:14    219s]   Dominating TNS: -0.000
[12/04 15:28:14    219s] 
[12/04 15:28:14    219s] Deleting Lib Analyzer.
[12/04 15:28:14    219s] Begin: GigaOpt Global Optimization
[12/04 15:28:14    219s] *info: use new DP (enabled)
[12/04 15:28:14    219s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:28:14    219s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:14    219s] Info: 87 io nets excluded
[12/04 15:28:14    219s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:28:14    219s] *** GlobalOpt #3 [begin] : totSession cpu/real = 0:03:39.0/0:20:49.2 (0.2), mem = 2636.4M
[12/04 15:28:14    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.21
[12/04 15:28:14    219s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:28:14    219s] ### Creating PhyDesignMc. totSessionCpu=0:03:39 mem=2636.4M
[12/04 15:28:14    219s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:28:14    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2636.4M
[12/04 15:28:14    219s] z: 2, totalTracks: 1
[12/04 15:28:14    219s] z: 4, totalTracks: 1
[12/04 15:28:14    219s] z: 6, totalTracks: 1
[12/04 15:28:14    219s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:14    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2636.4M
[12/04 15:28:14    219s] OPERPROF:     Starting CMU at level 3, MEM:2636.4M
[12/04 15:28:14    219s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:2636.4M
[12/04 15:28:14    219s] 
[12/04 15:28:14    219s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:14    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2636.4M
[12/04 15:28:14    219s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2636.4M
[12/04 15:28:14    219s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2636.4M
[12/04 15:28:14    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2636.4MB).
[12/04 15:28:14    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:2636.4M
[12/04 15:28:14    219s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:28:14    219s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:39 mem=2636.4M
[12/04 15:28:14    219s] #optDebug: Start CG creation (mem=2636.4M)
[12/04 15:28:14    219s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:28:14    219s] (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgPrt (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgEgp (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgPbk (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgNrb(cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgObs (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgCon (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s]  ...processing cgPdm (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2736.4M)
[12/04 15:28:14    219s] ### Creating RouteCongInterface, started
[12/04 15:28:14    219s] 
[12/04 15:28:14    219s] Creating Lib Analyzer ...
[12/04 15:28:14    219s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:28:14    219s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:28:14    219s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:28:14    219s] 
[12/04 15:28:14    219s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:16    220s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:41 mem=2736.4M
[12/04 15:28:16    220s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:41 mem=2736.4M
[12/04 15:28:16    220s] Creating Lib Analyzer, finished. 
[12/04 15:28:16    220s] 
[12/04 15:28:16    220s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:28:16    220s] 
[12/04 15:28:16    220s] #optDebug: {0, 1.000}
[12/04 15:28:16    220s] ### Creating RouteCongInterface, finished
[12/04 15:28:16    220s] {MG  {5 0 43.8 0.818622} }
[12/04 15:28:16    221s] *info: 87 io nets excluded
[12/04 15:28:16    221s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:16    221s] *info: 2 clock nets excluded
[12/04 15:28:16    221s] *info: 3 no-driver nets excluded.
[12/04 15:28:16    221s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2755.5M
[12/04 15:28:16    221s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2755.5M
[12/04 15:28:16    221s] ** GigaOpt Global Opt WNS Slack -0.882  TNS Slack -65.648 
[12/04 15:28:16    221s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:16    221s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:28:16    221s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:16    221s] |  -0.882| -65.648|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    221s] |  -0.882| -65.166|    0.71%|   0:00:01.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    221s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    221s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:17    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:18    222s] |  -0.882| -65.166|    0.71%|   0:00:01.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:18    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:18    222s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:18    223s] |  -0.882| -65.166|    0.71%|   0:00:00.0| 2755.5M|av_func_mode_max|  default| tetris[29]                          |
[12/04 15:28:18    223s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2755.5M) ***
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=2755.5M) ***
[12/04 15:28:18    223s] Bottom Preferred Layer:
[12/04 15:28:18    223s] +---------------+------------+----------+
[12/04 15:28:18    223s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:28:18    223s] +---------------+------------+----------+
[12/04 15:28:18    223s] | metal5 (z=5)  |          1 | default  |
[12/04 15:28:18    223s] +---------------+------------+----------+
[12/04 15:28:18    223s] Via Pillar Rule:
[12/04 15:28:18    223s]     None
[12/04 15:28:18    223s] ** GigaOpt Global Opt End WNS Slack -0.882  TNS Slack -65.166 
[12/04 15:28:18    223s] Total-nets :: 1706, Stn-nets :: 87, ratio :: 5.09965 %
[12/04 15:28:18    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2736.4M
[12/04 15:28:18    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.010, MEM:2687.4M
[12/04 15:28:18    223s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:28:18    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.21
[12/04 15:28:18    223s] *** GlobalOpt #3 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:03:43.1/0:20:53.3 (0.2), mem = 2687.4M
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] =============================================================================================
[12/04 15:28:18    223s]  Step TAT Report for GlobalOpt #3                                               20.15-s105_1
[12/04 15:28:18    223s] =============================================================================================
[12/04 15:28:18    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:18    223s] ---------------------------------------------------------------------------------------------
[12/04 15:28:18    223s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:18    223s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  38.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:28:18    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:18    223s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:28:18    223s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:28:18    223s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:28:18    223s] [ TransformInit          ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:28:18    223s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.3 % )     0:00:01.9 /  0:00:01.8    1.0
[12/04 15:28:18    223s] [ OptGetWeight           ]     17   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:28:18    223s] [ OptEval                ]     17   0:00:01.6  (  38.4 % )     0:00:01.6 /  0:00:01.5    1.0
[12/04 15:28:18    223s] [ OptCommit              ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:18    223s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:28:18    223s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:28:18    223s] [ IncrDelayCalc          ]      7   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:28:18    223s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.6
[12/04 15:28:18    223s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:28:18    223s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 15:28:18    223s] [ MISC                   ]          0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:28:18    223s] ---------------------------------------------------------------------------------------------
[12/04 15:28:18    223s]  GlobalOpt #3 TOTAL                 0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[12/04 15:28:18    223s] ---------------------------------------------------------------------------------------------
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] End: GigaOpt Global Optimization
[12/04 15:28:18    223s] *** Timing NOT met, worst failing slack is -0.882
[12/04 15:28:18    223s] *** Check timing (0:00:00.0)
[12/04 15:28:18    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2687.4M
[12/04 15:28:18    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2687.4M
[12/04 15:28:18    223s] **INFO: Flow update: Design is easy to close.
[12/04 15:28:18    223s] *** IncrReplace #3 [begin] : totSession cpu/real = 0:03:43.2/0:20:53.4 (0.2), mem = 2687.4M
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] *** Start incrementalPlace ***
[12/04 15:28:18    223s] User Input Parameters:
[12/04 15:28:18    223s] - Congestion Driven    : On
[12/04 15:28:18    223s] - Timing Driven        : On
[12/04 15:28:18    223s] - Area-Violation Based : On
[12/04 15:28:18    223s] - Start Rollback Level : -5
[12/04 15:28:18    223s] - Legalized            : On
[12/04 15:28:18    223s] - Window Based         : Off
[12/04 15:28:18    223s] - eDen incr mode       : Off
[12/04 15:28:18    223s] - Small incr mode      : Off
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] no activity file in design. spp won't run.
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:28:18    223s] Deleting Lib Analyzer.
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] TimeStamp Deleting Cell Server End ...
[12/04 15:28:18    223s] Effort level <high> specified for reg2reg path_group
[12/04 15:28:18    223s] No Views given, use default active views for adaptive view pruning
[12/04 15:28:18    223s] SKP will enable view:
[12/04 15:28:18    223s]   av_func_mode_max
[12/04 15:28:18    223s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2687.4M
[12/04 15:28:18    223s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.012, MEM:2687.4M
[12/04 15:28:18    223s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2687.4M
[12/04 15:28:18    223s] Starting Early Global Route congestion estimation: mem = 2687.4M
[12/04 15:28:18    223s] (I)       Started Import and model ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Create place DB ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Import place data ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read instances and placement ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read nets ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Create route DB ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       == Non-default Options ==
[12/04 15:28:18    223s] (I)       Maximum routing layer                              : 6
[12/04 15:28:18    223s] (I)       Number of threads                                  : 1
[12/04 15:28:18    223s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:28:18    223s] (I)       Method to set GCell size                           : row
[12/04 15:28:18    223s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:28:18    223s] (I)       Started Import route data (1T) ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       ============== Pin Summary ==============
[12/04 15:28:18    223s] (I)       +-------+--------+---------+------------+
[12/04 15:28:18    223s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:28:18    223s] (I)       +-------+--------+---------+------------+
[12/04 15:28:18    223s] (I)       |     1 |   5929 |  100.00 |        Pin |
[12/04 15:28:18    223s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:28:18    223s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:28:18    223s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:28:18    223s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:28:18    223s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:28:18    223s] (I)       +-------+--------+---------+------------+
[12/04 15:28:18    223s] (I)       Use row-based GCell size
[12/04 15:28:18    223s] (I)       Use row-based GCell align
[12/04 15:28:18    223s] (I)       GCell unit size   : 5040
[12/04 15:28:18    223s] (I)       GCell multiplier  : 1
[12/04 15:28:18    223s] (I)       GCell row height  : 5040
[12/04 15:28:18    223s] (I)       Actual row height : 5040
[12/04 15:28:18    223s] (I)       GCell align ref   : 340380 341600
[12/04 15:28:18    223s] [NR-eGR] Track table information for default rule: 
[12/04 15:28:18    223s] [NR-eGR] metal1 has no routable track
[12/04 15:28:18    223s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:28:18    223s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:28:18    223s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:28:18    223s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:28:18    223s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:28:18    223s] (I)       =================== Default via ====================
[12/04 15:28:18    223s] (I)       +---+------------------+---------------------------+
[12/04 15:28:18    223s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:28:18    223s] (I)       +---+------------------+---------------------------+
[12/04 15:28:18    223s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:28:18    223s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:28:18    223s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:28:18    223s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:28:18    223s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:28:18    223s] (I)       +---+------------------+---------------------------+
[12/04 15:28:18    223s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read routing blockages ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read instance blockages ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read PG blockages ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] [NR-eGR] Read 123380 PG shapes
[12/04 15:28:18    223s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read boundary cut boxes ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:28:18    223s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:28:18    223s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:28:18    223s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:28:18    223s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:28:18    223s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read blackboxes ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:28:18    223s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read prerouted ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:28:18    223s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read unlegalized nets ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read nets ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:28:18    223s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Set up via pillars ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       early_global_route_priority property id does not exist.
[12/04 15:28:18    223s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Initialize 3D grid graph ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Model blockages into capacity
[12/04 15:28:18    223s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:28:18    223s] (I)       Started Initialize 3D capacity ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:28:18    223s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:28:18    223s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:28:18    223s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:28:18    223s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:28:18    223s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       -- layer congestion ratio --
[12/04 15:28:18    223s] (I)       Layer 1 : 0.100000
[12/04 15:28:18    223s] (I)       Layer 2 : 0.700000
[12/04 15:28:18    223s] (I)       Layer 3 : 0.700000
[12/04 15:28:18    223s] (I)       Layer 4 : 0.700000
[12/04 15:28:18    223s] (I)       Layer 5 : 0.700000
[12/04 15:28:18    223s] (I)       Layer 6 : 0.700000
[12/04 15:28:18    223s] (I)       ----------------------------
[12/04 15:28:18    223s] (I)       Number of ignored nets                =      0
[12/04 15:28:18    223s] (I)       Number of connected nets              =      0
[12/04 15:28:18    223s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:28:18    223s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:28:18    223s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:28:18    223s] (I)       Finished Import route data (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Create route DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Read aux data ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Others data preparation ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:28:18    223s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Started Create route kernel ( Curr Mem: 2687.43 MB )
[12/04 15:28:18    223s] (I)       Ndr track 0 does not exist
[12/04 15:28:18    223s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:28:18    223s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:28:18    223s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:28:18    223s] (I)       Site width          :   620  (dbu)
[12/04 15:28:18    223s] (I)       Row height          :  5040  (dbu)
[12/04 15:28:18    223s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:28:18    223s] (I)       GCell width         :  5040  (dbu)
[12/04 15:28:18    223s] (I)       GCell height        :  5040  (dbu)
[12/04 15:28:18    223s] (I)       Grid                :   661   656     6
[12/04 15:28:18    223s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:28:18    223s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:28:18    223s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:28:18    223s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:28:18    223s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:28:18    223s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:28:18    223s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:28:18    223s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:28:18    223s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:28:18    223s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:28:18    223s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:28:18    223s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:28:18    223s] (I)       --------------------------------------------------------
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] [NR-eGR] ============ Routing rule table ============
[12/04 15:28:18    223s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:28:18    223s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:28:18    223s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:28:18    223s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:18    223s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:18    223s] [NR-eGR] ========================================
[12/04 15:28:18    223s] [NR-eGR] 
[12/04 15:28:18    223s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:28:18    223s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:28:18    223s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:28:18    223s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:28:18    223s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:28:18    223s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:28:18    223s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Reset routing kernel
[12/04 15:28:18    223s] (I)       Started Global Routing ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Started Initialization ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       totalPins=5755  totalGlobalPin=5568 (96.75%)
[12/04 15:28:18    223s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Started Net group 1 ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Started Generate topology ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:28:18    223s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1a Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1a ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Started Pattern routing (1T) ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:28:18    223s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:18    223s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1b Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1b ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2711.43 MB )
[12/04 15:28:18    223s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:18    223s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:28:18    223s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1c Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1c ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Two level routing ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:18    223s] (I)       Started Two Level Routing ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:18    223s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1d Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1d ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Detoured routing ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:18    223s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1e Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1e ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Route legalization ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Usage: 305 = (301 H, 4 V) = (0.01% H, 0.00% V) = (1.517e+03um H, 2.016e+01um V)
[12/04 15:28:18    223s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:28:18    223s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1l Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1l ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Layer assignment (1T) ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Net group 2 ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Generate topology ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:28:18    223s] [NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1a Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1a ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Pattern routing (1T) ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:28:18    223s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Usage: 46030 = (22788 H, 23242 V) = (0.37% H, 0.36% V) = (1.149e+05um H, 1.171e+05um V)
[12/04 15:28:18    223s] (I)       Started Add via demand to 2D ( Curr Mem: 2718.05 MB )
[12/04 15:28:18    223s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1b Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1b ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Usage: 46030 = (22788 H, 23242 V) = (0.37% H, 0.36% V) = (1.149e+05um H, 1.171e+05um V)
[12/04 15:28:18    223s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.319912e+05um
[12/04 15:28:18    223s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:28:18    223s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:28:18    223s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1c Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1c ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Two level routing ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:18    223s] (I)       Started Two Level Routing ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Usage: 46030 = (22788 H, 23242 V) = (0.37% H, 0.36% V) = (1.149e+05um H, 1.171e+05um V)
[12/04 15:28:18    223s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1d Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1d ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Detoured routing ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Usage: 46030 = (22788 H, 23242 V) = (0.37% H, 0.36% V) = (1.149e+05um H, 1.171e+05um V)
[12/04 15:28:18    223s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1e Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1e ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Route legalization ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Usage: 46030 = (22788 H, 23242 V) = (0.37% H, 0.36% V) = (1.149e+05um H, 1.171e+05um V)
[12/04 15:28:18    223s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.319912e+05um
[12/04 15:28:18    223s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] (I)       ============  Phase 1l Route ============
[12/04 15:28:18    223s] (I)       Started Phase 1l ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Layer assignment (1T) ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Clean cong LA ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:28:18    223s] (I)       Layer  2:    2686440     23314         4      719167     2800337    (20.43%) 
[12/04 15:28:18    223s] (I)       Layer  3:    3009961     22216        13      780804     3115836    (20.04%) 
[12/04 15:28:18    223s] (I)       Layer  4:    3016297      2319         0      369472     3150032    (10.50%) 
[12/04 15:28:18    223s] (I)       Layer  5:    3176863       854         1      526122     3370518    (13.50%) 
[12/04 15:28:18    223s] (I)       Layer  6:     705286        56         0      135289      744586    (15.38%) 
[12/04 15:28:18    223s] (I)       Total:      12594847     48759        18     2530854    13181309    (16.11%) 
[12/04 15:28:18    223s] (I)       
[12/04 15:28:18    223s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:28:18    223s] [NR-eGR]                        OverCon            
[12/04 15:28:18    223s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:28:18    223s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:28:18    223s] [NR-eGR] ----------------------------------------------
[12/04 15:28:18    223s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR]  metal3  (3)        13( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR] ----------------------------------------------
[12/04 15:28:18    223s] [NR-eGR] Total               18( 0.00%)   ( 0.00%) 
[12/04 15:28:18    223s] [NR-eGR] 
[12/04 15:28:18    223s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Started Export 3D cong map ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:28:18    223s] (I)       Started Export 2D cong map ( Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:28:18    223s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:28:18    223s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2724.68 MB )
[12/04 15:28:18    223s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 2724.7M
[12/04 15:28:18    223s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.380, REAL:0.385, MEM:2724.7M
[12/04 15:28:18    223s] OPERPROF: Starting HotSpotCal at level 1, MEM:2724.7M
[12/04 15:28:18    223s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:18    223s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:28:18    223s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:18    223s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:28:18    223s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:18    223s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:28:18    223s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:28:18    223s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:2724.7M
[12/04 15:28:18    223s] 
[12/04 15:28:18    223s] === incrementalPlace Internal Loop 1 ===
[12/04 15:28:18    223s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:28:18    223s] OPERPROF: Starting IPInitSPData at level 1, MEM:2724.7M
[12/04 15:28:18    223s] z: 2, totalTracks: 1
[12/04 15:28:18    223s] z: 4, totalTracks: 1
[12/04 15:28:18    223s] z: 6, totalTracks: 1
[12/04 15:28:18    223s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:28:18    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2724.7M
[12/04 15:28:19    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.169, MEM:2724.7M
[12/04 15:28:19    223s] OPERPROF:   Starting post-place ADS at level 2, MEM:2724.7M
[12/04 15:28:19    223s] ADSU 0.007 -> 0.007. site 1751998.000 -> 1751998.000. GS 40.320
[12/04 15:28:19    223s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.058, MEM:2724.7M
[12/04 15:28:19    223s] OPERPROF:   Starting spMPad at level 2, MEM:2694.7M
[12/04 15:28:19    223s] OPERPROF:     Starting spContextMPad at level 3, MEM:2694.7M
[12/04 15:28:19    223s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2694.7M
[12/04 15:28:19    223s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.016, MEM:2694.7M
[12/04 15:28:19    223s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2694.7M
[12/04 15:28:19    223s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2694.7M
[12/04 15:28:19    223s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2694.7M
[12/04 15:28:19    223s] no activity file in design. spp won't run.
[12/04 15:28:19    223s] [spp] 0
[12/04 15:28:19    223s] [adp] 0:1:1:3
[12/04 15:28:19    223s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2694.7M
[12/04 15:28:19    223s] SP #FI/SF FL/PI 0/0 1604/0
[12/04 15:28:19    223s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.270, REAL:0.268, MEM:2694.7M
[12/04 15:28:19    223s] PP off. flexM 0
[12/04 15:28:19    223s] OPERPROF: Starting CDPad at level 1, MEM:2694.7M
[12/04 15:28:19    223s] 3DP is on.
[12/04 15:28:19    223s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 15:28:19    223s] design sh 0.004.
[12/04 15:28:19    223s] design sh 0.004.
[12/04 15:28:19    223s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:28:19    224s] design sh 0.003.
[12/04 15:28:20    224s] CDPadU 0.012 -> 0.008. R=0.007, N=1604, GS=5.040
[12/04 15:28:20    224s] OPERPROF: Finished CDPad at level 1, CPU:0.850, REAL:0.850, MEM:2730.8M
[12/04 15:28:20    224s] OPERPROF: Starting InitSKP at level 1, MEM:2730.8M
[12/04 15:28:20    224s] no activity file in design. spp won't run.
[12/04 15:28:20    224s] no activity file in design. spp won't run.
[12/04 15:28:20    224s] 
[12/04 15:28:20    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:28:20    224s] TLC MultiMap info (StdDelay):
[12/04 15:28:20    224s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:28:20    224s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:28:20    224s]  Setting StdDelay to: 53.6ps
[12/04 15:28:20    224s] 
[12/04 15:28:20    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:28:20    224s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:28:20    224s] OPERPROF: Finished InitSKP at level 1, CPU:0.190, REAL:0.179, MEM:2730.8M
[12/04 15:28:20    224s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:28:20    224s] no activity file in design. spp won't run.
[12/04 15:28:20    224s] 
[12/04 15:28:20    224s] AB Est...
[12/04 15:28:20    224s] OPERPROF: Starting npPlace at level 1, MEM:2730.8M
[12/04 15:28:20    225s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.117, MEM:2746.8M
[12/04 15:28:20    225s] Iteration  5: Skipped, with CDP Off
[12/04 15:28:20    225s] 
[12/04 15:28:20    225s] AB Est...
[12/04 15:28:20    225s] OPERPROF: Starting npPlace at level 1, MEM:2746.8M
[12/04 15:28:20    225s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.112, MEM:2746.8M
[12/04 15:28:20    225s] Iteration  6: Skipped, with CDP Off
[12/04 15:28:20    225s] 
[12/04 15:28:20    225s] AB Est...
[12/04 15:28:20    225s] OPERPROF: Starting npPlace at level 1, MEM:2746.8M
[12/04 15:28:20    225s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.111, MEM:2746.8M
[12/04 15:28:20    225s] Iteration  7: Skipped, with CDP Off
[12/04 15:28:20    225s] OPERPROF: Starting npPlace at level 1, MEM:2746.8M
[12/04 15:28:20    225s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:28:20    225s] No instances found in the vector
[12/04 15:28:20    225s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2746.8M, DRC: 0)
[12/04 15:28:20    225s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:28:20    225s] Iteration  8: Total net bbox = 2.209e+05 (1.11e+05 1.10e+05)
[12/04 15:28:20    225s]               Est.  stn bbox = 2.398e+05 (1.19e+05 1.20e+05)
[12/04 15:28:20    225s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2709.3M
[12/04 15:28:20    225s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.250, MEM:2709.3M
[12/04 15:28:20    225s] no activity file in design. spp won't run.
[12/04 15:28:20    225s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:28:20    225s] no activity file in design. spp won't run.
[12/04 15:28:20    225s] OPERPROF: Starting npPlace at level 1, MEM:2709.3M
[12/04 15:28:21    225s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:28:21    225s] No instances found in the vector
[12/04 15:28:21    225s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2709.3M, DRC: 0)
[12/04 15:28:21    225s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:28:21    225s] Iteration  9: Total net bbox = 2.178e+05 (1.09e+05 1.09e+05)
[12/04 15:28:21    225s]               Est.  stn bbox = 2.364e+05 (1.18e+05 1.19e+05)
[12/04 15:28:21    225s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2709.3M
[12/04 15:28:21    225s] OPERPROF: Finished npPlace at level 1, CPU:0.370, REAL:0.364, MEM:2709.3M
[12/04 15:28:21    225s] no activity file in design. spp won't run.
[12/04 15:28:21    225s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:28:21    225s] no activity file in design. spp won't run.
[12/04 15:28:21    225s] OPERPROF: Starting npPlace at level 1, MEM:2709.3M
[12/04 15:28:21    226s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:28:21    226s] No instances found in the vector
[12/04 15:28:21    226s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2709.3M, DRC: 0)
[12/04 15:28:21    226s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:28:21    226s] Starting Early Global Route supply map. mem = 2709.3M
[12/04 15:28:21    226s] Finished Early Global Route supply map. mem = 2739.9M
[12/04 15:28:23    227s] Iteration 10: Total net bbox = 2.164e+05 (1.08e+05 1.08e+05)
[12/04 15:28:23    227s]               Est.  stn bbox = 2.349e+05 (1.17e+05 1.18e+05)
[12/04 15:28:23    227s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2719.9M
[12/04 15:28:23    227s] OPERPROF: Finished npPlace at level 1, CPU:1.740, REAL:1.748, MEM:2719.9M
[12/04 15:28:23    227s] no activity file in design. spp won't run.
[12/04 15:28:23    227s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:28:23    227s] no activity file in design. spp won't run.
[12/04 15:28:23    227s] OPERPROF: Starting npPlace at level 1, MEM:2719.9M
[12/04 15:28:23    227s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:28:23    227s] No instances found in the vector
[12/04 15:28:23    227s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2719.9M, DRC: 0)
[12/04 15:28:23    227s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:28:30    234s] Iteration 11: Total net bbox = 2.184e+05 (1.09e+05 1.09e+05)
[12/04 15:28:30    234s]               Est.  stn bbox = 2.370e+05 (1.18e+05 1.19e+05)
[12/04 15:28:30    234s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 2844.3M
[12/04 15:28:30    234s] OPERPROF: Finished npPlace at level 1, CPU:7.240, REAL:7.218, MEM:2844.3M
[12/04 15:28:30    234s] no activity file in design. spp won't run.
[12/04 15:28:30    234s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:28:30    234s] no activity file in design. spp won't run.
[12/04 15:28:30    234s] OPERPROF: Starting npPlace at level 1, MEM:2844.3M
[12/04 15:28:30    235s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:28:30    235s] No instances found in the vector
[12/04 15:28:30    235s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2844.3M, DRC: 0)
[12/04 15:28:30    235s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:28:31    236s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.009, MEM:2724.3M
[12/04 15:28:31    236s] Iteration 12: Total net bbox = 2.209e+05 (1.10e+05 1.10e+05)
[12/04 15:28:31    236s]               Est.  stn bbox = 2.396e+05 (1.19e+05 1.20e+05)
[12/04 15:28:31    236s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 2712.3M
[12/04 15:28:31    236s] OPERPROF: Finished npPlace at level 1, CPU:1.690, REAL:1.686, MEM:2712.3M
[12/04 15:28:31    236s] Move report: Timing Driven Placement moves 1604 insts, mean move: 6.77 um, max move: 59.19 um 
[12/04 15:28:31    236s] 	Max move on inst (FE_OCPC240_C_tetris_14): (1928.82, 1576.40) --> (1927.27, 1634.04)
[12/04 15:28:31    236s] no activity file in design. spp won't run.
[12/04 15:28:31    236s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.020, REAL:0.018, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2712.3M
[12/04 15:28:31    236s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:28:31    236s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2712.3M
[12/04 15:28:31    236s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.039, MEM:2712.3M
[12/04 15:28:31    236s] 
[12/04 15:28:31    236s] Finished Incremental Placement (cpu=0:00:13.1, real=0:00:13.0, mem=2712.3M)
[12/04 15:28:32    236s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:28:32    236s] Type 'man IMPSP-9025' for more detail.
[12/04 15:28:32    236s] CongRepair sets shifter mode to gplace
[12/04 15:28:32    236s] TDRefine: refinePlace mode is spiral
[12/04 15:28:32    236s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2712.3M
[12/04 15:28:32    236s] z: 2, totalTracks: 1
[12/04 15:28:32    236s] z: 4, totalTracks: 1
[12/04 15:28:32    236s] z: 6, totalTracks: 1
[12/04 15:28:32    236s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:32    236s] All LLGs are deleted
[12/04 15:28:32    236s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2712.3M
[12/04 15:28:32    236s] Core basic site is core_5040
[12/04 15:28:32    236s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.008, MEM:2712.3M
[12/04 15:28:32    236s] Fast DP-INIT is on for default
[12/04 15:28:32    236s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:28:32    236s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.031, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:         Starting CMU at level 5, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:28:32    236s] 
[12/04 15:28:32    236s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:32    236s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.039, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2712.3M
[12/04 15:28:32    236s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2712.3MB).
[12/04 15:28:32    236s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.043, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.043, MEM:2712.3M
[12/04 15:28:32    236s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.12
[12/04 15:28:32    236s] OPERPROF:   Starting RefinePlace at level 2, MEM:2712.3M
[12/04 15:28:32    236s] *** Starting refinePlace (0:03:57 mem=2712.3M) ***
[12/04 15:28:32    236s] Total net bbox length = 2.219e+05 (1.113e+05 1.106e+05) (ext = 1.490e+05)
[12/04 15:28:32    236s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:32    236s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2712.3M
[12/04 15:28:32    236s] Starting refinePlace ...
[12/04 15:28:32    236s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:28:32    236s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2712.3MB) @(0:03:57 - 0:03:57).
[12/04 15:28:32    236s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:32    236s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:28:32    236s] Placement tweakage begins.
[12/04 15:28:32    236s] wire length = 2.366e+05
[12/04 15:28:32    236s] wire length = 2.335e+05
[12/04 15:28:32    236s] Placement tweakage ends.
[12/04 15:28:32    236s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:32    236s] 
[12/04 15:28:32    236s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:28:32    236s] Move report: legalization moves 1604 insts, mean move: 2.94 um, max move: 20.19 um spiral
[12/04 15:28:32    236s] 	Max move on inst (CORE/FE_RC_41_0): (1629.21, 1817.51) --> (1613.24, 1813.28)
[12/04 15:28:32    236s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2712.3MB) @(0:03:57 - 0:03:57).
[12/04 15:28:32    236s] Move report: Detail placement moves 1604 insts, mean move: 2.94 um, max move: 20.19 um 
[12/04 15:28:32    236s] 	Max move on inst (CORE/FE_RC_41_0): (1629.21, 1817.51) --> (1613.24, 1813.28)
[12/04 15:28:32    236s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2712.3MB
[12/04 15:28:32    236s] Statistics of distance of Instance movement in refine placement:
[12/04 15:28:32    236s]   maximum (X+Y) =        20.19 um
[12/04 15:28:32    236s]   inst (CORE/FE_RC_41_0) with max move: (1629.21, 1817.51) -> (1613.24, 1813.28)
[12/04 15:28:32    236s]   mean    (X+Y) =         2.94 um
[12/04 15:28:32    236s] Summary Report:
[12/04 15:28:32    236s] Instances move: 1604 (out of 1604 movable)
[12/04 15:28:32    236s] Instances flipped: 0
[12/04 15:28:32    236s] Mean displacement: 2.94 um
[12/04 15:28:32    236s] Max displacement: 20.19 um (Instance: CORE/FE_RC_41_0) (1629.21, 1817.51) -> (1613.24, 1813.28)
[12/04 15:28:32    236s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: OAI12HS
[12/04 15:28:32    236s] Total instances moved : 1604
[12/04 15:28:32    236s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.053, MEM:2712.3M
[12/04 15:28:32    236s] Total net bbox length = 2.195e+05 (1.087e+05 1.108e+05) (ext = 1.490e+05)
[12/04 15:28:32    236s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2712.3MB
[12/04 15:28:32    236s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2712.3MB) @(0:03:57 - 0:03:57).
[12/04 15:28:32    236s] *** Finished refinePlace (0:03:57 mem=2712.3M) ***
[12/04 15:28:32    236s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.12
[12/04 15:28:32    236s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.058, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2712.3M
[12/04 15:28:32    236s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.007, MEM:2691.3M
[12/04 15:28:32    236s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.100, REAL:0.108, MEM:2691.3M
[12/04 15:28:32    236s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2691.3M
[12/04 15:28:32    236s] Starting Early Global Route congestion estimation: mem = 2691.3M
[12/04 15:28:32    236s] (I)       Started Import and model ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Create place DB ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Import place data ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read instances and placement ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read nets ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Create route DB ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       == Non-default Options ==
[12/04 15:28:32    236s] (I)       Maximum routing layer                              : 6
[12/04 15:28:32    236s] (I)       Number of threads                                  : 1
[12/04 15:28:32    236s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:28:32    236s] (I)       Method to set GCell size                           : row
[12/04 15:28:32    236s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:28:32    236s] (I)       Started Import route data (1T) ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       ============== Pin Summary ==============
[12/04 15:28:32    236s] (I)       +-------+--------+---------+------------+
[12/04 15:28:32    236s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:28:32    236s] (I)       +-------+--------+---------+------------+
[12/04 15:28:32    236s] (I)       |     1 |   5929 |  100.00 |        Pin |
[12/04 15:28:32    236s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:28:32    236s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:28:32    236s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:28:32    236s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:28:32    236s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:28:32    236s] (I)       +-------+--------+---------+------------+
[12/04 15:28:32    236s] (I)       Use row-based GCell size
[12/04 15:28:32    236s] (I)       Use row-based GCell align
[12/04 15:28:32    236s] (I)       GCell unit size   : 5040
[12/04 15:28:32    236s] (I)       GCell multiplier  : 1
[12/04 15:28:32    236s] (I)       GCell row height  : 5040
[12/04 15:28:32    236s] (I)       Actual row height : 5040
[12/04 15:28:32    236s] (I)       GCell align ref   : 340380 341600
[12/04 15:28:32    236s] [NR-eGR] Track table information for default rule: 
[12/04 15:28:32    236s] [NR-eGR] metal1 has no routable track
[12/04 15:28:32    236s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:28:32    236s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:28:32    236s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:28:32    236s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:28:32    236s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:28:32    236s] (I)       =================== Default via ====================
[12/04 15:28:32    236s] (I)       +---+------------------+---------------------------+
[12/04 15:28:32    236s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:28:32    236s] (I)       +---+------------------+---------------------------+
[12/04 15:28:32    236s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:28:32    236s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:28:32    236s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:28:32    236s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:28:32    236s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:28:32    236s] (I)       +---+------------------+---------------------------+
[12/04 15:28:32    236s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read routing blockages ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read instance blockages ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read PG blockages ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] [NR-eGR] Read 123380 PG shapes
[12/04 15:28:32    236s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read boundary cut boxes ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:28:32    236s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:28:32    236s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:28:32    236s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:28:32    236s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:28:32    236s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read blackboxes ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:28:32    236s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read prerouted ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:28:32    236s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read unlegalized nets ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read nets ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:28:32    236s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Set up via pillars ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       early_global_route_priority property id does not exist.
[12/04 15:28:32    236s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Model blockages into capacity
[12/04 15:28:32    236s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:28:32    236s] (I)       Started Initialize 3D capacity ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:28:32    236s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:28:32    236s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:28:32    236s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:28:32    236s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:28:32    236s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       -- layer congestion ratio --
[12/04 15:28:32    236s] (I)       Layer 1 : 0.100000
[12/04 15:28:32    236s] (I)       Layer 2 : 0.700000
[12/04 15:28:32    236s] (I)       Layer 3 : 0.700000
[12/04 15:28:32    236s] (I)       Layer 4 : 0.700000
[12/04 15:28:32    236s] (I)       Layer 5 : 0.700000
[12/04 15:28:32    236s] (I)       Layer 6 : 0.700000
[12/04 15:28:32    236s] (I)       ----------------------------
[12/04 15:28:32    236s] (I)       Number of ignored nets                =      0
[12/04 15:28:32    236s] (I)       Number of connected nets              =      0
[12/04 15:28:32    236s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:28:32    236s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:28:32    236s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:28:32    236s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Read aux data ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Others data preparation ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:28:32    236s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Started Create route kernel ( Curr Mem: 2691.27 MB )
[12/04 15:28:32    236s] (I)       Ndr track 0 does not exist
[12/04 15:28:32    236s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:28:32    236s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:28:32    236s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:28:32    236s] (I)       Site width          :   620  (dbu)
[12/04 15:28:32    236s] (I)       Row height          :  5040  (dbu)
[12/04 15:28:32    236s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:28:32    236s] (I)       GCell width         :  5040  (dbu)
[12/04 15:28:32    236s] (I)       GCell height        :  5040  (dbu)
[12/04 15:28:32    236s] (I)       Grid                :   661   656     6
[12/04 15:28:32    236s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:28:32    236s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:28:32    236s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:28:32    236s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:28:32    236s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:28:32    236s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:28:32    236s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:28:32    236s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:28:32    236s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:28:32    236s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:28:32    236s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:28:32    236s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:28:32    236s] (I)       --------------------------------------------------------
[12/04 15:28:32    236s] 
[12/04 15:28:32    236s] [NR-eGR] ============ Routing rule table ============
[12/04 15:28:32    236s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:28:32    236s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:28:32    236s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:28:32    236s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:32    236s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:32    236s] [NR-eGR] ========================================
[12/04 15:28:32    236s] [NR-eGR] 
[12/04 15:28:32    236s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:28:32    236s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:28:32    236s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:28:32    236s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:28:32    236s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:28:32    236s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:28:32    236s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Reset routing kernel
[12/04 15:28:32    236s] (I)       Started Global Routing ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Started Initialization ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       totalPins=5755  totalGlobalPin=5572 (96.82%)
[12/04 15:28:32    236s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Started Net group 1 ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Started Generate topology ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:28:32    236s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [5, 6]
[12/04 15:28:32    236s] (I)       
[12/04 15:28:32    236s] (I)       ============  Phase 1a Route ============
[12/04 15:28:32    236s] (I)       Started Phase 1a ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Started Pattern routing (1T) ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:28:32    236s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:28:32    236s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       
[12/04 15:28:32    236s] (I)       ============  Phase 1b Route ============
[12/04 15:28:32    236s] (I)       Started Phase 1b ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    236s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2708.64 MB )
[12/04 15:28:32    237s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:28:32    237s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:28:32    237s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1c Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1c ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Two level routing ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:32    237s] (I)       Started Two Level Routing ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:28:32    237s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1d Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1d ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Detoured routing ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:28:32    237s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1e Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1e ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Route legalization ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Usage: 305 = (300 H, 5 V) = (0.01% H, 0.00% V) = (1.512e+03um H, 2.520e+01um V)
[12/04 15:28:32    237s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537200e+03um
[12/04 15:28:32    237s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1l Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1l ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Layer assignment (1T) ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Net group 2 ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Generate topology ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:28:32    237s] [NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1a Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1a ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Pattern routing (1T) ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:28:32    237s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Usage: 45818 = (22650 H, 23168 V) = (0.37% H, 0.36% V) = (1.142e+05um H, 1.168e+05um V)
[12/04 15:28:32    237s] (I)       Started Add via demand to 2D ( Curr Mem: 2715.27 MB )
[12/04 15:28:32    237s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1b Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1b ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Usage: 45818 = (22650 H, 23168 V) = (0.37% H, 0.36% V) = (1.142e+05um H, 1.168e+05um V)
[12/04 15:28:32    237s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.309227e+05um
[12/04 15:28:32    237s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:28:32    237s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:28:32    237s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1c Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1c ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Two level routing ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:32    237s] (I)       Started Two Level Routing ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Usage: 45818 = (22650 H, 23168 V) = (0.37% H, 0.36% V) = (1.142e+05um H, 1.168e+05um V)
[12/04 15:28:32    237s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1d Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1d ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Detoured routing ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Usage: 45818 = (22650 H, 23168 V) = (0.37% H, 0.36% V) = (1.142e+05um H, 1.168e+05um V)
[12/04 15:28:32    237s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1e Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1e ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Route legalization ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Usage: 45818 = (22650 H, 23168 V) = (0.37% H, 0.36% V) = (1.142e+05um H, 1.168e+05um V)
[12/04 15:28:32    237s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.309227e+05um
[12/04 15:28:32    237s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] (I)       ============  Phase 1l Route ============
[12/04 15:28:32    237s] (I)       Started Phase 1l ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Layer assignment (1T) ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Net group 2 ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Clean cong LA ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:28:32    237s] (I)       Layer  2:    2686440     22947         4      719167     2800337    (20.43%) 
[12/04 15:28:32    237s] (I)       Layer  3:    3009961     22195        15      780804     3115836    (20.04%) 
[12/04 15:28:32    237s] (I)       Layer  4:    3016297      2662         0      369472     3150032    (10.50%) 
[12/04 15:28:32    237s] (I)       Layer  5:    3176863       763         1      526122     3370518    (13.50%) 
[12/04 15:28:32    237s] (I)       Layer  6:     705286        33         0      135289      744586    (15.38%) 
[12/04 15:28:32    237s] (I)       Total:      12594847     48600        20     2530854    13181309    (16.11%) 
[12/04 15:28:32    237s] (I)       
[12/04 15:28:32    237s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:28:32    237s] [NR-eGR]                        OverCon            
[12/04 15:28:32    237s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:28:32    237s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:28:32    237s] [NR-eGR] ----------------------------------------------
[12/04 15:28:32    237s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR] ----------------------------------------------
[12/04 15:28:32    237s] [NR-eGR] Total               20( 0.00%)   ( 0.00%) 
[12/04 15:28:32    237s] [NR-eGR] 
[12/04 15:28:32    237s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Export 3D cong map ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:28:32    237s] (I)       Started Export 2D cong map ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:28:32    237s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:28:32    237s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 2721.9M
[12/04 15:28:32    237s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.370, REAL:0.368, MEM:2721.9M
[12/04 15:28:32    237s] OPERPROF: Starting HotSpotCal at level 1, MEM:2721.9M
[12/04 15:28:32    237s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:32    237s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:28:32    237s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:32    237s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:28:32    237s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:32    237s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:28:32    237s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:28:32    237s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2721.9M
[12/04 15:28:32    237s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2721.9M
[12/04 15:28:32    237s] Starting Early Global Route wiring: mem = 2721.9M
[12/04 15:28:32    237s] (I)       ============= Track Assignment ============
[12/04 15:28:32    237s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Track Assignment (1T) ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:28:32    237s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Run Multi-thread track assignment
[12/04 15:28:32    237s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Export ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Started Export DB wires ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Started Export all nets ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Started Set wire vias ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:28:32    237s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5755
[12/04 15:28:32    237s] [NR-eGR] metal2  (2V) length: 1.059009e+05um, number of vias: 8068
[12/04 15:28:32    237s] [NR-eGR] metal3  (3H) length: 1.110376e+05um, number of vias: 851
[12/04 15:28:32    237s] [NR-eGR] metal4  (4V) length: 1.307241e+04um, number of vias: 152
[12/04 15:28:32    237s] [NR-eGR] metal5  (5H) length: 3.883170e+03um, number of vias: 13
[12/04 15:28:32    237s] [NR-eGR] metal6  (6V) length: 1.691200e+02um, number of vias: 0
[12/04 15:28:32    237s] [NR-eGR] Total length: 2.340631e+05um, number of vias: 14839
[12/04 15:28:32    237s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:28:32    237s] [NR-eGR] Total eGR-routed clock nets wire length: 5.102130e+03um 
[12/04 15:28:32    237s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:28:32    237s] (I)       Started Update net boxes ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Update timing ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Started Postprocess design ( Curr Mem: 2721.89 MB )
[12/04 15:28:32    237s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2701.89 MB )
[12/04 15:28:32    237s] Early Global Route wiring runtime: 0.11 seconds, mem = 2701.9M
[12/04 15:28:32    237s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.107, MEM:2701.9M
[12/04 15:28:32    237s] 0 delay mode for cte disabled.
[12/04 15:28:32    237s] SKP cleared!
[12/04 15:28:32    237s] 
[12/04 15:28:32    237s] *** Finished incrementalPlace (cpu=0:00:14.1, real=0:00:14.0)***
[12/04 15:28:32    237s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2701.9M
[12/04 15:28:32    237s] All LLGs are deleted
[12/04 15:28:32    237s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2701.9M
[12/04 15:28:32    237s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2701.9M
[12/04 15:28:32    237s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.005, MEM:2690.9M
[12/04 15:28:32    237s] Start to check current routing status for nets...
[12/04 15:28:32    237s] All nets are already routed correctly.
[12/04 15:28:32    237s] End to check current routing status for nets (mem=2690.9M)
[12/04 15:28:32    237s] 
[12/04 15:28:32    237s] Creating Lib Analyzer ...
[12/04 15:28:32    237s] 
[12/04 15:28:32    237s] Trim Metal Layers:
[12/04 15:28:32    237s] LayerId::1 widthSet size::4
[12/04 15:28:32    237s] LayerId::2 widthSet size::4
[12/04 15:28:32    237s] LayerId::3 widthSet size::4
[12/04 15:28:32    237s] LayerId::4 widthSet size::4
[12/04 15:28:32    237s] LayerId::5 widthSet size::4
[12/04 15:28:32    237s] LayerId::6 widthSet size::2
[12/04 15:28:32    237s] Updating RC grid for preRoute extraction ...
[12/04 15:28:32    237s] eee: pegSigSF::1.070000
[12/04 15:28:32    237s] Initializing multi-corner capacitance tables ... 
[12/04 15:28:32    237s] Initializing multi-corner resistance tables ...
[12/04 15:28:32    237s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:28:32    237s] eee: l::2 avDens::0.033484 usedTrk::5049.027781 availTrk::150790.492667 sigTrk::5049.027781
[12/04 15:28:32    237s] eee: l::3 avDens::0.031781 usedTrk::5191.557738 availTrk::163353.291087 sigTrk::5191.557738
[12/04 15:28:32    237s] eee: l::4 avDens::0.047436 usedTrk::289.652581 availTrk::6106.207427 sigTrk::289.652581
[12/04 15:28:32    237s] eee: l::5 avDens::0.001801 usedTrk::326.094650 availTrk::181110.918145 sigTrk::326.094650
[12/04 15:28:32    237s] eee: l::6 avDens::0.005861 usedTrk::262.703580 availTrk::44824.678477 sigTrk::262.703580
[12/04 15:28:32    237s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:32    237s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291452 ; uaWl: 0.993429 ; uaWlH: 0.066593 ; aWlH: 0.006570 ; Pmax: 0.815000 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:28:32    237s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:28:32    237s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:28:32    237s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:28:32    237s] 
[12/04 15:28:32    237s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:34    238s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:59 mem=2696.9M
[12/04 15:28:34    238s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:59 mem=2696.9M
[12/04 15:28:34    238s] Creating Lib Analyzer, finished. 
[12/04 15:28:34    238s] Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
[12/04 15:28:34    238s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:28:34    238s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:28:34    238s] PreRoute RC Extraction called for design CHIP.
[12/04 15:28:34    238s] RC Extraction called in multi-corner(1) mode.
[12/04 15:28:34    238s] RCMode: PreRoute
[12/04 15:28:34    238s]       RC Corner Indexes            0   
[12/04 15:28:34    238s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:28:34    238s] Resistance Scaling Factor    : 1.00000 
[12/04 15:28:34    238s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:28:34    238s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:28:34    238s] Shrink Factor                : 1.00000
[12/04 15:28:34    238s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:28:34    238s] Using capacitance table file ...
[12/04 15:28:34    238s] 
[12/04 15:28:34    238s] Trim Metal Layers:
[12/04 15:28:34    238s] LayerId::1 widthSet size::4
[12/04 15:28:34    238s] LayerId::2 widthSet size::4
[12/04 15:28:34    238s] LayerId::3 widthSet size::4
[12/04 15:28:34    238s] LayerId::4 widthSet size::4
[12/04 15:28:34    238s] LayerId::5 widthSet size::4
[12/04 15:28:34    238s] LayerId::6 widthSet size::2
[12/04 15:28:34    238s] Updating RC grid for preRoute extraction ...
[12/04 15:28:34    238s] eee: pegSigSF::1.070000
[12/04 15:28:34    238s] Initializing multi-corner capacitance tables ... 
[12/04 15:28:34    238s] Initializing multi-corner resistance tables ...
[12/04 15:28:34    238s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:28:34    238s] eee: l::2 avDens::0.033484 usedTrk::5049.027781 availTrk::150790.492667 sigTrk::5049.027781
[12/04 15:28:34    238s] eee: l::3 avDens::0.031781 usedTrk::5191.557738 availTrk::163353.291087 sigTrk::5191.557738
[12/04 15:28:34    238s] eee: l::4 avDens::0.047436 usedTrk::289.652581 availTrk::6106.207427 sigTrk::289.652581
[12/04 15:28:34    238s] eee: l::5 avDens::0.001801 usedTrk::326.094650 availTrk::181110.918145 sigTrk::326.094650
[12/04 15:28:34    238s] eee: l::6 avDens::0.005861 usedTrk::262.703580 availTrk::44824.678477 sigTrk::262.703580
[12/04 15:28:34    238s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:34    238s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291452 ; uaWl: 0.993429 ; uaWlH: 0.066593 ; aWlH: 0.006570 ; Pmax: 0.815000 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:28:34    238s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2696.910M)
[12/04 15:28:34    238s] Compute RC Scale Done ...
[12/04 15:28:34    238s] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1809.1M, totSessionCpu=0:03:59 **
[12/04 15:28:34    238s] #################################################################################
[12/04 15:28:34    238s] # Design Stage: PreRoute
[12/04 15:28:34    238s] # Design Name: CHIP
[12/04 15:28:34    238s] # Design Mode: 90nm
[12/04 15:28:34    238s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:28:34    238s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:28:34    238s] # Signoff Settings: SI Off 
[12/04 15:28:34    238s] #################################################################################
[12/04 15:28:34    238s] Calculate delays in Single mode...
[12/04 15:28:34    238s] Topological Sorting (REAL = 0:00:00.0, MEM = 2712.4M, InitMEM = 2712.4M)
[12/04 15:28:34    238s] Start delay calculation (fullDC) (1 T). (MEM=2712.45)
[12/04 15:28:34    239s] End AAE Lib Interpolated Model. (MEM=2712.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:28:34    239s] Total number of fetched objects 1722
[12/04 15:28:34    239s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:28:34    239s] End delay calculation. (MEM=2728.88 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:28:34    239s] End delay calculation (fullDC). (MEM=2728.88 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:28:34    239s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2728.9M) ***
[12/04 15:28:34    239s] *** IncrReplace #3 [finish] : cpu/real = 0:00:16.2/0:00:16.2 (1.0), totSession cpu/real = 0:03:59.4/0:21:09.6 (0.2), mem = 2728.9M
[12/04 15:28:34    239s] 
[12/04 15:28:34    239s] =============================================================================================
[12/04 15:28:34    239s]  Step TAT Report for IncrReplace #3                                             20.15-s105_1
[12/04 15:28:34    239s] =============================================================================================
[12/04 15:28:34    239s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:34    239s] ---------------------------------------------------------------------------------------------
[12/04 15:28:34    239s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:28:34    239s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:28:34    239s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:34    239s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   8.9 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:28:34    239s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:34    239s] [ MISC                   ]          0:00:14.3  (  88.5 % )     0:00:14.3 /  0:00:14.3    1.0
[12/04 15:28:34    239s] ---------------------------------------------------------------------------------------------
[12/04 15:28:34    239s]  IncrReplace #3 TOTAL               0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:00:16.2    1.0
[12/04 15:28:34    239s] ---------------------------------------------------------------------------------------------
[12/04 15:28:34    239s] 
[12/04 15:28:34    239s] *** Timing NOT met, worst failing slack is -0.884
[12/04 15:28:34    239s] *** Check timing (0:00:00.0)
[12/04 15:28:34    239s] Deleting Lib Analyzer.
[12/04 15:28:34    239s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:28:34    239s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:28:34    239s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:34    239s] Info: 87 io nets excluded
[12/04 15:28:34    239s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:28:34    239s] *** WnsOpt #3 [begin] : totSession cpu/real = 0:03:59.4/0:21:09.6 (0.2), mem = 2744.9M
[12/04 15:28:34    239s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.22
[12/04 15:28:34    239s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:28:34    239s] ### Creating PhyDesignMc. totSessionCpu=0:03:59 mem=2744.9M
[12/04 15:28:34    239s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:28:34    239s] OPERPROF: Starting DPlace-Init at level 1, MEM:2744.9M
[12/04 15:28:34    239s] z: 2, totalTracks: 1
[12/04 15:28:34    239s] z: 4, totalTracks: 1
[12/04 15:28:34    239s] z: 6, totalTracks: 1
[12/04 15:28:34    239s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:28:34    239s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2744.9M
[12/04 15:28:34    239s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2744.9M
[12/04 15:28:34    239s] Core basic site is core_5040
[12/04 15:28:34    239s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2744.9M
[12/04 15:28:34    239s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2744.9M
[12/04 15:28:34    239s] Fast DP-INIT is on for default
[12/04 15:28:34    239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:28:34    239s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:2744.9M
[12/04 15:28:34    239s] OPERPROF:     Starting CMU at level 3, MEM:2744.9M
[12/04 15:28:34    239s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2744.9M
[12/04 15:28:34    239s] 
[12/04 15:28:34    239s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:34    239s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2744.9M
[12/04 15:28:34    239s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2744.9M
[12/04 15:28:34    239s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2744.9M
[12/04 15:28:34    239s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2744.9MB).
[12/04 15:28:34    239s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2744.9M
[12/04 15:28:34    239s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:28:34    239s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:00 mem=2744.9M
[12/04 15:28:34    239s] ### Creating RouteCongInterface, started
[12/04 15:28:34    239s] 
[12/04 15:28:34    239s] Creating Lib Analyzer ...
[12/04 15:28:34    239s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:28:34    239s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:28:34    239s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:28:34    239s] 
[12/04 15:28:34    239s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:36    241s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:01 mem=2744.9M
[12/04 15:28:36    241s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:01 mem=2744.9M
[12/04 15:28:36    241s] Creating Lib Analyzer, finished. 
[12/04 15:28:36    241s] 
[12/04 15:28:36    241s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:28:36    241s] 
[12/04 15:28:36    241s] #optDebug: {0, 1.000}
[12/04 15:28:36    241s] ### Creating RouteCongInterface, finished
[12/04 15:28:36    241s] {MG  {5 0 43.8 0.818622} }
[12/04 15:28:36    241s] ### Creating LA Mngr. totSessionCpu=0:04:01 mem=2744.9M
[12/04 15:28:36    241s] ### Creating LA Mngr, finished. totSessionCpu=0:04:01 mem=2744.9M
[12/04 15:28:36    241s] *info: 87 io nets excluded
[12/04 15:28:36    241s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:36    241s] *info: 2 clock nets excluded
[12/04 15:28:36    241s] *info: 3 no-driver nets excluded.
[12/04 15:28:36    241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.9
[12/04 15:28:36    241s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:28:36    241s] ** GigaOpt Optimizer WNS Slack -0.884 TNS Slack -65.182 Density 0.71
[12/04 15:28:36    241s] Optimizer WNS Pass 0
[12/04 15:28:36    241s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.884|-65.144|
|reg2reg   |-0.029| -0.038|
|HEPG      |-0.029| -0.038|
|All Paths |-0.884|-65.182|
+----------+------+-------+

[12/04 15:28:36    241s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2780.0M
[12/04 15:28:36    241s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2780.0M
[12/04 15:28:36    241s] Active Path Group: reg2reg  
[12/04 15:28:36    241s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:36    241s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:28:36    241s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:36    241s] |  -0.029|   -0.884|  -0.038|  -65.182|    0.71%|   0:00:00.0| 2780.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:28:38    242s] |   0.005|   -0.884|   0.000|  -65.144|    0.71%|   0:00:02.0| 2780.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:28:38    243s] |   0.007|   -0.884|   0.000|  -65.144|    0.71%|   0:00:00.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:28:38    243s] |   0.037|   -0.884|   0.000|  -65.144|    0.71%|   0:00:00.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:28:39    244s] |   0.043|   -0.884|   0.000|  -65.144|    0.72%|   0:00:01.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:28:39    244s] |   0.051|   -0.884|   0.000|  -65.144|    0.72%|   0:00:00.0| 2788.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:28:40    244s] |   0.059|   -0.884|   0.000|  -65.144|    0.72%|   0:00:01.0| 2807.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:28:40    244s] |   0.059|   -0.884|   0.000|  -65.144|    0.72%|   0:00:00.0| 2807.0M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:28:40    244s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:40    244s] 
[12/04 15:28:40    244s] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:04.0 mem=2807.0M) ***
[12/04 15:28:40    244s] Active Path Group: default 
[12/04 15:28:40    244s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:40    244s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:28:40    244s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:40    244s] |  -0.884|   -0.884| -65.144|  -65.144|    0.72%|   0:00:00.0| 2807.0M|av_func_mode_max|  default| tetris[49]                          |
[12/04 15:28:40    245s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2801.0M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:28:40    245s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:40    245s] 
[12/04 15:28:40    245s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2801.0M) ***
[12/04 15:28:40    245s] 
[12/04 15:28:40    245s] *** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:04.0 mem=2801.0M) ***
[12/04 15:28:40    245s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:40    245s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
[12/04 15:28:40    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.7
[12/04 15:28:40    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2801.0M
[12/04 15:28:40    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.016, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:       Starting CMU at level 4, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.037, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.037, MEM:2782.0M
[12/04 15:28:40    245s] TDRefine: refinePlace mode is spiral
[12/04 15:28:40    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.13
[12/04 15:28:40    245s] OPERPROF: Starting RefinePlace at level 1, MEM:2782.0M
[12/04 15:28:40    245s] *** Starting refinePlace (0:04:05 mem=2782.0M) ***
[12/04 15:28:40    245s] Total net bbox length = 2.200e+05 (1.091e+05 1.110e+05) (ext = 1.490e+05)
[12/04 15:28:40    245s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:40    245s] 
[12/04 15:28:40    245s] Starting Small incrNP...
[12/04 15:28:40    245s] User Input Parameters:
[12/04 15:28:40    245s] - Congestion Driven    : Off
[12/04 15:28:40    245s] - Timing Driven        : Off
[12/04 15:28:40    245s] - Area-Violation Based : Off
[12/04 15:28:40    245s] - Start Rollback Level : -5
[12/04 15:28:40    245s] - Legalized            : On
[12/04 15:28:40    245s] - Window Based         : Off
[12/04 15:28:40    245s] - eDen incr mode       : Off
[12/04 15:28:40    245s] - Small incr mode      : On
[12/04 15:28:40    245s] 
[12/04 15:28:40    245s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:2782.0M
[12/04 15:28:40    245s] default core: bins with density > 0.750 =  0.07 % ( 2 / 2809 )
[12/04 15:28:40    245s] Density distribution unevenness ratio = 97.838%
[12/04 15:28:40    245s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.020, REAL:0.013, MEM:2782.0M
[12/04 15:28:40    245s] cost 0.796296, thresh 1.000000
[12/04 15:28:40    245s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2782.0M)
[12/04 15:28:40    245s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:28:40    245s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2782.0M
[12/04 15:28:40    245s] Starting refinePlace ...
[12/04 15:28:40    245s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:28:40    245s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:28:40    245s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2782.0MB) @(0:04:05 - 0:04:05).
[12/04 15:28:40    245s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:40    245s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:40    245s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2782.0MB
[12/04 15:28:40    245s] Statistics of distance of Instance movement in refine placement:
[12/04 15:28:40    245s]   maximum (X+Y) =         0.00 um
[12/04 15:28:40    245s]   mean    (X+Y) =         0.00 um
[12/04 15:28:40    245s] Summary Report:
[12/04 15:28:40    245s] Instances move: 0 (out of 1612 movable)
[12/04 15:28:40    245s] Instances flipped: 0
[12/04 15:28:40    245s] Mean displacement: 0.00 um
[12/04 15:28:40    245s] Max displacement: 0.00 um 
[12/04 15:28:40    245s] Total instances moved : 0
[12/04 15:28:40    245s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.013, MEM:2782.0M
[12/04 15:28:40    245s] Total net bbox length = 2.200e+05 (1.091e+05 1.110e+05) (ext = 1.490e+05)
[12/04 15:28:40    245s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2782.0MB
[12/04 15:28:40    245s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2782.0MB) @(0:04:05 - 0:04:05).
[12/04 15:28:40    245s] *** Finished refinePlace (0:04:05 mem=2782.0M) ***
[12/04 15:28:40    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.13
[12/04 15:28:40    245s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2782.0M
[12/04 15:28:40    245s] *** maximum move = 0.00 um ***
[12/04 15:28:40    245s] *** Finished re-routing un-routed nets (2782.0M) ***
[12/04 15:28:40    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Starting CMU at level 3, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2782.0M
[12/04 15:28:40    245s] 
[12/04 15:28:40    245s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2782.0M) ***
[12/04 15:28:40    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.7
[12/04 15:28:40    245s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
[12/04 15:28:40    245s] Optimizer WNS Pass 1
[12/04 15:28:40    245s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:40    245s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2782.0M
[12/04 15:28:40    245s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2782.0M
[12/04 15:28:40    245s] Active Path Group: default 
[12/04 15:28:40    245s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:40    245s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:28:40    245s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:40    245s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2782.0M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:28:41    245s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:01.0| 2783.5M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:28:41    245s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2783.5M) ***
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2783.5M) ***
[12/04 15:28:41    245s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:41    245s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:41    245s] Bottom Preferred Layer:
[12/04 15:28:41    245s] +---------------+------------+----------+
[12/04 15:28:41    245s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:28:41    245s] +---------------+------------+----------+
[12/04 15:28:41    245s] | metal5 (z=5)  |          2 | default  |
[12/04 15:28:41    245s] +---------------+------------+----------+
[12/04 15:28:41    245s] Via Pillar Rule:
[12/04 15:28:41    245s]     None
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=2783.5M) ***
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.9
[12/04 15:28:41    245s] Total-nets :: 1714, Stn-nets :: 158, ratio :: 9.2182 %
[12/04 15:28:41    245s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2764.5M
[12/04 15:28:41    245s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.007, MEM:2721.5M
[12/04 15:28:41    245s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:28:41    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.22
[12/04 15:28:41    245s] *** WnsOpt #3 [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:04:05.8/0:21:16.0 (0.2), mem = 2721.5M
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] =============================================================================================
[12/04 15:28:41    245s]  Step TAT Report for WnsOpt #3                                                  20.15-s105_1
[12/04 15:28:41    245s] =============================================================================================
[12/04 15:28:41    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:41    245s] ---------------------------------------------------------------------------------------------
[12/04 15:28:41    245s] [ RefinePlace            ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:28:41    245s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:28:41    245s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  24.8 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:28:41    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:41    245s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:28:41    245s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:28:41    245s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:41    245s] [ TransformInit          ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:28:41    245s] [ OptimizationStep       ]      3   0:00:00.0  (   0.7 % )     0:00:04.0 /  0:00:04.0    1.0
[12/04 15:28:41    245s] [ OptSingleIteration     ]     14   0:00:00.0  (   0.2 % )     0:00:03.9 /  0:00:04.0    1.0
[12/04 15:28:41    245s] [ OptGetWeight           ]     14   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:28:41    245s] [ OptEval                ]     14   0:00:03.7  (  57.4 % )     0:00:03.7 /  0:00:03.7    1.0
[12/04 15:28:41    245s] [ OptCommit              ]     14   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:28:41    245s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.8
[12/04 15:28:41    245s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:28:41    245s] [ IncrDelayCalc          ]     79   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:28:41    245s] [ SetupOptGetWorkingSet  ]     42   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:28:41    245s] [ SetupOptGetActiveNode  ]     42   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:41    245s] [ SetupOptSlackGraph     ]     14   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:28:41    245s] [ MISC                   ]          0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:28:41    245s] ---------------------------------------------------------------------------------------------
[12/04 15:28:41    245s]  WnsOpt #3 TOTAL                    0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[12/04 15:28:41    245s] ---------------------------------------------------------------------------------------------
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] End: GigaOpt Optimization in WNS mode
[12/04 15:28:41    245s] *** Timing NOT met, worst failing slack is -0.883
[12/04 15:28:41    245s] *** Check timing (0:00:00.0)
[12/04 15:28:41    245s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:28:41    245s] Deleting Lib Analyzer.
[12/04 15:28:41    245s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[12/04 15:28:41    245s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:28:41    245s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:28:41    245s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:04:05.9/0:21:16.1 (0.2), mem = 2719.5M
[12/04 15:28:41    245s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:41    245s] Info: 87 io nets excluded
[12/04 15:28:41    245s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:28:41    245s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.23
[12/04 15:28:41    245s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:28:41    245s] ### Creating PhyDesignMc. totSessionCpu=0:04:06 mem=2719.5M
[12/04 15:28:41    245s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:28:41    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:2719.5M
[12/04 15:28:41    245s] z: 2, totalTracks: 1
[12/04 15:28:41    245s] z: 4, totalTracks: 1
[12/04 15:28:41    245s] z: 6, totalTracks: 1
[12/04 15:28:41    245s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:28:41    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2719.5M
[12/04 15:28:41    245s] OPERPROF:     Starting CMU at level 3, MEM:2719.5M
[12/04 15:28:41    245s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2719.5M
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:41    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2719.5M
[12/04 15:28:41    245s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2719.5M
[12/04 15:28:41    245s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2719.5M
[12/04 15:28:41    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2719.5MB).
[12/04 15:28:41    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2719.5M
[12/04 15:28:41    245s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:28:41    245s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:06 mem=2719.5M
[12/04 15:28:41    245s] ### Creating RouteCongInterface, started
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] Creating Lib Analyzer ...
[12/04 15:28:41    245s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:28:41    245s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:28:41    245s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:28:41    245s] 
[12/04 15:28:41    245s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:42    247s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:07 mem=2723.5M
[12/04 15:28:42    247s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:07 mem=2723.5M
[12/04 15:28:42    247s] Creating Lib Analyzer, finished. 
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] #optDebug: {0, 1.000}
[12/04 15:28:42    247s] ### Creating RouteCongInterface, finished
[12/04 15:28:42    247s] {MG  {5 0 43.8 0.818622} }
[12/04 15:28:42    247s] ### Creating LA Mngr. totSessionCpu=0:04:07 mem=2723.5M
[12/04 15:28:42    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:07 mem=2723.5M
[12/04 15:28:42    247s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2742.6M
[12/04 15:28:42    247s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2742.6M
[12/04 15:28:42    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:28:42    247s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:28:42    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:28:42    247s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:28:42    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:28:42    247s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:28:42    247s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.10|       0|       0|       0|  0.72%|          |         |
[12/04 15:28:42    247s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:28:42    247s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.10|       0|       0|       0|  0.72%| 0:00:00.0|  2742.6M|
[12/04 15:28:42    247s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:28:42    247s] Bottom Preferred Layer:
[12/04 15:28:42    247s] +---------------+------------+----------+
[12/04 15:28:42    247s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:28:42    247s] +---------------+------------+----------+
[12/04 15:28:42    247s] | metal5 (z=5)  |          2 | default  |
[12/04 15:28:42    247s] +---------------+------------+----------+
[12/04 15:28:42    247s] Via Pillar Rule:
[12/04 15:28:42    247s]     None
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2742.6M) ***
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] Total-nets :: 1714, Stn-nets :: 158, ratio :: 9.2182 %
[12/04 15:28:42    247s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2723.5M
[12/04 15:28:42    247s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:28:42    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.23
[12/04 15:28:42    247s] *** DrvOpt #5 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:04:07.6/0:21:17.8 (0.2), mem = 2723.5M
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] =============================================================================================
[12/04 15:28:42    247s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/04 15:28:42    247s] =============================================================================================
[12/04 15:28:42    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:42    247s] ---------------------------------------------------------------------------------------------
[12/04 15:28:42    247s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:42    247s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  77.9 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:28:42    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:42    247s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:28:42    247s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:28:42    247s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:42    247s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:42    247s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:42    247s] [ MISC                   ]          0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:28:42    247s] ---------------------------------------------------------------------------------------------
[12/04 15:28:42    247s]  DrvOpt #5 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:28:42    247s] ---------------------------------------------------------------------------------------------
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] End: GigaOpt postEco DRV Optimization
[12/04 15:28:42    247s] Running refinePlace -preserveRouting true -hardFence false
[12/04 15:28:42    247s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2723.5M
[12/04 15:28:42    247s] z: 2, totalTracks: 1
[12/04 15:28:42    247s] z: 4, totalTracks: 1
[12/04 15:28:42    247s] z: 6, totalTracks: 1
[12/04 15:28:42    247s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:28:42    247s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:         Starting CMU at level 5, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2723.5M
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:42    247s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.018, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2723.5M
[12/04 15:28:42    247s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2723.5MB).
[12/04 15:28:42    247s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.020, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.020, MEM:2723.5M
[12/04 15:28:42    247s] TDRefine: refinePlace mode is spiral
[12/04 15:28:42    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.14
[12/04 15:28:42    247s] OPERPROF:   Starting RefinePlace at level 2, MEM:2723.5M
[12/04 15:28:42    247s] *** Starting refinePlace (0:04:08 mem=2723.5M) ***
[12/04 15:28:42    247s] Total net bbox length = 2.200e+05 (1.091e+05 1.110e+05) (ext = 1.490e+05)
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] Starting Small incrNP...
[12/04 15:28:42    247s] User Input Parameters:
[12/04 15:28:42    247s] - Congestion Driven    : Off
[12/04 15:28:42    247s] - Timing Driven        : Off
[12/04 15:28:42    247s] - Area-Violation Based : Off
[12/04 15:28:42    247s] - Start Rollback Level : -5
[12/04 15:28:42    247s] - Legalized            : On
[12/04 15:28:42    247s] - Window Based         : Off
[12/04 15:28:42    247s] - eDen incr mode       : Off
[12/04 15:28:42    247s] - Small incr mode      : On
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.011, MEM:2723.5M
[12/04 15:28:42    247s] default core: bins with density > 0.750 =  0.07 % ( 2 / 2809 )
[12/04 15:28:42    247s] Density distribution unevenness ratio = 97.838%
[12/04 15:28:42    247s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.013, MEM:2723.5M
[12/04 15:28:42    247s] cost 0.796296, thresh 1.000000
[12/04 15:28:42    247s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2723.5M)
[12/04 15:28:42    247s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:28:42    247s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2723.5M
[12/04 15:28:42    247s] Starting refinePlace ...
[12/04 15:28:42    247s] One DDP V2 for no tweak run.
[12/04 15:28:42    247s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:28:42    247s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2723.5MB) @(0:04:08 - 0:04:08).
[12/04 15:28:42    247s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:28:42    247s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:28:42    247s] 
[12/04 15:28:42    247s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:28:42    247s] Move report: legalization moves 61 insts, mean move: 4.22 um, max move: 10.08 um spiral
[12/04 15:28:42    247s] 	Max move on inst (CORE/U1299): (1640.52, 1747.76) --> (1640.52, 1757.84)
[12/04 15:28:42    247s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2726.5MB) @(0:04:08 - 0:04:08).
[12/04 15:28:42    247s] Move report: Detail placement moves 61 insts, mean move: 4.22 um, max move: 10.08 um 
[12/04 15:28:42    247s] 	Max move on inst (CORE/U1299): (1640.52, 1747.76) --> (1640.52, 1757.84)
[12/04 15:28:42    247s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2726.5MB
[12/04 15:28:42    247s] Statistics of distance of Instance movement in refine placement:
[12/04 15:28:42    247s]   maximum (X+Y) =        10.08 um
[12/04 15:28:42    247s]   inst (CORE/U1299) with max move: (1640.52, 1747.76) -> (1640.52, 1757.84)
[12/04 15:28:42    247s]   mean    (X+Y) =         4.22 um
[12/04 15:28:42    247s] Summary Report:
[12/04 15:28:42    247s] Instances move: 61 (out of 1612 movable)
[12/04 15:28:42    247s] Instances flipped: 0
[12/04 15:28:42    247s] Mean displacement: 4.22 um
[12/04 15:28:42    247s] Max displacement: 10.08 um (Instance: CORE/U1299) (1640.52, 1747.76) -> (1640.52, 1757.84)
[12/04 15:28:42    247s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[12/04 15:28:42    247s] Total instances moved : 61
[12/04 15:28:42    247s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.026, MEM:2726.5M
[12/04 15:28:42    247s] Total net bbox length = 2.202e+05 (1.092e+05 1.110e+05) (ext = 1.490e+05)
[12/04 15:28:42    247s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2726.5MB
[12/04 15:28:42    247s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2726.5MB) @(0:04:08 - 0:04:08).
[12/04 15:28:42    247s] *** Finished refinePlace (0:04:08 mem=2726.5M) ***
[12/04 15:28:42    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.14
[12/04 15:28:42    247s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.043, MEM:2726.5M
[12/04 15:28:42    247s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2726.5M
[12/04 15:28:42    247s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:2723.5M
[12/04 15:28:42    247s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.068, MEM:2723.5M
[12/04 15:28:42    247s] GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
[12/04 15:28:42    247s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:28:42    247s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:28:42    247s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:28:42    247s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:42    247s] Info: 87 io nets excluded
[12/04 15:28:43    247s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:28:43    247s] *** TnsOpt #7 [begin] : totSession cpu/real = 0:04:07.7/0:21:17.9 (0.2), mem = 2723.5M
[12/04 15:28:43    247s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.24
[12/04 15:28:43    247s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:28:43    247s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=2723.5M
[12/04 15:28:43    247s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:28:43    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2723.5M
[12/04 15:28:43    247s] z: 2, totalTracks: 1
[12/04 15:28:43    247s] z: 4, totalTracks: 1
[12/04 15:28:43    247s] z: 6, totalTracks: 1
[12/04 15:28:43    247s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:28:43    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2723.5M
[12/04 15:28:43    247s] OPERPROF:     Starting CMU at level 3, MEM:2723.5M
[12/04 15:28:43    247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2723.5M
[12/04 15:28:43    247s] 
[12/04 15:28:43    247s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:28:43    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2723.5M
[12/04 15:28:43    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2723.5M
[12/04 15:28:43    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2723.5M
[12/04 15:28:43    247s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2723.5MB).
[12/04 15:28:43    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2723.5M
[12/04 15:28:43    247s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:28:43    247s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=2723.5M
[12/04 15:28:43    247s] ### Creating RouteCongInterface, started
[12/04 15:28:43    247s] 
[12/04 15:28:43    247s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:28:43    247s] 
[12/04 15:28:43    247s] #optDebug: {0, 1.000}
[12/04 15:28:43    247s] ### Creating RouteCongInterface, finished
[12/04 15:28:43    247s] {MG  {5 0 43.8 0.818622} }
[12/04 15:28:43    247s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2723.5M
[12/04 15:28:43    247s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2723.5M
[12/04 15:28:43    248s] *info: 87 io nets excluded
[12/04 15:28:43    248s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:28:43    248s] *info: 2 clock nets excluded
[12/04 15:28:43    248s] *info: 3 no-driver nets excluded.
[12/04 15:28:43    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.10
[12/04 15:28:43    248s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:28:43    248s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
[12/04 15:28:43    248s] Optimizer TNS Opt
[12/04 15:28:43    248s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:43    248s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2742.6M
[12/04 15:28:43    248s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2742.6M
[12/04 15:28:43    248s] Active Path Group: default 
[12/04 15:28:43    248s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:43    248s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:28:43    248s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:43    248s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2742.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:28:43    248s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2761.7M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:28:43    248s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2761.7M) ***
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2761.7M) ***
[12/04 15:28:43    248s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:43    248s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:28:43    248s] Bottom Preferred Layer:
[12/04 15:28:43    248s] +---------------+------------+----------+
[12/04 15:28:43    248s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:28:43    248s] +---------------+------------+----------+
[12/04 15:28:43    248s] | metal5 (z=5)  |          2 | default  |
[12/04 15:28:43    248s] +---------------+------------+----------+
[12/04 15:28:43    248s] Via Pillar Rule:
[12/04 15:28:43    248s]     None
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2761.7M) ***
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.10
[12/04 15:28:43    248s] Total-nets :: 1714, Stn-nets :: 158, ratio :: 9.2182 %
[12/04 15:28:43    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2742.6M
[12/04 15:28:43    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2721.6M
[12/04 15:28:43    248s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:28:43    248s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.24
[12/04 15:28:43    248s] *** TnsOpt #7 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:08.2/0:21:18.5 (0.2), mem = 2721.6M
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] =============================================================================================
[12/04 15:28:43    248s]  Step TAT Report for TnsOpt #7                                                  20.15-s105_1
[12/04 15:28:43    248s] =============================================================================================
[12/04 15:28:43    248s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:43    248s] ---------------------------------------------------------------------------------------------
[12/04 15:28:43    248s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:28:43    248s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:28:43    248s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ TransformInit          ]      1   0:00:00.3  (  53.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:28:43    248s] [ OptimizationStep       ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:28:43    248s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:28:43    248s] [ OptGetWeight           ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ OptEval                ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:43    248s] [ MISC                   ]          0:00:00.1  (  19.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:28:43    248s] ---------------------------------------------------------------------------------------------
[12/04 15:28:43    248s]  TnsOpt #7 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:28:43    248s] ---------------------------------------------------------------------------------------------
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] Active setup views:
[12/04 15:28:43    248s]  av_func_mode_max
[12/04 15:28:43    248s]   Dominating endpoints: 0
[12/04 15:28:43    248s]   Dominating TNS: -0.000
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] Extraction called for design 'CHIP' of instances=1736 and nets=1719 using extraction engine 'preRoute' .
[12/04 15:28:43    248s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:28:43    248s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:28:43    248s] PreRoute RC Extraction called for design CHIP.
[12/04 15:28:43    248s] RC Extraction called in multi-corner(1) mode.
[12/04 15:28:43    248s] RCMode: PreRoute
[12/04 15:28:43    248s]       RC Corner Indexes            0   
[12/04 15:28:43    248s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:28:43    248s] Resistance Scaling Factor    : 1.00000 
[12/04 15:28:43    248s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:28:43    248s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:28:43    248s] Shrink Factor                : 1.00000
[12/04 15:28:43    248s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:28:43    248s] Using capacitance table file ...
[12/04 15:28:43    248s] RC Grid backup saved.
[12/04 15:28:43    248s] 
[12/04 15:28:43    248s] Trim Metal Layers:
[12/04 15:28:43    248s] LayerId::1 widthSet size::4
[12/04 15:28:43    248s] LayerId::2 widthSet size::4
[12/04 15:28:43    248s] LayerId::3 widthSet size::4
[12/04 15:28:43    248s] LayerId::4 widthSet size::4
[12/04 15:28:43    248s] LayerId::5 widthSet size::4
[12/04 15:28:43    248s] LayerId::6 widthSet size::2
[12/04 15:28:43    248s] Skipped RC grid update for preRoute extraction.
[12/04 15:28:43    248s] eee: pegSigSF::1.070000
[12/04 15:28:43    248s] Initializing multi-corner capacitance tables ... 
[12/04 15:28:43    248s] Initializing multi-corner resistance tables ...
[12/04 15:28:43    248s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:28:43    248s] eee: l::2 avDens::0.033484 usedTrk::5049.027781 availTrk::150790.492667 sigTrk::5049.027781
[12/04 15:28:43    248s] eee: l::3 avDens::0.031781 usedTrk::5191.557738 availTrk::163353.291087 sigTrk::5191.557738
[12/04 15:28:43    248s] eee: l::4 avDens::0.047436 usedTrk::289.652581 availTrk::6106.207427 sigTrk::289.652581
[12/04 15:28:43    248s] eee: l::5 avDens::0.001801 usedTrk::326.094650 availTrk::181110.918145 sigTrk::326.094650
[12/04 15:28:43    248s] eee: l::6 avDens::0.005861 usedTrk::262.703580 availTrk::44824.678477 sigTrk::262.703580
[12/04 15:28:43    248s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:28:43    248s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291452 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.815000 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:28:43    248s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2706.094M)
[12/04 15:28:43    248s] Skewing Data Summary (End_of_FINAL)
[12/04 15:28:43    248s] --------------------------------------------------
[12/04 15:28:43    248s]  Total skewed count:0
[12/04 15:28:43    248s] --------------------------------------------------
[12/04 15:28:43    248s] Starting delay calculation for Setup views
[12/04 15:28:43    248s] #################################################################################
[12/04 15:28:43    248s] # Design Stage: PreRoute
[12/04 15:28:43    248s] # Design Name: CHIP
[12/04 15:28:43    248s] # Design Mode: 90nm
[12/04 15:28:43    248s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:28:43    248s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:28:43    248s] # Signoff Settings: SI Off 
[12/04 15:28:43    248s] #################################################################################
[12/04 15:28:43    248s] Calculate delays in Single mode...
[12/04 15:28:43    248s] Topological Sorting (REAL = 0:00:00.0, MEM = 2713.6M, InitMEM = 2713.6M)
[12/04 15:28:43    248s] Start delay calculation (fullDC) (1 T). (MEM=2713.63)
[12/04 15:28:43    248s] End AAE Lib Interpolated Model. (MEM=2713.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:28:44    248s] Total number of fetched objects 1730
[12/04 15:28:44    248s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:28:44    248s] End delay calculation. (MEM=2729.32 CPU=0:00:00.2 REAL=0:00:01.0)
[12/04 15:28:44    248s] End delay calculation (fullDC). (MEM=2729.32 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:28:44    248s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2729.3M) ***
[12/04 15:28:44    248s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:04:09 mem=2729.3M)
[12/04 15:28:44    248s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Import and model ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Create place DB ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Import place data ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read instances and placement ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read nets ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Create route DB ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       == Non-default Options ==
[12/04 15:28:44    248s] (I)       Build term to term wires                           : false
[12/04 15:28:44    248s] (I)       Maximum routing layer                              : 6
[12/04 15:28:44    248s] (I)       Number of threads                                  : 1
[12/04 15:28:44    248s] (I)       Method to set GCell size                           : row
[12/04 15:28:44    248s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:28:44    248s] (I)       Started Import route data (1T) ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       ============== Pin Summary ==============
[12/04 15:28:44    248s] (I)       +-------+--------+---------+------------+
[12/04 15:28:44    248s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:28:44    248s] (I)       +-------+--------+---------+------------+
[12/04 15:28:44    248s] (I)       |     1 |   5950 |  100.00 |        Pin |
[12/04 15:28:44    248s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:28:44    248s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:28:44    248s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:28:44    248s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:28:44    248s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:28:44    248s] (I)       +-------+--------+---------+------------+
[12/04 15:28:44    248s] (I)       Use row-based GCell size
[12/04 15:28:44    248s] (I)       Use row-based GCell align
[12/04 15:28:44    248s] (I)       GCell unit size   : 5040
[12/04 15:28:44    248s] (I)       GCell multiplier  : 1
[12/04 15:28:44    248s] (I)       GCell row height  : 5040
[12/04 15:28:44    248s] (I)       Actual row height : 5040
[12/04 15:28:44    248s] (I)       GCell align ref   : 340380 341600
[12/04 15:28:44    248s] [NR-eGR] Track table information for default rule: 
[12/04 15:28:44    248s] [NR-eGR] metal1 has no routable track
[12/04 15:28:44    248s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:28:44    248s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:28:44    248s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:28:44    248s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:28:44    248s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:28:44    248s] (I)       =================== Default via ====================
[12/04 15:28:44    248s] (I)       +---+------------------+---------------------------+
[12/04 15:28:44    248s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:28:44    248s] (I)       +---+------------------+---------------------------+
[12/04 15:28:44    248s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:28:44    248s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:28:44    248s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:28:44    248s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:28:44    248s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:28:44    248s] (I)       +---+------------------+---------------------------+
[12/04 15:28:44    248s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read routing blockages ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read instance blockages ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read PG blockages ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] [NR-eGR] Read 123380 PG shapes
[12/04 15:28:44    248s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read boundary cut boxes ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:28:44    248s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:28:44    248s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:28:44    248s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:28:44    248s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:28:44    248s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read blackboxes ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:28:44    248s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read prerouted ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:28:44    248s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read unlegalized nets ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read nets ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] [NR-eGR] Read numTotalNets=1714  numIgnoredNets=0
[12/04 15:28:44    248s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Set up via pillars ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       early_global_route_priority property id does not exist.
[12/04 15:28:44    248s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Model blockages into capacity
[12/04 15:28:44    248s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:28:44    248s] (I)       Started Initialize 3D capacity ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:28:44    248s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:28:44    248s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:28:44    248s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:28:44    248s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:28:44    248s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       -- layer congestion ratio --
[12/04 15:28:44    248s] (I)       Layer 1 : 0.100000
[12/04 15:28:44    248s] (I)       Layer 2 : 0.700000
[12/04 15:28:44    248s] (I)       Layer 3 : 0.700000
[12/04 15:28:44    248s] (I)       Layer 4 : 0.700000
[12/04 15:28:44    248s] (I)       Layer 5 : 0.700000
[12/04 15:28:44    248s] (I)       Layer 6 : 0.700000
[12/04 15:28:44    248s] (I)       ----------------------------
[12/04 15:28:44    248s] (I)       Number of ignored nets                =      0
[12/04 15:28:44    248s] (I)       Number of connected nets              =      0
[12/04 15:28:44    248s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:28:44    248s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:28:44    248s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:28:44    248s] (I)       Finished Import route data (1T) ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.17 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Read aux data ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Others data preparation ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:28:44    248s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Create route kernel ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Ndr track 0 does not exist
[12/04 15:28:44    248s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:28:44    248s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:28:44    248s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:28:44    248s] (I)       Site width          :   620  (dbu)
[12/04 15:28:44    248s] (I)       Row height          :  5040  (dbu)
[12/04 15:28:44    248s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:28:44    248s] (I)       GCell width         :  5040  (dbu)
[12/04 15:28:44    248s] (I)       GCell height        :  5040  (dbu)
[12/04 15:28:44    248s] (I)       Grid                :   661   656     6
[12/04 15:28:44    248s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:28:44    248s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:28:44    248s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:28:44    248s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:28:44    248s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:28:44    248s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:28:44    248s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:28:44    248s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:28:44    248s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:28:44    248s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:28:44    248s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:28:44    248s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:28:44    248s] (I)       --------------------------------------------------------
[12/04 15:28:44    248s] 
[12/04 15:28:44    248s] [NR-eGR] ============ Routing rule table ============
[12/04 15:28:44    248s] [NR-eGR] Rule id: 0  Nets: 1627 
[12/04 15:28:44    248s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:28:44    248s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:28:44    248s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:44    248s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:28:44    248s] [NR-eGR] ========================================
[12/04 15:28:44    248s] [NR-eGR] 
[12/04 15:28:44    248s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:28:44    248s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:28:44    248s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:28:44    248s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:28:44    248s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:28:44    248s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:28:44    248s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Reset routing kernel
[12/04 15:28:44    248s] (I)       Started Global Routing ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Initialization ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       totalPins=5776  totalGlobalPin=5584 (96.68%)
[12/04 15:28:44    248s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Net group 1 ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Started Generate topology ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    248s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:28:44    249s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1a Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1a ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Pattern routing (1T) ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:28:44    249s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:28:44    249s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1b Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1b ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:28:44    249s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:28:44    249s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1c Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1c ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Two level routing ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:44    249s] (I)       Started Two Level Routing ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:28:44    249s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1d Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1d ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Detoured routing ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:28:44    249s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1e Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1e ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Route legalization ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:28:44    249s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:28:44    249s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1l Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1l ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Started Layer assignment (1T) ( Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2729.32 MB )
[12/04 15:28:44    249s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Net group 2 ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Generate topology ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:28:44    249s] [NR-eGR] Layer group 2: route 1625 net(s) in layer range [2, 6]
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1a Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1a ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Pattern routing (1T) ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:28:44    249s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 45934 = (22740 H, 23194 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.169e+05um V)
[12/04 15:28:44    249s] (I)       Started Add via demand to 2D ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1b Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1b ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 45934 = (22740 H, 23194 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.169e+05um V)
[12/04 15:28:44    249s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.315074e+05um
[12/04 15:28:44    249s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:28:44    249s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:28:44    249s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1c Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1c ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Two level routing ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Level2 Grid: 133 x 132
[12/04 15:28:44    249s] (I)       Started Two Level Routing ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 45934 = (22740 H, 23194 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.169e+05um V)
[12/04 15:28:44    249s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1d Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1d ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Detoured routing ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 45934 = (22740 H, 23194 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.169e+05um V)
[12/04 15:28:44    249s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1e Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1e ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Route legalization ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Usage: 45934 = (22740 H, 23194 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.169e+05um V)
[12/04 15:28:44    249s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.315074e+05um
[12/04 15:28:44    249s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] (I)       ============  Phase 1l Route ============
[12/04 15:28:44    249s] (I)       Started Phase 1l ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Layer assignment (1T) ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Clean cong LA ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:28:44    249s] (I)       Layer  2:    2686440     22663         4      719167     2800337    (20.43%) 
[12/04 15:28:44    249s] (I)       Layer  3:    3009961     22106        15      780804     3115836    (20.04%) 
[12/04 15:28:44    249s] (I)       Layer  4:    3016297      2699         0      369472     3150032    (10.50%) 
[12/04 15:28:44    249s] (I)       Layer  5:    3176863       978         1      526122     3370518    (13.50%) 
[12/04 15:28:44    249s] (I)       Layer  6:     705286       322         5      135289      744586    (15.38%) 
[12/04 15:28:44    249s] (I)       Total:      12594847     48768        25     2530854    13181309    (16.11%) 
[12/04 15:28:44    249s] (I)       
[12/04 15:28:44    249s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:28:44    249s] [NR-eGR]                        OverCon            
[12/04 15:28:44    249s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:28:44    249s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:28:44    249s] [NR-eGR] ----------------------------------------------
[12/04 15:28:44    249s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR] ----------------------------------------------
[12/04 15:28:44    249s] [NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[12/04 15:28:44    249s] [NR-eGR] 
[12/04 15:28:44    249s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Started Export 3D cong map ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:28:44    249s] (I)       Started Export 2D cong map ( Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:28:44    249s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:28:44    249s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2737.32 MB )
[12/04 15:28:44    249s] OPERPROF: Starting HotSpotCal at level 1, MEM:2737.3M
[12/04 15:28:44    249s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:44    249s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:28:44    249s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:44    249s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:28:44    249s] [hotspot] +------------+---------------+---------------+
[12/04 15:28:44    249s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:28:44    249s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:28:44    249s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2737.3M
[12/04 15:28:44    249s] Reported timing to dir ./timingReports
[12/04 15:28:44    249s] **optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 1843.3M, totSessionCpu=0:04:09 **
[12/04 15:28:44    249s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2688.3M
[12/04 15:28:44    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2688.3M
[12/04 15:28:45    249s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.883  |  0.059  | -0.883  |
|           TNS (ns):| -65.097 |  0.000  | -65.097 |
|    Violating Paths:|   93    |    0    |   93    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:28:45    249s] Density: 0.716%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1844.2M, totSessionCpu=0:04:09 **
[12/04 15:28:45    249s] 
[12/04 15:28:45    249s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:28:45    249s] Deleting Lib Analyzer.
[12/04 15:28:46    249s] 
[12/04 15:28:46    249s] TimeStamp Deleting Cell Server End ...
[12/04 15:28:46    249s] *** Finished optDesign ***
[12/04 15:28:46    249s] 
[12/04 15:28:46    249s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:37.5 real=0:00:38.9)
[12/04 15:28:46    249s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[12/04 15:28:46    249s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:15.7 real=0:00:15.7)
[12/04 15:28:46    249s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.4 real=0:00:06.4)
[12/04 15:28:46    249s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[12/04 15:28:46    249s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:28:46    249s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:28:46    249s] clean pInstBBox. size 0
[12/04 15:28:46    249s] All LLGs are deleted
[12/04 15:28:46    249s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2703.6M
[12/04 15:28:46    249s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2703.6M
[12/04 15:28:46    249s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:28:46    249s] VSMManager cleared!
[12/04 15:28:46    249s] **place_opt_design ... cpu = 0:00:35, real = 0:00:37, mem = 2653.6M **
[12/04 15:28:46    249s] *** Finished GigaPlace ***
[12/04 15:28:46    249s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:28:46    249s] *** place_opt_design #3 [finish] : cpu/real = 0:00:34.9/0:00:36.3 (1.0), totSession cpu/real = 0:04:09.4/0:21:21.0 (0.2), mem = 2653.6M
[12/04 15:28:46    249s] 
[12/04 15:28:46    249s] =============================================================================================
[12/04 15:28:46    249s]  Final TAT Report for place_opt_design #3                                       20.15-s105_1
[12/04 15:28:46    249s] =============================================================================================
[12/04 15:28:46    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:28:46    249s] ---------------------------------------------------------------------------------------------
[12/04 15:28:46    249s] [ InitOpt                ]      1   0:00:03.1  (   8.6 % )     0:00:04.2 /  0:00:04.2    1.0
[12/04 15:28:46    249s] [ WnsOpt                 ]      1   0:00:06.2  (  17.1 % )     0:00:06.4 /  0:00:06.4    1.0
[12/04 15:28:46    249s] [ TnsOpt                 ]      1   0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:28:46    249s] [ GlobalOpt              ]      1   0:00:04.1  (  11.2 % )     0:00:04.1 /  0:00:04.1    1.0
[12/04 15:28:46    249s] [ DrvOpt                 ]      1   0:00:01.7  (   4.7 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:28:46    249s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:28:46    249s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:28:46    249s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:46    249s] [ IncrReplace            ]      1   0:00:15.8  (  43.5 % )     0:00:16.2 /  0:00:16.2    1.0
[12/04 15:28:46    249s] [ RefinePlace            ]      2   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:28:46    249s] [ EarlyGlobalRoute       ]      2   0:00:00.9  (   2.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/04 15:28:46    249s] [ ExtractRC              ]      3   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:28:46    249s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:28:46    249s] [ FullDelayCalc          ]      3   0:00:01.0  (   2.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:28:46    249s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:02.0 /  0:00:00.7    0.3
[12/04 15:28:46    249s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:28:46    249s] [ DrvReport              ]      2   0:00:01.3  (   3.7 % )     0:00:01.3 /  0:00:00.1    0.0
[12/04 15:28:46    249s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:28:46    249s] [ SlackTraversorInit     ]     10   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:28:46    249s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:28:46    249s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:28:46    249s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:28:46    249s] [ MISC                   ]          0:00:00.6  (   1.6 % )     0:00:00.6 /  0:00:00.5    0.9
[12/04 15:28:46    249s] ---------------------------------------------------------------------------------------------
[12/04 15:28:46    249s]  place_opt_design #3 TOTAL          0:00:36.3  ( 100.0 % )     0:00:36.3 /  0:00:34.9    1.0
[12/04 15:28:46    249s] ---------------------------------------------------------------------------------------------
[12/04 15:28:46    249s] 
[12/04 15:28:57    250s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/04 15:28:57    250s] <CMD> setEndCapMode -reset
[12/04 15:28:57    250s] <CMD> setEndCapMode -boundary_tap false
[12/04 15:28:57    250s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK} -maxAllowedDelay 1
[12/04 15:28:57    250s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
[12/04 15:28:57    250s] setAnalysisMode -usefulSkew already set.
[12/04 15:29:05    250s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[12/04 15:29:05    250s] <CMD> optDesign -preCTS -incr
[12/04 15:29:05    250s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.9M, totSessionCpu=0:04:11 **
[12/04 15:29:05    250s] Executing: place_opt_design -opt -incremental_timing 
[12/04 15:29:05    250s] **INFO: User settings:
[12/04 15:29:05    250s] setExtractRCMode -engine                          preRoute
[12/04 15:29:05    250s] setUsefulSkewMode -maxAllowedDelay                1
[12/04 15:29:05    250s] setUsefulSkewMode -maxSkew                        false
[12/04 15:29:05    250s] setUsefulSkewMode -noBoundary                     false
[12/04 15:29:05    250s] setUsefulSkewMode -useCells                       {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
[12/04 15:29:05    250s] setDelayCalMode -enable_high_fanout               true
[12/04 15:29:05    250s] setDelayCalMode -eng_copyNetPropToNewNet          true
[12/04 15:29:05    250s] setDelayCalMode -engine                           aae
[12/04 15:29:05    250s] setDelayCalMode -ignoreNetLoad                    false
[12/04 15:29:05    250s] setDelayCalMode -socv_accuracy_mode               low
[12/04 15:29:05    250s] setOptMode -activeHoldViews                       { av_func_mode_min }
[12/04 15:29:05    250s] setOptMode -activeSetupViews                      { av_func_mode_max }
[12/04 15:29:05    250s] setOptMode -allEndPoints                          false
[12/04 15:29:05    250s] setOptMode -autoSetupViews                        { av_func_mode_max}
[12/04 15:29:05    250s] setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
[12/04 15:29:05    250s] setOptMode -drcMargin                             0
[12/04 15:29:05    250s] setOptMode -effort                                high
[12/04 15:29:05    250s] setOptMode -fixCap                                false
[12/04 15:29:05    250s] setOptMode -fixDrc                                true
[12/04 15:29:05    250s] setOptMode -fixFanoutLoad                         false
[12/04 15:29:05    250s] setOptMode -fixTran                               false
[12/04 15:29:05    250s] setOptMode -holdTargetSlack                       0
[12/04 15:29:05    250s] setOptMode -leakageToDynamicRatio                 1
[12/04 15:29:05    250s] setOptMode -maxDensity                            0.95
[12/04 15:29:05    250s] setOptMode -optimizeFF                            true
[12/04 15:29:05    250s] setOptMode -powerEffort                           none
[12/04 15:29:05    250s] setOptMode -reclaimArea                           true
[12/04 15:29:05    250s] setOptMode -setupTargetSlack                      0
[12/04 15:29:05    250s] setOptMode -simplifyNetlist                       true
[12/04 15:29:05    250s] setOptMode -usefulSkew                            true
[12/04 15:29:05    250s] setPlaceMode -place_design_floorplan_mode         false
[12/04 15:29:05    250s] setPlaceMode -place_detail_preroute_as_obs        {5 6}
[12/04 15:29:05    250s] setAnalysisMode -analysisType                     single
[12/04 15:29:05    250s] setAnalysisMode -checkType                        setup
[12/04 15:29:05    250s] setAnalysisMode -clkSrcPath                       true
[12/04 15:29:05    250s] setAnalysisMode -clockPropagation                 forcedIdeal
[12/04 15:29:05    250s] setAnalysisMode -usefulSkew                       true
[12/04 15:29:05    250s] setAnalysisMode -virtualIPO                       false
[12/04 15:29:05    250s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[12/04 15:29:05    250s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] *** place_opt_design #4 [begin] : totSession cpu/real = 0:04:10.7/0:21:40.4 (0.2), mem = 2654.2M
[12/04 15:29:05    250s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:29:05    250s] *** Starting GigaPlace ***
[12/04 15:29:05    250s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:29:05    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2654.2M
[12/04 15:29:05    250s] z: 2, totalTracks: 1
[12/04 15:29:05    250s] z: 4, totalTracks: 1
[12/04 15:29:05    250s] z: 6, totalTracks: 1
[12/04 15:29:05    250s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:05    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2645.6M
[12/04 15:29:05    250s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2645.6M
[12/04 15:29:05    250s] Core basic site is core_5040
[12/04 15:29:05    250s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2645.6M
[12/04 15:29:05    250s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.008, MEM:2645.6M
[12/04 15:29:05    250s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:29:05    250s] SiteArray: use 9,072,640 bytes
[12/04 15:29:05    250s] SiteArray: current memory after site array memory allocation 2654.2M
[12/04 15:29:05    250s] SiteArray: FP blocked sites are writable
[12/04 15:29:05    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:29:05    250s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.057, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.089, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:     Starting CMU at level 3, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2654.2M
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:05    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.099, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2654.2M
[12/04 15:29:05    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2654.2MB).
[12/04 15:29:05    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.116, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2654.2M
[12/04 15:29:05    250s] All LLGs are deleted
[12/04 15:29:05    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2654.2M
[12/04 15:29:05    250s] *** GlobalPlace #4 [begin] : totSession cpu/real = 0:04:10.8/0:21:40.5 (0.2), mem = 2654.2M
[12/04 15:29:05    250s] VSMManager cleared!
[12/04 15:29:05    250s] *** GlobalPlace #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:10.8/0:21:40.5 (0.2), mem = 2654.2M
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] =============================================================================================
[12/04 15:29:05    250s]  Step TAT Report for GlobalPlace #4                                             20.15-s105_1
[12/04 15:29:05    250s] =============================================================================================
[12/04 15:29:05    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:05    250s] ---------------------------------------------------------------------------------------------
[12/04 15:29:05    250s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:05    250s] ---------------------------------------------------------------------------------------------
[12/04 15:29:05    250s]  GlobalPlace #4 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:05    250s] ---------------------------------------------------------------------------------------------
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1789.0M, totSessionCpu=0:04:11 **
[12/04 15:29:05    250s] *** InitOpt #4 [begin] : totSession cpu/real = 0:04:10.8/0:21:40.5 (0.2), mem = 2654.2M
[12/04 15:29:05    250s] GigaOpt running with 1 threads.
[12/04 15:29:05    250s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:29:05    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2654.2M
[12/04 15:29:05    250s] z: 2, totalTracks: 1
[12/04 15:29:05    250s] z: 4, totalTracks: 1
[12/04 15:29:05    250s] z: 6, totalTracks: 1
[12/04 15:29:05    250s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:05    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2654.2M
[12/04 15:29:05    250s] Core basic site is core_5040
[12/04 15:29:05    250s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2654.2M
[12/04 15:29:05    250s] Fast DP-INIT is on for default
[12/04 15:29:05    250s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:29:05    250s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:     Starting CMU at level 3, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2654.2M
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:05    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2654.2M
[12/04 15:29:05    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2654.2MB).
[12/04 15:29:05    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.2M
[12/04 15:29:05    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2654.2M
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:05    250s] Summary for sequential cells identification: 
[12/04 15:29:05    250s]   Identified SBFF number: 42
[12/04 15:29:05    250s]   Identified MBFF number: 0
[12/04 15:29:05    250s]   Identified SB Latch number: 0
[12/04 15:29:05    250s]   Identified MB Latch number: 0
[12/04 15:29:05    250s]   Not identified SBFF number: 10
[12/04 15:29:05    250s]   Not identified MBFF number: 0
[12/04 15:29:05    250s]   Not identified SB Latch number: 0
[12/04 15:29:05    250s]   Not identified MB Latch number: 0
[12/04 15:29:05    250s]   Number of sequential cells which are not FFs: 27
[12/04 15:29:05    250s]  Visiting view : av_func_mode_max
[12/04 15:29:05    250s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:05    250s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:05    250s]  Visiting view : av_func_mode_min
[12/04 15:29:05    250s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:05    250s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:05    250s] TLC MultiMap info (StdDelay):
[12/04 15:29:05    250s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:05    250s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:05    250s]  Setting StdDelay to: 53.6ps
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] Creating Lib Analyzer ...
[12/04 15:29:05    250s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:05    250s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:05    250s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:05    250s] 
[12/04 15:29:05    250s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:07    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:13 mem=2676.2M
[12/04 15:29:07    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:13 mem=2676.2M
[12/04 15:29:07    252s] Creating Lib Analyzer, finished. 
[12/04 15:29:07    252s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:29:07    252s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:29:07    252s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:29:07    252s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:29:07    252s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:29:07    252s] 	...
[12/04 15:29:07    252s] 	Reporting only the 20 first cells found...
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1793.6M, totSessionCpu=0:04:13 **
[12/04 15:29:07    252s] *** optDesign -preCTS ***
[12/04 15:29:07    252s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:29:07    252s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:29:07    252s] Hold Target Slack: user slack 0
[12/04 15:29:07    252s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2676.2M
[12/04 15:29:07    252s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2676.2M
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:29:07    252s] Deleting Lib Analyzer.
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] TimeStamp Deleting Cell Server End ...
[12/04 15:29:07    252s] Multi-VT timing optimization disabled based on library information.
[12/04 15:29:07    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:07    252s] Summary for sequential cells identification: 
[12/04 15:29:07    252s]   Identified SBFF number: 42
[12/04 15:29:07    252s]   Identified MBFF number: 0
[12/04 15:29:07    252s]   Identified SB Latch number: 0
[12/04 15:29:07    252s]   Identified MB Latch number: 0
[12/04 15:29:07    252s]   Not identified SBFF number: 10
[12/04 15:29:07    252s]   Not identified MBFF number: 0
[12/04 15:29:07    252s]   Not identified SB Latch number: 0
[12/04 15:29:07    252s]   Not identified MB Latch number: 0
[12/04 15:29:07    252s]   Number of sequential cells which are not FFs: 27
[12/04 15:29:07    252s]  Visiting view : av_func_mode_max
[12/04 15:29:07    252s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:07    252s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:07    252s]  Visiting view : av_func_mode_min
[12/04 15:29:07    252s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:07    252s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:07    252s] TLC MultiMap info (StdDelay):
[12/04 15:29:07    252s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:07    252s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:07    252s]  Setting StdDelay to: 53.6ps
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] TimeStamp Deleting Cell Server End ...
[12/04 15:29:07    252s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2676.2M
[12/04 15:29:07    252s] All LLGs are deleted
[12/04 15:29:07    252s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2676.2M
[12/04 15:29:07    252s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2676.2M
[12/04 15:29:07    252s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2670.2M
[12/04 15:29:07    252s] Start to check current routing status for nets...
[12/04 15:29:07    252s] All nets are already routed correctly.
[12/04 15:29:07    252s] End to check current routing status for nets (mem=2670.2M)
[12/04 15:29:07    252s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:2670.2M
[12/04 15:29:07    252s] Fast DP-INIT is on for default
[12/04 15:29:07    252s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2670.2M
[12/04 15:29:07    252s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.883  |
|           TNS (ns):| -65.097 |
|    Violating Paths:|   93    |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.716%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1789.6M, totSessionCpu=0:04:13 **
[12/04 15:29:07    252s] *** InitOpt #4 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:04:12.8/0:21:42.5 (0.2), mem = 2670.2M
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] =============================================================================================
[12/04 15:29:07    252s]  Step TAT Report for InitOpt #4                                                 20.15-s105_1
[12/04 15:29:07    252s] =============================================================================================
[12/04 15:29:07    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:07    252s] ---------------------------------------------------------------------------------------------
[12/04 15:29:07    252s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:07    252s] [ TimingUpdate           ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.2
[12/04 15:29:07    252s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:07    252s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:07    252s] [ DrvReport              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:29:07    252s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:07    252s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  84.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:29:07    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:07    252s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:07    252s] [ MISC                   ]          0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:29:07    252s] ---------------------------------------------------------------------------------------------
[12/04 15:29:07    252s]  InitOpt #4 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 15:29:07    252s] ---------------------------------------------------------------------------------------------
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] ** INFO : this run is activating incremental placeOpt flow
[12/04 15:29:07    252s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:07    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=2670.2M
[12/04 15:29:07    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2670.2M
[12/04 15:29:07    252s] z: 2, totalTracks: 1
[12/04 15:29:07    252s] z: 4, totalTracks: 1
[12/04 15:29:07    252s] z: 6, totalTracks: 1
[12/04 15:29:07    252s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:07    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:     Starting CMU at level 3, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2670.2M
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:07    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2670.2M
[12/04 15:29:07    252s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2670.2MB).
[12/04 15:29:07    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:2670.2M
[12/04 15:29:07    252s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:29:07    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=2670.2M
[12/04 15:29:07    252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2670.2M
[12/04 15:29:07    252s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:29:07    252s] *** Starting optimizing excluded clock nets MEM= 2670.2M) ***
[12/04 15:29:07    252s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2670.2M) ***
[12/04 15:29:07    252s] The useful skew maximum allowed delay set by user is: 1
[12/04 15:29:07    252s] *** IncrReplace #4 [begin] : totSession cpu/real = 0:04:12.8/0:21:42.5 (0.2), mem = 2670.2M
[12/04 15:29:07    252s] *** IncrReplace #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:12.8/0:21:42.5 (0.2), mem = 2670.2M
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] =============================================================================================
[12/04 15:29:07    252s]  Step TAT Report for IncrReplace #4                                             20.15-s105_1
[12/04 15:29:07    252s] =============================================================================================
[12/04 15:29:07    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:07    252s] ---------------------------------------------------------------------------------------------
[12/04 15:29:07    252s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:07    252s] ---------------------------------------------------------------------------------------------
[12/04 15:29:07    252s]  IncrReplace #4 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:07    252s] ---------------------------------------------------------------------------------------------
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] *** Timing NOT met, worst failing slack is -0.883
[12/04 15:29:07    252s] *** Check timing (0:00:00.0)
[12/04 15:29:07    252s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:29:07    252s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:29:07    252s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:07    252s] Info: 87 io nets excluded
[12/04 15:29:07    252s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:07    252s] *** WnsOpt #4 [begin] : totSession cpu/real = 0:04:12.9/0:21:42.6 (0.2), mem = 2670.2M
[12/04 15:29:07    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.25
[12/04 15:29:07    252s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:07    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=2670.2M
[12/04 15:29:07    252s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:29:07    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2670.2M
[12/04 15:29:07    252s] z: 2, totalTracks: 1
[12/04 15:29:07    252s] z: 4, totalTracks: 1
[12/04 15:29:07    252s] z: 6, totalTracks: 1
[12/04 15:29:07    252s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:07    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:     Starting CMU at level 3, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2670.2M
[12/04 15:29:07    252s] 
[12/04 15:29:07    252s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:07    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2670.2M
[12/04 15:29:07    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2670.2M
[12/04 15:29:07    252s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2670.2MB).
[12/04 15:29:07    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2670.2M
[12/04 15:29:07    252s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:29:07    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=2670.2M
[12/04 15:29:07    252s] #optDebug: Start CG creation (mem=2670.2M)
[12/04 15:29:07    252s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:29:07    253s] (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgPrt (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgEgp (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgPbk (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgNrb(cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgObs (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgCon (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s]  ...processing cgPdm (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2772.5M)
[12/04 15:29:07    253s] ### Creating RouteCongInterface, started
[12/04 15:29:07    253s] 
[12/04 15:29:07    253s] Creating Lib Analyzer ...
[12/04 15:29:07    253s] 
[12/04 15:29:07    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:07    253s] Summary for sequential cells identification: 
[12/04 15:29:07    253s]   Identified SBFF number: 42
[12/04 15:29:07    253s]   Identified MBFF number: 0
[12/04 15:29:07    253s]   Identified SB Latch number: 0
[12/04 15:29:07    253s]   Identified MB Latch number: 0
[12/04 15:29:07    253s]   Not identified SBFF number: 10
[12/04 15:29:07    253s]   Not identified MBFF number: 0
[12/04 15:29:07    253s]   Not identified SB Latch number: 0
[12/04 15:29:07    253s]   Not identified MB Latch number: 0
[12/04 15:29:07    253s]   Number of sequential cells which are not FFs: 27
[12/04 15:29:07    253s]  Visiting view : av_func_mode_max
[12/04 15:29:07    253s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:07    253s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:07    253s]  Visiting view : av_func_mode_min
[12/04 15:29:07    253s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:07    253s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:07    253s] TLC MultiMap info (StdDelay):
[12/04 15:29:07    253s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:07    253s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:07    253s]  Setting StdDelay to: 53.6ps
[12/04 15:29:07    253s] 
[12/04 15:29:07    253s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:07    253s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:07    253s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:07    253s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:07    253s] 
[12/04 15:29:07    253s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:09    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:15 mem=2772.5M
[12/04 15:29:09    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:15 mem=2772.5M
[12/04 15:29:09    254s] Creating Lib Analyzer, finished. 
[12/04 15:29:09    254s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=2772.5M
[12/04 15:29:09    254s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=2772.5M
[12/04 15:29:09    254s] 
[12/04 15:29:09    254s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:29:09    254s] 
[12/04 15:29:09    254s] #optDebug: {0, 1.000}
[12/04 15:29:09    254s] ### Creating RouteCongInterface, finished
[12/04 15:29:09    254s] {MG  {5 0 43.8 0.818622} }
[12/04 15:29:09    254s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=2772.5M
[12/04 15:29:09    254s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=2772.5M
[12/04 15:29:09    254s] *info: 87 io nets excluded
[12/04 15:29:09    254s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:09    254s] *info: 2 clock nets excluded
[12/04 15:29:09    254s] *info: 3 no-driver nets excluded.
[12/04 15:29:09    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.11
[12/04 15:29:09    254s] Effort level <high> specified for reg2reg path_group
[12/04 15:29:09    255s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:29:09    255s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.097 Density 0.72
[12/04 15:29:09    255s] Optimizer WNS Pass 0
[12/04 15:29:09    255s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:29:09    255s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2791.6M
[12/04 15:29:09    255s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2791.6M
[12/04 15:29:10    255s] Active Path Group: default 
[12/04 15:29:10    255s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:10    255s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:29:10    255s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:10    255s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2791.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:10    255s] |  -0.883|   -0.883| -65.097|  -65.097|    0.72%|   0:00:00.0| 2791.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:10    255s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2791.6M) ***
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=2791.6M) ***
[12/04 15:29:10    255s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:29:10    255s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.097|
|reg2reg   | 0.059|  0.000|
|HEPG      | 0.059|  0.000|
|All Paths |-0.883|-65.097|
+----------+------+-------+

[12/04 15:29:10    255s] Bottom Preferred Layer:
[12/04 15:29:10    255s] +---------------+------------+----------+
[12/04 15:29:10    255s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:10    255s] +---------------+------------+----------+
[12/04 15:29:10    255s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:10    255s] +---------------+------------+----------+
[12/04 15:29:10    255s] Via Pillar Rule:
[12/04 15:29:10    255s]     None
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=2791.6M) ***
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.11
[12/04 15:29:10    255s] Total-nets :: 1714, Stn-nets :: 158, ratio :: 9.2182 %
[12/04 15:29:10    255s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2772.5M
[12/04 15:29:10    255s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.009, MEM:2724.5M
[12/04 15:29:10    255s] TotalInstCnt at PhyDesignMc Destruction: 1,612
[12/04 15:29:10    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.25
[12/04 15:29:10    255s] *** WnsOpt #4 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:15.5/0:21:45.2 (0.2), mem = 2724.5M
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] =============================================================================================
[12/04 15:29:10    255s]  Step TAT Report for WnsOpt #4                                                  20.15-s105_1
[12/04 15:29:10    255s] =============================================================================================
[12/04 15:29:10    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:10    255s] ---------------------------------------------------------------------------------------------
[12/04 15:29:10    255s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:29:10    255s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  62.2 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:29:10    255s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:10    255s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:01.7 /  0:00:01.7    1.0
[12/04 15:29:10    255s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:10    255s] [ TransformInit          ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:10    255s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:10    255s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:29:10    255s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ OptEval                ]      2   0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:10    255s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:10    255s] [ MISC                   ]          0:00:00.2  (   9.2 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:29:10    255s] ---------------------------------------------------------------------------------------------
[12/04 15:29:10    255s]  WnsOpt #4 TOTAL                    0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:29:10    255s] ---------------------------------------------------------------------------------------------
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] End: GigaOpt Optimization in WNS mode
[12/04 15:29:10    255s] *** Timing NOT met, worst failing slack is -0.883
[12/04 15:29:10    255s] *** Check timing (0:00:00.0)
[12/04 15:29:10    255s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:29:10    255s] Deleting Lib Analyzer.
[12/04 15:29:10    255s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[12/04 15:29:10    255s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:29:10    255s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:10    255s] Info: 87 io nets excluded
[12/04 15:29:10    255s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:10    255s] ### Creating LA Mngr. totSessionCpu=0:04:15 mem=2722.5M
[12/04 15:29:10    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:15 mem=2722.5M
[12/04 15:29:10    255s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:29:10    255s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:10    255s] ### Creating PhyDesignMc. totSessionCpu=0:04:15 mem=2741.6M
[12/04 15:29:10    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:2741.6M
[12/04 15:29:10    255s] z: 2, totalTracks: 1
[12/04 15:29:10    255s] z: 4, totalTracks: 1
[12/04 15:29:10    255s] z: 6, totalTracks: 1
[12/04 15:29:10    255s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:10    255s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2741.6M
[12/04 15:29:10    255s] OPERPROF:     Starting CMU at level 3, MEM:2741.6M
[12/04 15:29:10    255s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2741.6M
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:10    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:2741.6M
[12/04 15:29:10    255s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2741.6M
[12/04 15:29:10    255s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2741.6M
[12/04 15:29:10    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2741.6MB).
[12/04 15:29:10    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:2741.6M
[12/04 15:29:10    255s] TotalInstCnt at PhyDesignMc Initialization: 1,612
[12/04 15:29:10    255s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=2741.6M
[12/04 15:29:10    255s] Begin: Area Reclaim Optimization
[12/04 15:29:10    255s] *** AreaOpt #5 [begin] : totSession cpu/real = 0:04:15.6/0:21:45.3 (0.2), mem = 2741.6M
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] Creating Lib Analyzer ...
[12/04 15:29:10    255s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:10    255s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:10    255s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:10    255s] 
[12/04 15:29:10    255s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:11    256s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:17 mem=2745.6M
[12/04 15:29:11    256s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:17 mem=2745.6M
[12/04 15:29:11    256s] Creating Lib Analyzer, finished. 
[12/04 15:29:11    256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.26
[12/04 15:29:11    256s] ### Creating RouteCongInterface, started
[12/04 15:29:11    257s] 
[12/04 15:29:11    257s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:29:11    257s] 
[12/04 15:29:11    257s] #optDebug: {0, 1.000}
[12/04 15:29:11    257s] ### Creating RouteCongInterface, finished
[12/04 15:29:11    257s] ### Creating LA Mngr. totSessionCpu=0:04:17 mem=2745.6M
[12/04 15:29:11    257s] ### Creating LA Mngr, finished. totSessionCpu=0:04:17 mem=2745.6M
[12/04 15:29:12    257s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2745.6M
[12/04 15:29:12    257s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2745.6M
[12/04 15:29:12    257s] Reclaim Optimization WNS Slack -0.883  TNS Slack -65.097 Density 0.72
[12/04 15:29:12    257s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:12    257s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:29:12    257s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:12    257s] |    0.72%|        -|  -0.883| -65.097|   0:00:00.0| 2745.6M|
[12/04 15:29:12    257s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:29:12    257s] |    0.72%|        0|  -0.883| -65.097|   0:00:00.0| 2764.7M|
[12/04 15:29:12    257s] |    0.71%|        7|  -0.883| -65.097|   0:00:00.0| 2785.8M|
[12/04 15:29:12    257s] |    0.70%|       63|  -0.883| -65.157|   0:00:00.0| 2785.8M|
[12/04 15:29:12    257s] |    0.70%|        5|  -0.883| -65.157|   0:00:00.0| 2785.8M|
[12/04 15:29:12    257s] |    0.70%|        0|  -0.883| -65.157|   0:00:00.0| 2785.8M|
[12/04 15:29:12    257s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:29:12    257s] |    0.70%|        0|  -0.883| -65.157|   0:00:00.0| 2785.8M|
[12/04 15:29:12    257s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:12    257s] Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.157 Density 0.70
[12/04 15:29:12    257s] 
[12/04 15:29:12    257s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1 Resize = 62 **
[12/04 15:29:12    257s] --------------------------------------------------------------
[12/04 15:29:12    257s] |                                   | Total     | Sequential |
[12/04 15:29:12    257s] --------------------------------------------------------------
[12/04 15:29:12    257s] | Num insts resized                 |      59  |       1    |
[12/04 15:29:12    257s] | Num insts undone                  |       6  |       2    |
[12/04 15:29:12    257s] | Num insts Downsized               |      59  |       1    |
[12/04 15:29:12    257s] | Num insts Samesized               |       0  |       0    |
[12/04 15:29:12    257s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:29:12    257s] | Num multiple commits+uncommits    |       3  |       -    |
[12/04 15:29:12    257s] --------------------------------------------------------------
[12/04 15:29:12    257s] Bottom Preferred Layer:
[12/04 15:29:12    257s] +---------------+------------+----------+
[12/04 15:29:12    257s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:12    257s] +---------------+------------+----------+
[12/04 15:29:12    257s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:12    257s] +---------------+------------+----------+
[12/04 15:29:12    257s] Via Pillar Rule:
[12/04 15:29:12    257s]     None
[12/04 15:29:12    257s] End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:02.0) **
[12/04 15:29:12    257s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2785.8M
[12/04 15:29:12    257s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2785.8M
[12/04 15:29:12    257s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2785.8M
[12/04 15:29:12    257s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2785.8M
[12/04 15:29:12    257s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:       Starting CMU at level 4, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.038, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.038, MEM:2785.8M
[12/04 15:29:12    258s] TDRefine: refinePlace mode is spiral
[12/04 15:29:12    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.15
[12/04 15:29:12    258s] OPERPROF: Starting RefinePlace at level 1, MEM:2785.8M
[12/04 15:29:12    258s] *** Starting refinePlace (0:04:18 mem=2785.8M) ***
[12/04 15:29:12    258s] Total net bbox length = 2.201e+05 (1.091e+05 1.109e+05) (ext = 1.490e+05)
[12/04 15:29:12    258s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:12    258s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2785.8M
[12/04 15:29:12    258s] Starting refinePlace ...
[12/04 15:29:12    258s] One DDP V2 for no tweak run.
[12/04 15:29:12    258s] 
[12/04 15:29:12    258s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:29:12    258s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:29:12    258s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2785.8MB) @(0:04:18 - 0:04:18).
[12/04 15:29:12    258s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:12    258s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.8MB
[12/04 15:29:12    258s] Statistics of distance of Instance movement in refine placement:
[12/04 15:29:12    258s]   maximum (X+Y) =         0.00 um
[12/04 15:29:12    258s]   mean    (X+Y) =         0.00 um
[12/04 15:29:12    258s] Summary Report:
[12/04 15:29:12    258s] Instances move: 0 (out of 1605 movable)
[12/04 15:29:12    258s] Instances flipped: 0
[12/04 15:29:12    258s] Mean displacement: 0.00 um
[12/04 15:29:12    258s] Max displacement: 0.00 um 
[12/04 15:29:12    258s] Total instances moved : 0
[12/04 15:29:12    258s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.022, MEM:2785.8M
[12/04 15:29:12    258s] Total net bbox length = 2.201e+05 (1.091e+05 1.109e+05) (ext = 1.490e+05)
[12/04 15:29:12    258s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2785.8MB
[12/04 15:29:12    258s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2785.8MB) @(0:04:18 - 0:04:18).
[12/04 15:29:12    258s] *** Finished refinePlace (0:04:18 mem=2785.8M) ***
[12/04 15:29:12    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.15
[12/04 15:29:12    258s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.031, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2785.8M
[12/04 15:29:12    258s] *** maximum move = 0.00 um ***
[12/04 15:29:12    258s] *** Finished re-routing un-routed nets (2785.8M) ***
[12/04 15:29:12    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Starting CMU at level 3, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2785.8M
[12/04 15:29:12    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2785.8M
[12/04 15:29:12    258s] 
[12/04 15:29:12    258s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2785.8M) ***
[12/04 15:29:12    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.26
[12/04 15:29:12    258s] *** AreaOpt #5 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:18.1/0:21:47.9 (0.2), mem = 2785.8M
[12/04 15:29:12    258s] 
[12/04 15:29:12    258s] =============================================================================================
[12/04 15:29:12    258s]  Step TAT Report for AreaOpt #5                                                 20.15-s105_1
[12/04 15:29:12    258s] =============================================================================================
[12/04 15:29:12    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:12    258s] ---------------------------------------------------------------------------------------------
[12/04 15:29:12    258s] [ RefinePlace            ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:12    258s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:12    258s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  54.7 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:29:12    258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:12    258s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:12    258s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:12    258s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[12/04 15:29:12    258s] [ OptGetWeight           ]     95   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:12    258s] [ OptEval                ]     95   0:00:00.3  (  10.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:12    258s] [ OptCommit              ]     95   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:29:12    258s] [ IncrTimingUpdate       ]     26   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.1
[12/04 15:29:12    258s] [ PostCommitDelayUpdate  ]     98   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:29:12    258s] [ IncrDelayCalc          ]    116   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 15:29:12    258s] [ MISC                   ]          0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:29:12    258s] ---------------------------------------------------------------------------------------------
[12/04 15:29:12    258s]  AreaOpt #5 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:29:12    258s] ---------------------------------------------------------------------------------------------
[12/04 15:29:12    258s] 
[12/04 15:29:12    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2766.7M
[12/04 15:29:12    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2728.7M
[12/04 15:29:12    258s] TotalInstCnt at PhyDesignMc Destruction: 1,605
[12/04 15:29:12    258s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2728.72M, totSessionCpu=0:04:18).
[12/04 15:29:12    258s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:29:12    258s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/04 15:29:12    258s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:04:18.2/0:21:47.9 (0.2), mem = 2728.7M
[12/04 15:29:12    258s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:12    258s] Info: 87 io nets excluded
[12/04 15:29:12    258s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:12    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.27
[12/04 15:29:12    258s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:12    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:18 mem=2728.7M
[12/04 15:29:12    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:2728.7M
[12/04 15:29:12    258s] z: 2, totalTracks: 1
[12/04 15:29:12    258s] z: 4, totalTracks: 1
[12/04 15:29:12    258s] z: 6, totalTracks: 1
[12/04 15:29:12    258s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:12    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:     Starting CMU at level 3, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2728.7M
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:13    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2728.7M
[12/04 15:29:13    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2728.7MB).
[12/04 15:29:13    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2728.7M
[12/04 15:29:13    258s] TotalInstCnt at PhyDesignMc Initialization: 1,605
[12/04 15:29:13    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:18 mem=2728.7M
[12/04 15:29:13    258s] ### Creating RouteCongInterface, started
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] #optDebug: {0, 1.000}
[12/04 15:29:13    258s] ### Creating RouteCongInterface, finished
[12/04 15:29:13    258s] {MG  {5 0 43.8 0.818622} }
[12/04 15:29:13    258s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=2728.7M
[12/04 15:29:13    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:18 mem=2728.7M
[12/04 15:29:13    258s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2747.8M
[12/04 15:29:13    258s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2747.8M
[12/04 15:29:13    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:29:13    258s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:29:13    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:29:13    258s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:29:13    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:29:13    258s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:29:13    258s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.16|       0|       0|       0|  0.70%|          |         |
[12/04 15:29:13    258s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:29:13    258s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.88|   -65.16|       0|       0|       0|  0.70%| 0:00:00.0|  2747.8M|
[12/04 15:29:13    258s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:29:13    258s] Bottom Preferred Layer:
[12/04 15:29:13    258s] +---------------+------------+----------+
[12/04 15:29:13    258s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:13    258s] +---------------+------------+----------+
[12/04 15:29:13    258s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:13    258s] +---------------+------------+----------+
[12/04 15:29:13    258s] Via Pillar Rule:
[12/04 15:29:13    258s]     None
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2747.8M) ***
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] Total-nets :: 1707, Stn-nets :: 153, ratio :: 8.96309 %
[12/04 15:29:13    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2728.7M
[12/04 15:29:13    258s] TotalInstCnt at PhyDesignMc Destruction: 1,605
[12/04 15:29:13    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.27
[12/04 15:29:13    258s] *** DrvOpt #6 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:18.5/0:21:48.2 (0.2), mem = 2728.7M
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] =============================================================================================
[12/04 15:29:13    258s]  Step TAT Report for DrvOpt #6                                                  20.15-s105_1
[12/04 15:29:13    258s] =============================================================================================
[12/04 15:29:13    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:13    258s] ---------------------------------------------------------------------------------------------
[12/04 15:29:13    258s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:13    258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:13    258s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:13    258s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:13    258s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:13    258s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:13    258s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:13    258s] [ MISC                   ]          0:00:00.2  (  62.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:13    258s] ---------------------------------------------------------------------------------------------
[12/04 15:29:13    258s]  DrvOpt #6 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:13    258s] ---------------------------------------------------------------------------------------------
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] End: GigaOpt postEco DRV Optimization
[12/04 15:29:13    258s] Running refinePlace -preserveRouting true -hardFence false
[12/04 15:29:13    258s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2728.7M
[12/04 15:29:13    258s] z: 2, totalTracks: 1
[12/04 15:29:13    258s] z: 4, totalTracks: 1
[12/04 15:29:13    258s] z: 6, totalTracks: 1
[12/04 15:29:13    258s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:29:13    258s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:         Starting CMU at level 5, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2728.7M
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:13    258s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.018, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2728.7M
[12/04 15:29:13    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB).
[12/04 15:29:13    258s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.020, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.020, MEM:2728.7M
[12/04 15:29:13    258s] TDRefine: refinePlace mode is spiral
[12/04 15:29:13    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.16
[12/04 15:29:13    258s] OPERPROF:   Starting RefinePlace at level 2, MEM:2728.7M
[12/04 15:29:13    258s] *** Starting refinePlace (0:04:19 mem=2728.7M) ***
[12/04 15:29:13    258s] Total net bbox length = 2.201e+05 (1.091e+05 1.109e+05) (ext = 1.490e+05)
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] Starting Small incrNP...
[12/04 15:29:13    258s] User Input Parameters:
[12/04 15:29:13    258s] - Congestion Driven    : Off
[12/04 15:29:13    258s] - Timing Driven        : Off
[12/04 15:29:13    258s] - Area-Violation Based : Off
[12/04 15:29:13    258s] - Start Rollback Level : -5
[12/04 15:29:13    258s] - Legalized            : On
[12/04 15:29:13    258s] - Window Based         : Off
[12/04 15:29:13    258s] - eDen incr mode       : Off
[12/04 15:29:13    258s] - Small incr mode      : On
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.011, MEM:2728.7M
[12/04 15:29:13    258s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:29:13    258s] Density distribution unevenness ratio = 97.838%
[12/04 15:29:13    258s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.013, MEM:2728.7M
[12/04 15:29:13    258s] cost 0.762346, thresh 1.000000
[12/04 15:29:13    258s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7M)
[12/04 15:29:13    258s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:29:13    258s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2728.7M
[12/04 15:29:13    258s] Starting refinePlace ...
[12/04 15:29:13    258s] One DDP V2 for no tweak run.
[12/04 15:29:13    258s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:29:13    258s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB) @(0:04:19 - 0:04:19).
[12/04 15:29:13    258s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:13    258s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:29:13    258s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:29:13    258s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB) @(0:04:19 - 0:04:19).
[12/04 15:29:13    258s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:13    258s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2728.7MB
[12/04 15:29:13    258s] Statistics of distance of Instance movement in refine placement:
[12/04 15:29:13    258s]   maximum (X+Y) =         0.00 um
[12/04 15:29:13    258s]   mean    (X+Y) =         0.00 um
[12/04 15:29:13    258s] Summary Report:
[12/04 15:29:13    258s] Instances move: 0 (out of 1605 movable)
[12/04 15:29:13    258s] Instances flipped: 0
[12/04 15:29:13    258s] Mean displacement: 0.00 um
[12/04 15:29:13    258s] Max displacement: 0.00 um 
[12/04 15:29:13    258s] Total instances moved : 0
[12/04 15:29:13    258s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.024, MEM:2728.7M
[12/04 15:29:13    258s] Total net bbox length = 2.201e+05 (1.091e+05 1.109e+05) (ext = 1.490e+05)
[12/04 15:29:13    258s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2728.7MB
[12/04 15:29:13    258s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB) @(0:04:19 - 0:04:19).
[12/04 15:29:13    258s] *** Finished refinePlace (0:04:19 mem=2728.7M) ***
[12/04 15:29:13    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.16
[12/04 15:29:13    258s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.041, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.004, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.066, MEM:2728.7M
[12/04 15:29:13    258s] GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
[12/04 15:29:13    258s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:29:13    258s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:29:13    258s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:29:13    258s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:13    258s] Info: 87 io nets excluded
[12/04 15:29:13    258s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:13    258s] *** TnsOpt #8 [begin] : totSession cpu/real = 0:04:18.6/0:21:48.3 (0.2), mem = 2728.7M
[12/04 15:29:13    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.28
[12/04 15:29:13    258s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:13    258s] ### Creating PhyDesignMc. totSessionCpu=0:04:19 mem=2728.7M
[12/04 15:29:13    258s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:29:13    258s] OPERPROF: Starting DPlace-Init at level 1, MEM:2728.7M
[12/04 15:29:13    258s] z: 2, totalTracks: 1
[12/04 15:29:13    258s] z: 4, totalTracks: 1
[12/04 15:29:13    258s] z: 6, totalTracks: 1
[12/04 15:29:13    258s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:29:13    258s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:     Starting CMU at level 3, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2728.7M
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:13    258s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2728.7M
[12/04 15:29:13    258s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2728.7M
[12/04 15:29:13    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB).
[12/04 15:29:13    258s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.020, MEM:2728.7M
[12/04 15:29:13    258s] TotalInstCnt at PhyDesignMc Initialization: 1,605
[12/04 15:29:13    258s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:19 mem=2728.7M
[12/04 15:29:13    258s] ### Creating RouteCongInterface, started
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:29:13    258s] 
[12/04 15:29:13    258s] #optDebug: {0, 1.000}
[12/04 15:29:13    258s] ### Creating RouteCongInterface, finished
[12/04 15:29:13    258s] {MG  {5 0 43.8 0.818622} }
[12/04 15:29:13    258s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=2728.7M
[12/04 15:29:13    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=2728.7M
[12/04 15:29:13    258s] *info: 87 io nets excluded
[12/04 15:29:13    258s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:13    258s] *info: 2 clock nets excluded
[12/04 15:29:13    258s] *info: 3 no-driver nets excluded.
[12/04 15:29:13    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.12
[12/04 15:29:13    259s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:29:13    259s] ** GigaOpt Optimizer WNS Slack -0.883 TNS Slack -65.157 Density 0.70
[12/04 15:29:13    259s] Optimizer TNS Opt
[12/04 15:29:13    259s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.157|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.883|-65.157|
+----------+------+-------+

[12/04 15:29:13    259s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2747.8M
[12/04 15:29:13    259s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2747.8M
[12/04 15:29:13    259s] Active Path Group: default 
[12/04 15:29:13    259s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:13    259s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:29:13    259s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:13    259s] |  -0.883|   -0.883| -65.157|  -65.157|    0.70%|   0:00:00.0| 2747.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:14    259s] |  -0.883|   -0.883| -65.157|  -65.157|    0.70%|   0:00:01.0| 2766.9M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:14    259s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=2766.9M) ***
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:01.0 mem=2766.9M) ***
[12/04 15:29:14    259s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.157|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.883|-65.157|
+----------+------+-------+

[12/04 15:29:14    259s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.883|-65.157|
|reg2reg   | 0.003|  0.000|
|HEPG      | 0.003|  0.000|
|All Paths |-0.883|-65.157|
+----------+------+-------+

[12/04 15:29:14    259s] Bottom Preferred Layer:
[12/04 15:29:14    259s] +---------------+------------+----------+
[12/04 15:29:14    259s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:14    259s] +---------------+------------+----------+
[12/04 15:29:14    259s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:14    259s] +---------------+------------+----------+
[12/04 15:29:14    259s] Via Pillar Rule:
[12/04 15:29:14    259s]     None
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2766.9M) ***
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.12
[12/04 15:29:14    259s] Total-nets :: 1707, Stn-nets :: 153, ratio :: 8.96309 %
[12/04 15:29:14    259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2747.8M
[12/04 15:29:14    259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2726.8M
[12/04 15:29:14    259s] TotalInstCnt at PhyDesignMc Destruction: 1,605
[12/04 15:29:14    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.28
[12/04 15:29:14    259s] *** TnsOpt #8 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:19.2/0:21:48.9 (0.2), mem = 2726.8M
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] =============================================================================================
[12/04 15:29:14    259s]  Step TAT Report for TnsOpt #8                                                  20.15-s105_1
[12/04 15:29:14    259s] =============================================================================================
[12/04 15:29:14    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:14    259s] ---------------------------------------------------------------------------------------------
[12/04 15:29:14    259s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:29:14    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:14    259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ TransformInit          ]      1   0:00:00.3  (  50.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:14    259s] [ OptimizationStep       ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:29:14    259s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:29:14    259s] [ OptGetWeight           ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ OptEval                ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:14    259s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:14    259s] [ MISC                   ]          0:00:00.1  (  22.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:14    259s] ---------------------------------------------------------------------------------------------
[12/04 15:29:14    259s]  TnsOpt #8 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:29:14    259s] ---------------------------------------------------------------------------------------------
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] Active setup views:
[12/04 15:29:14    259s]  av_func_mode_max
[12/04 15:29:14    259s]   Dominating endpoints: 0
[12/04 15:29:14    259s]   Dominating TNS: -0.000
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] Extraction called for design 'CHIP' of instances=1729 and nets=1712 using extraction engine 'preRoute' .
[12/04 15:29:14    259s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:29:14    259s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:29:14    259s] PreRoute RC Extraction called for design CHIP.
[12/04 15:29:14    259s] RC Extraction called in multi-corner(1) mode.
[12/04 15:29:14    259s] RCMode: PreRoute
[12/04 15:29:14    259s]       RC Corner Indexes            0   
[12/04 15:29:14    259s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:29:14    259s] Resistance Scaling Factor    : 1.00000 
[12/04 15:29:14    259s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:29:14    259s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:29:14    259s] Shrink Factor                : 1.00000
[12/04 15:29:14    259s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:29:14    259s] Using capacitance table file ...
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] Trim Metal Layers:
[12/04 15:29:14    259s] LayerId::1 widthSet size::4
[12/04 15:29:14    259s] LayerId::2 widthSet size::4
[12/04 15:29:14    259s] LayerId::3 widthSet size::4
[12/04 15:29:14    259s] LayerId::4 widthSet size::4
[12/04 15:29:14    259s] LayerId::5 widthSet size::4
[12/04 15:29:14    259s] LayerId::6 widthSet size::2
[12/04 15:29:14    259s] Skipped RC grid update for preRoute extraction.
[12/04 15:29:14    259s] eee: pegSigSF::1.070000
[12/04 15:29:14    259s] Initializing multi-corner capacitance tables ... 
[12/04 15:29:14    259s] Initializing multi-corner resistance tables ...
[12/04 15:29:14    259s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:29:14    259s] eee: l::2 avDens::0.033484 usedTrk::5049.027781 availTrk::150790.492667 sigTrk::5049.027781
[12/04 15:29:14    259s] eee: l::3 avDens::0.031781 usedTrk::5191.557738 availTrk::163353.291087 sigTrk::5191.557738
[12/04 15:29:14    259s] eee: l::4 avDens::0.047436 usedTrk::289.652581 availTrk::6106.207427 sigTrk::289.652581
[12/04 15:29:14    259s] eee: l::5 avDens::0.001801 usedTrk::326.094650 availTrk::181110.918145 sigTrk::326.094650
[12/04 15:29:14    259s] eee: l::6 avDens::0.005861 usedTrk::262.703580 availTrk::44824.678477 sigTrk::262.703580
[12/04 15:29:14    259s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:14    259s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.291452 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.815000 ; wcR: 0.528000 ; newSi: 0.077900 ; pMod: 83 ; 
[12/04 15:29:14    259s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2711.281M)
[12/04 15:29:14    259s] Starting delay calculation for Setup views
[12/04 15:29:14    259s] #################################################################################
[12/04 15:29:14    259s] # Design Stage: PreRoute
[12/04 15:29:14    259s] # Design Name: CHIP
[12/04 15:29:14    259s] # Design Mode: 90nm
[12/04 15:29:14    259s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:29:14    259s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:29:14    259s] # Signoff Settings: SI Off 
[12/04 15:29:14    259s] #################################################################################
[12/04 15:29:14    259s] Calculate delays in Single mode...
[12/04 15:29:14    259s] Topological Sorting (REAL = 0:00:00.0, MEM = 2726.8M, InitMEM = 2726.8M)
[12/04 15:29:14    259s] Start delay calculation (fullDC) (1 T). (MEM=2726.82)
[12/04 15:29:14    259s] End AAE Lib Interpolated Model. (MEM=2726.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:29:14    259s] Total number of fetched objects 1723
[12/04 15:29:14    259s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:29:14    259s] End delay calculation. (MEM=2735.24 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:29:14    259s] End delay calculation (fullDC). (MEM=2735.24 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 15:29:14    259s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2735.2M) ***
[12/04 15:29:14    259s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:04:20 mem=2735.2M)
[12/04 15:29:14    259s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Import and model ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Create place DB ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Import place data ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read instances and placement ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read nets ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Create route DB ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       == Non-default Options ==
[12/04 15:29:14    259s] (I)       Build term to term wires                           : false
[12/04 15:29:14    259s] (I)       Maximum routing layer                              : 6
[12/04 15:29:14    259s] (I)       Number of threads                                  : 1
[12/04 15:29:14    259s] (I)       Method to set GCell size                           : row
[12/04 15:29:14    259s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:29:14    259s] (I)       Started Import route data (1T) ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       ============== Pin Summary ==============
[12/04 15:29:14    259s] (I)       +-------+--------+---------+------------+
[12/04 15:29:14    259s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:29:14    259s] (I)       +-------+--------+---------+------------+
[12/04 15:29:14    259s] (I)       |     1 |   5936 |  100.00 |        Pin |
[12/04 15:29:14    259s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:29:14    259s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:29:14    259s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:29:14    259s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:29:14    259s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:29:14    259s] (I)       +-------+--------+---------+------------+
[12/04 15:29:14    259s] (I)       Use row-based GCell size
[12/04 15:29:14    259s] (I)       Use row-based GCell align
[12/04 15:29:14    259s] (I)       GCell unit size   : 5040
[12/04 15:29:14    259s] (I)       GCell multiplier  : 1
[12/04 15:29:14    259s] (I)       GCell row height  : 5040
[12/04 15:29:14    259s] (I)       Actual row height : 5040
[12/04 15:29:14    259s] (I)       GCell align ref   : 340380 341600
[12/04 15:29:14    259s] [NR-eGR] Track table information for default rule: 
[12/04 15:29:14    259s] [NR-eGR] metal1 has no routable track
[12/04 15:29:14    259s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:29:14    259s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:29:14    259s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:29:14    259s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:29:14    259s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:29:14    259s] (I)       =================== Default via ====================
[12/04 15:29:14    259s] (I)       +---+------------------+---------------------------+
[12/04 15:29:14    259s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:29:14    259s] (I)       +---+------------------+---------------------------+
[12/04 15:29:14    259s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:29:14    259s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:29:14    259s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:29:14    259s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:29:14    259s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:29:14    259s] (I)       +---+------------------+---------------------------+
[12/04 15:29:14    259s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read routing blockages ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read instance blockages ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read PG blockages ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] [NR-eGR] Read 123380 PG shapes
[12/04 15:29:14    259s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read boundary cut boxes ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:29:14    259s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:29:14    259s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:29:14    259s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:29:14    259s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:29:14    259s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read blackboxes ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:29:14    259s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read prerouted ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:29:14    259s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read unlegalized nets ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read nets ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] [NR-eGR] Read numTotalNets=1707  numIgnoredNets=0
[12/04 15:29:14    259s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Set up via pillars ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       early_global_route_priority property id does not exist.
[12/04 15:29:14    259s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Model blockages into capacity
[12/04 15:29:14    259s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:29:14    259s] (I)       Started Initialize 3D capacity ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:29:14    259s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:29:14    259s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:29:14    259s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:29:14    259s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:29:14    259s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       -- layer congestion ratio --
[12/04 15:29:14    259s] (I)       Layer 1 : 0.100000
[12/04 15:29:14    259s] (I)       Layer 2 : 0.700000
[12/04 15:29:14    259s] (I)       Layer 3 : 0.700000
[12/04 15:29:14    259s] (I)       Layer 4 : 0.700000
[12/04 15:29:14    259s] (I)       Layer 5 : 0.700000
[12/04 15:29:14    259s] (I)       Layer 6 : 0.700000
[12/04 15:29:14    259s] (I)       ----------------------------
[12/04 15:29:14    259s] (I)       Number of ignored nets                =      0
[12/04 15:29:14    259s] (I)       Number of connected nets              =      0
[12/04 15:29:14    259s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:29:14    259s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:29:14    259s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:29:14    259s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Read aux data ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Others data preparation ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:29:14    259s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Create route kernel ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Ndr track 0 does not exist
[12/04 15:29:14    259s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:29:14    259s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:29:14    259s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:29:14    259s] (I)       Site width          :   620  (dbu)
[12/04 15:29:14    259s] (I)       Row height          :  5040  (dbu)
[12/04 15:29:14    259s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:29:14    259s] (I)       GCell width         :  5040  (dbu)
[12/04 15:29:14    259s] (I)       GCell height        :  5040  (dbu)
[12/04 15:29:14    259s] (I)       Grid                :   661   656     6
[12/04 15:29:14    259s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:29:14    259s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:29:14    259s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:29:14    259s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:29:14    259s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:29:14    259s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:29:14    259s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:29:14    259s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:29:14    259s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:29:14    259s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:29:14    259s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:29:14    259s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:29:14    259s] (I)       --------------------------------------------------------
[12/04 15:29:14    259s] 
[12/04 15:29:14    259s] [NR-eGR] ============ Routing rule table ============
[12/04 15:29:14    259s] [NR-eGR] Rule id: 0  Nets: 1620 
[12/04 15:29:14    259s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:29:14    259s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:29:14    259s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:14    259s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:14    259s] [NR-eGR] ========================================
[12/04 15:29:14    259s] [NR-eGR] 
[12/04 15:29:14    259s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:29:14    259s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:29:14    259s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:29:14    259s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:29:14    259s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:29:14    259s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:29:14    259s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Import and model ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Reset routing kernel
[12/04 15:29:14    259s] (I)       Started Global Routing ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Initialization ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       totalPins=5762  totalGlobalPin=5578 (96.81%)
[12/04 15:29:14    259s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Net group 1 ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Generate topology ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:29:14    259s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[12/04 15:29:14    259s] (I)       
[12/04 15:29:14    259s] (I)       ============  Phase 1a Route ============
[12/04 15:29:14    259s] (I)       Started Phase 1a ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Pattern routing (1T) ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:29:14    259s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:14    259s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       
[12/04 15:29:14    259s] (I)       ============  Phase 1b Route ============
[12/04 15:29:14    259s] (I)       Started Phase 1b ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:14    259s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:29:14    259s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       
[12/04 15:29:14    259s] (I)       ============  Phase 1c Route ============
[12/04 15:29:14    259s] (I)       Started Phase 1c ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Two level routing ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:14    259s] (I)       Started Two Level Routing ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:14    259s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       
[12/04 15:29:14    259s] (I)       ============  Phase 1d Route ============
[12/04 15:29:14    259s] (I)       Started Phase 1d ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Detoured routing ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:14    259s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       
[12/04 15:29:14    259s] (I)       ============  Phase 1e Route ============
[12/04 15:29:14    259s] (I)       Started Phase 1e ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Route legalization ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:14    259s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:29:14    259s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       
[12/04 15:29:14    259s] (I)       ============  Phase 1l Route ============
[12/04 15:29:14    259s] (I)       Started Phase 1l ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Started Layer assignment (1T) ( Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.24 MB )
[12/04 15:29:14    259s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    259s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    259s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    259s] (I)       Started Net group 2 ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    259s] (I)       Started Generate topology ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    259s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:29:14    260s] [NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] (I)       ============  Phase 1a Route ============
[12/04 15:29:14    260s] (I)       Started Phase 1a ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Pattern routing (1T) ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:29:14    260s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Usage: 45919 = (22736 H, 23183 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:14    260s] (I)       Started Add via demand to 2D ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] (I)       ============  Phase 1b Route ============
[12/04 15:29:14    260s] (I)       Started Phase 1b ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Usage: 45919 = (22736 H, 23183 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:14    260s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.314318e+05um
[12/04 15:29:14    260s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:29:14    260s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:29:14    260s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] (I)       ============  Phase 1c Route ============
[12/04 15:29:14    260s] (I)       Started Phase 1c ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Two level routing ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:14    260s] (I)       Started Two Level Routing ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Usage: 45919 = (22736 H, 23183 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:14    260s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] (I)       ============  Phase 1d Route ============
[12/04 15:29:14    260s] (I)       Started Phase 1d ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Detoured routing ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Usage: 45919 = (22736 H, 23183 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:14    260s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] (I)       ============  Phase 1e Route ============
[12/04 15:29:14    260s] (I)       Started Phase 1e ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Route legalization ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Usage: 45919 = (22736 H, 23183 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:14    260s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.314318e+05um
[12/04 15:29:14    260s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] (I)       ============  Phase 1l Route ============
[12/04 15:29:14    260s] (I)       Started Phase 1l ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Layer assignment (1T) ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Net group 2 ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Clean cong LA ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:29:14    260s] (I)       Layer  2:    2686440     22628         4      719167     2800337    (20.43%) 
[12/04 15:29:14    260s] (I)       Layer  3:    3009961     22132        15      780804     3115836    (20.04%) 
[12/04 15:29:14    260s] (I)       Layer  4:    3016297      2741         0      369472     3150032    (10.50%) 
[12/04 15:29:14    260s] (I)       Layer  5:    3176863       956         1      526122     3370518    (13.50%) 
[12/04 15:29:14    260s] (I)       Layer  6:     705286       310         5      135289      744586    (15.38%) 
[12/04 15:29:14    260s] (I)       Total:      12594847     48767        25     2530854    13181309    (16.11%) 
[12/04 15:29:14    260s] (I)       
[12/04 15:29:14    260s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:29:14    260s] [NR-eGR]                        OverCon            
[12/04 15:29:14    260s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:29:14    260s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:29:14    260s] [NR-eGR] ----------------------------------------------
[12/04 15:29:14    260s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR] ----------------------------------------------
[12/04 15:29:14    260s] [NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[12/04 15:29:14    260s] [NR-eGR] 
[12/04 15:29:14    260s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Started Export 3D cong map ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:29:14    260s] (I)       Started Export 2D cong map ( Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:29:14    260s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:29:14    260s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2743.25 MB )
[12/04 15:29:14    260s] OPERPROF: Starting HotSpotCal at level 1, MEM:2743.2M
[12/04 15:29:14    260s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:14    260s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:29:14    260s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:14    260s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:29:14    260s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:14    260s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:29:14    260s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:29:14    260s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2743.2M
[12/04 15:29:14    260s] Reported timing to dir ./timingReports
[12/04 15:29:14    260s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1843.2M, totSessionCpu=0:04:20 **
[12/04 15:29:14    260s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2693.3M
[12/04 15:29:15    260s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:2693.3M
[12/04 15:29:16    260s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.883  |  0.003  | -0.883  |
|           TNS (ns):| -65.157 |  0.000  | -65.157 |
|    Violating Paths:|   94    |    0    |   94    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:29:16    260s] Density: 0.703%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1844.0M, totSessionCpu=0:04:20 **
[12/04 15:29:16    260s] 
[12/04 15:29:16    260s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:29:16    260s] Deleting Lib Analyzer.
[12/04 15:29:16    260s] 
[12/04 15:29:16    260s] TimeStamp Deleting Cell Server End ...
[12/04 15:29:16    260s] *** Finished optDesign ***
[12/04 15:29:16    260s] 
[12/04 15:29:16    260s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.8 real=0:00:11.1)
[12/04 15:29:16    260s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/04 15:29:16    260s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/04 15:29:16    260s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[12/04 15:29:16    260s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[12/04 15:29:16    260s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:29:16    260s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:29:16    260s] clean pInstBBox. size 0
[12/04 15:29:16    260s] All LLGs are deleted
[12/04 15:29:16    260s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2708.5M
[12/04 15:29:16    260s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2708.5M
[12/04 15:29:16    260s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:29:16    260s] VSMManager cleared!
[12/04 15:29:16    260s] **place_opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 2660.5M **
[12/04 15:29:16    260s] *** Finished GigaPlace ***
[12/04 15:29:16    260s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:29:16    260s] *** place_opt_design #4 [finish] : cpu/real = 0:00:09.7/0:00:11.0 (0.9), totSession cpu/real = 0:04:20.4/0:21:51.4 (0.2), mem = 2660.5M
[12/04 15:29:16    260s] 
[12/04 15:29:16    260s] =============================================================================================
[12/04 15:29:16    260s]  Final TAT Report for place_opt_design #4                                       20.15-s105_1
[12/04 15:29:16    260s] =============================================================================================
[12/04 15:29:16    260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:16    260s] ---------------------------------------------------------------------------------------------
[12/04 15:29:16    260s] [ InitOpt                ]      1   0:00:01.8  (  16.4 % )     0:00:01.9 /  0:00:01.9    1.0
[12/04 15:29:16    260s] [ WnsOpt                 ]      1   0:00:02.6  (  23.8 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:29:16    260s] [ TnsOpt                 ]      1   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:29:16    260s] [ DrvOpt                 ]      1   0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:16    260s] [ AreaOpt                ]      1   0:00:02.4  (  21.9 % )     0:00:02.6 /  0:00:02.6    1.0
[12/04 15:29:16    260s] [ ViewPruning            ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:29:16    260s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:16    260s] [ IncrReplace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:16    260s] [ RefinePlace            ]      2   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:16    260s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:29:16    260s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 15:29:16    260s] [ TimingUpdate           ]      3   0:00:00.1  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:29:16    260s] [ FullDelayCalc          ]      1   0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:29:16    260s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.9 % )     0:00:01.6 /  0:00:00.3    0.2
[12/04 15:29:16    260s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[12/04 15:29:16    260s] [ DrvReport              ]      2   0:00:01.4  (  12.3 % )     0:00:01.4 /  0:00:00.1    0.1
[12/04 15:29:16    260s] [ GenerateReports        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:29:16    260s] [ SlackTraversorInit     ]      6   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.7
[12/04 15:29:16    260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:16    260s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:16    260s] [ MISC                   ]          0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:29:16    260s] ---------------------------------------------------------------------------------------------
[12/04 15:29:16    260s]  place_opt_design #4 TOTAL          0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:09.7    0.9
[12/04 15:29:16    260s] ---------------------------------------------------------------------------------------------
[12/04 15:29:16    260s] 
[12/04 15:29:26    261s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/04 15:29:26    261s] <CMD> optDesign -preCTS
[12/04 15:29:26    261s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1787.9M, totSessionCpu=0:04:21 **
[12/04 15:29:26    261s] Executing: place_opt_design -opt
[12/04 15:29:26    261s] **INFO: User settings:
[12/04 15:29:26    261s] setExtractRCMode -engine                          preRoute
[12/04 15:29:26    261s] setUsefulSkewMode -maxAllowedDelay                1
[12/04 15:29:26    261s] setUsefulSkewMode -maxSkew                        false
[12/04 15:29:26    261s] setUsefulSkewMode -noBoundary                     false
[12/04 15:29:26    261s] setUsefulSkewMode -useCells                       {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
[12/04 15:29:26    261s] setDelayCalMode -enable_high_fanout               true
[12/04 15:29:26    261s] setDelayCalMode -eng_copyNetPropToNewNet          true
[12/04 15:29:26    261s] setDelayCalMode -engine                           aae
[12/04 15:29:26    261s] setDelayCalMode -ignoreNetLoad                    false
[12/04 15:29:26    261s] setDelayCalMode -socv_accuracy_mode               low
[12/04 15:29:26    261s] setOptMode -activeHoldViews                       { av_func_mode_min }
[12/04 15:29:26    261s] setOptMode -activeSetupViews                      { av_func_mode_max }
[12/04 15:29:26    261s] setOptMode -allEndPoints                          false
[12/04 15:29:26    261s] setOptMode -autoSetupViews                        { av_func_mode_max}
[12/04 15:29:26    261s] setOptMode -autoTDGRSetupViews                    { av_func_mode_max}
[12/04 15:29:26    261s] setOptMode -drcMargin                             0
[12/04 15:29:26    261s] setOptMode -effort                                high
[12/04 15:29:26    261s] setOptMode -fixCap                                true
[12/04 15:29:26    261s] setOptMode -fixDrc                                true
[12/04 15:29:26    261s] setOptMode -fixFanoutLoad                         true
[12/04 15:29:26    261s] setOptMode -fixTran                               true
[12/04 15:29:26    261s] setOptMode -holdTargetSlack                       0
[12/04 15:29:26    261s] setOptMode -leakageToDynamicRatio                 1
[12/04 15:29:26    261s] setOptMode -maxDensity                            0.95
[12/04 15:29:26    261s] setOptMode -optimizeFF                            true
[12/04 15:29:26    261s] setOptMode -powerEffort                           none
[12/04 15:29:26    261s] setOptMode -reclaimArea                           true
[12/04 15:29:26    261s] setOptMode -setupTargetSlack                      0
[12/04 15:29:26    261s] setOptMode -simplifyNetlist                       true
[12/04 15:29:26    261s] setOptMode -usefulSkew                            true
[12/04 15:29:26    261s] setPlaceMode -place_design_floorplan_mode         false
[12/04 15:29:26    261s] setPlaceMode -place_detail_preroute_as_obs        {5 6}
[12/04 15:29:26    261s] setAnalysisMode -analysisType                     single
[12/04 15:29:26    261s] setAnalysisMode -checkType                        setup
[12/04 15:29:26    261s] setAnalysisMode -clkSrcPath                       true
[12/04 15:29:26    261s] setAnalysisMode -clockPropagation                 forcedIdeal
[12/04 15:29:26    261s] setAnalysisMode -usefulSkew                       true
[12/04 15:29:26    261s] setAnalysisMode -virtualIPO                       false
[12/04 15:29:26    261s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[12/04 15:29:26    261s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[12/04 15:29:26    261s] 
[12/04 15:29:26    261s] *** place_opt_design #5 [begin] : totSession cpu/real = 0:04:21.1/0:22:01.8 (0.2), mem = 2660.1M
[12/04 15:29:26    261s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:29:26    261s] *** Starting GigaPlace ***
[12/04 15:29:26    261s] #optDebug: fT-E <X 2 3 1 0>
[12/04 15:29:26    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:2660.1M
[12/04 15:29:26    261s] z: 2, totalTracks: 1
[12/04 15:29:26    261s] z: 4, totalTracks: 1
[12/04 15:29:26    261s] z: 6, totalTracks: 1
[12/04 15:29:26    261s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:26    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2651.5M
[12/04 15:29:26    261s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2651.5M
[12/04 15:29:26    261s] Core basic site is core_5040
[12/04 15:29:26    261s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2651.5M
[12/04 15:29:26    261s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:2651.5M
[12/04 15:29:26    261s] SiteArray: non-trimmed site array dimensions = 521 x 4275
[12/04 15:29:26    261s] SiteArray: use 9,072,640 bytes
[12/04 15:29:26    261s] SiteArray: current memory after site array memory allocation 2660.1M
[12/04 15:29:26    261s] SiteArray: FP blocked sites are writable
[12/04 15:29:26    261s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:29:26    261s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.050, REAL:0.056, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.087, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:     Starting CMU at level 3, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2660.1M
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:27    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.096, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2660.1M
[12/04 15:29:27    261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2660.1MB).
[12/04 15:29:27    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.115, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2660.1M
[12/04 15:29:27    261s] All LLGs are deleted
[12/04 15:29:27    261s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.006, MEM:2660.1M
[12/04 15:29:27    261s] *** GlobalPlace #5 [begin] : totSession cpu/real = 0:04:21.2/0:22:01.9 (0.2), mem = 2660.1M
[12/04 15:29:27    261s] VSMManager cleared!
[12/04 15:29:27    261s] *** GlobalPlace #5 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:21.2/0:22:01.9 (0.2), mem = 2660.1M
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] =============================================================================================
[12/04 15:29:27    261s]  Step TAT Report for GlobalPlace #5                                             20.15-s105_1
[12/04 15:29:27    261s] =============================================================================================
[12/04 15:29:27    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:27    261s] ---------------------------------------------------------------------------------------------
[12/04 15:29:27    261s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:27    261s] ---------------------------------------------------------------------------------------------
[12/04 15:29:27    261s]  GlobalPlace #5 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:27    261s] ---------------------------------------------------------------------------------------------
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1787.9M, totSessionCpu=0:04:21 **
[12/04 15:29:27    261s] *** InitOpt #5 [begin] : totSession cpu/real = 0:04:21.3/0:22:02.0 (0.2), mem = 2660.1M
[12/04 15:29:27    261s] GigaOpt running with 1 threads.
[12/04 15:29:27    261s] Info: 1 threads available for lower-level modules during optimization.
[12/04 15:29:27    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:2660.1M
[12/04 15:29:27    261s] z: 2, totalTracks: 1
[12/04 15:29:27    261s] z: 4, totalTracks: 1
[12/04 15:29:27    261s] z: 6, totalTracks: 1
[12/04 15:29:27    261s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:27    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2660.1M
[12/04 15:29:27    261s] Core basic site is core_5040
[12/04 15:29:27    261s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.004, MEM:2660.1M
[12/04 15:29:27    261s] Fast DP-INIT is on for default
[12/04 15:29:27    261s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:29:27    261s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.025, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:     Starting CMU at level 3, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2660.1M
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:27    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2660.1M
[12/04 15:29:27    261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2660.1MB).
[12/04 15:29:27    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2660.1M
[12/04 15:29:27    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2660.1M
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:27    261s] Summary for sequential cells identification: 
[12/04 15:29:27    261s]   Identified SBFF number: 42
[12/04 15:29:27    261s]   Identified MBFF number: 0
[12/04 15:29:27    261s]   Identified SB Latch number: 0
[12/04 15:29:27    261s]   Identified MB Latch number: 0
[12/04 15:29:27    261s]   Not identified SBFF number: 10
[12/04 15:29:27    261s]   Not identified MBFF number: 0
[12/04 15:29:27    261s]   Not identified SB Latch number: 0
[12/04 15:29:27    261s]   Not identified MB Latch number: 0
[12/04 15:29:27    261s]   Number of sequential cells which are not FFs: 27
[12/04 15:29:27    261s]  Visiting view : av_func_mode_max
[12/04 15:29:27    261s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:27    261s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:27    261s]  Visiting view : av_func_mode_min
[12/04 15:29:27    261s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:27    261s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:27    261s] TLC MultiMap info (StdDelay):
[12/04 15:29:27    261s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:27    261s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:27    261s]  Setting StdDelay to: 53.6ps
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] Creating Lib Analyzer ...
[12/04 15:29:27    261s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:27    261s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:27    261s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:27    261s] 
[12/04 15:29:27    261s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:28    262s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:23 mem=2682.1M
[12/04 15:29:28    262s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:23 mem=2682.1M
[12/04 15:29:28    262s] Creating Lib Analyzer, finished. 
[12/04 15:29:28    262s] #optDebug: fT-S <1 2 3 1 0>
[12/04 15:29:28    262s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[12/04 15:29:28    262s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[12/04 15:29:28    262s] 			Cell ZMA2GSD is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell ZMA2GSC is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell YA2GSD is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell YA2GSC is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell XMD is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell XMC is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell PUI is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell PDIX is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell PDI is dont_touch but not dont_use
[12/04 15:29:28    262s] 			Cell BHD1 is dont_touch but not dont_use
[12/04 15:29:28    262s] 	...
[12/04 15:29:28    262s] 	Reporting only the 20 first cells found...
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1792.6M, totSessionCpu=0:04:23 **
[12/04 15:29:28    262s] *** optDesign -preCTS ***
[12/04 15:29:28    262s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 15:29:28    262s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 15:29:28    262s] Hold Target Slack: user slack 0
[12/04 15:29:28    262s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2682.1M
[12/04 15:29:28    262s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:2682.1M
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:29:28    262s] Deleting Lib Analyzer.
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Deleting Cell Server End ...
[12/04 15:29:28    262s] Multi-VT timing optimization disabled based on library information.
[12/04 15:29:28    262s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:28    262s] Summary for sequential cells identification: 
[12/04 15:29:28    262s]   Identified SBFF number: 42
[12/04 15:29:28    262s]   Identified MBFF number: 0
[12/04 15:29:28    262s]   Identified SB Latch number: 0
[12/04 15:29:28    262s]   Identified MB Latch number: 0
[12/04 15:29:28    262s]   Not identified SBFF number: 10
[12/04 15:29:28    262s]   Not identified MBFF number: 0
[12/04 15:29:28    262s]   Not identified SB Latch number: 0
[12/04 15:29:28    262s]   Not identified MB Latch number: 0
[12/04 15:29:28    262s]   Number of sequential cells which are not FFs: 27
[12/04 15:29:28    262s]  Visiting view : av_func_mode_max
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:28    262s]  Visiting view : av_func_mode_min
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:28    262s] TLC MultiMap info (StdDelay):
[12/04 15:29:28    262s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:28    262s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:28    262s]  Setting StdDelay to: 53.6ps
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Deleting Cell Server End ...
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] Creating Lib Analyzer ...
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:28    262s] Summary for sequential cells identification: 
[12/04 15:29:28    262s]   Identified SBFF number: 42
[12/04 15:29:28    262s]   Identified MBFF number: 0
[12/04 15:29:28    262s]   Identified SB Latch number: 0
[12/04 15:29:28    262s]   Identified MB Latch number: 0
[12/04 15:29:28    262s]   Not identified SBFF number: 10
[12/04 15:29:28    262s]   Not identified MBFF number: 0
[12/04 15:29:28    262s]   Not identified SB Latch number: 0
[12/04 15:29:28    262s]   Not identified MB Latch number: 0
[12/04 15:29:28    262s]   Number of sequential cells which are not FFs: 27
[12/04 15:29:28    262s]  Visiting view : av_func_mode_max
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:28    262s]  Visiting view : av_func_mode_min
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[12/04 15:29:28    262s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[12/04 15:29:28    262s] TLC MultiMap info (StdDelay):
[12/04 15:29:28    262s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:28    262s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:28    262s]  Setting StdDelay to: 53.6ps
[12/04 15:29:28    262s] 
[12/04 15:29:28    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:28    263s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:28    263s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:28    263s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:28    263s] 
[12/04 15:29:28    263s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:30    264s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:24 mem=2682.1M
[12/04 15:29:30    264s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:24 mem=2682.1M
[12/04 15:29:30    264s] Creating Lib Analyzer, finished. 
[12/04 15:29:30    264s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2682.1M
[12/04 15:29:30    264s] All LLGs are deleted
[12/04 15:29:30    264s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2682.1M
[12/04 15:29:30    264s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2682.1M
[12/04 15:29:30    264s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2682.1M
[12/04 15:29:30    264s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=2682.1M
[12/04 15:29:30    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=2682.1M
[12/04 15:29:30    264s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Import and model ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Create place DB ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Import place data ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read instances and placement ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Number of ignored instance 0
[12/04 15:29:30    264s] (I)       Number of inbound cells 124
[12/04 15:29:30    264s] (I)       Number of opened ILM blockages 0
[12/04 15:29:30    264s] (I)       Number of instances temporarily fixed by detailed placement 4
[12/04 15:29:30    264s] (I)       numMoveCells=1605, numMacros=124  numPads=87  numMultiRowHeightInsts=0
[12/04 15:29:30    264s] (I)       cell height: 5040, count: 1605
[12/04 15:29:30    264s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read nets ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Number of nets = 1707 ( 0 ignored )
[12/04 15:29:30    264s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Read rows... (mem=2682.1M)
[12/04 15:29:30    264s] (I)       Done Read rows (cpu=0.000s, mem=2682.1M)
[12/04 15:29:30    264s] (I)       Identified Clock instances: Flop 257, Clock buffer/inverter 0, Gate 0, Logic 1
[12/04 15:29:30    264s] (I)       Read module constraints... (mem=2682.1M)
[12/04 15:29:30    264s] (I)       Done Read module constraints (cpu=0.000s, mem=2682.1M)
[12/04 15:29:30    264s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Create route DB ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       == Non-default Options ==
[12/04 15:29:30    264s] (I)       Maximum routing layer                              : 6
[12/04 15:29:30    264s] (I)       Buffering-aware routing                            : true
[12/04 15:29:30    264s] (I)       Spread congestion away from blockages              : true
[12/04 15:29:30    264s] (I)       Number of threads                                  : 1
[12/04 15:29:30    264s] (I)       Overflow penalty cost                              : 10
[12/04 15:29:30    264s] (I)       Punch through distance                             : 9134.390000
[12/04 15:29:30    264s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 15:29:30    264s] (I)       Method to set GCell size                           : row
[12/04 15:29:30    264s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:29:30    264s] (I)       Started Import route data (1T) ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       ============== Pin Summary ==============
[12/04 15:29:30    264s] (I)       +-------+--------+---------+------------+
[12/04 15:29:30    264s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:29:30    264s] (I)       +-------+--------+---------+------------+
[12/04 15:29:30    264s] (I)       |     1 |   5936 |  100.00 |        Pin |
[12/04 15:29:30    264s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:29:30    264s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:29:30    264s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:29:30    264s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:29:30    264s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:29:30    264s] (I)       +-------+--------+---------+------------+
[12/04 15:29:30    264s] (I)       Use row-based GCell size
[12/04 15:29:30    264s] (I)       Use row-based GCell align
[12/04 15:29:30    264s] (I)       GCell unit size   : 5040
[12/04 15:29:30    264s] (I)       GCell multiplier  : 1
[12/04 15:29:30    264s] (I)       GCell row height  : 5040
[12/04 15:29:30    264s] (I)       Actual row height : 5040
[12/04 15:29:30    264s] (I)       GCell align ref   : 340380 341600
[12/04 15:29:30    264s] [NR-eGR] Track table information for default rule: 
[12/04 15:29:30    264s] [NR-eGR] metal1 has no routable track
[12/04 15:29:30    264s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:29:30    264s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:29:30    264s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:29:30    264s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:29:30    264s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:29:30    264s] (I)       =================== Default via ====================
[12/04 15:29:30    264s] (I)       +---+------------------+---------------------------+
[12/04 15:29:30    264s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:29:30    264s] (I)       +---+------------------+---------------------------+
[12/04 15:29:30    264s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:29:30    264s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:29:30    264s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:29:30    264s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:29:30    264s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:29:30    264s] (I)       +---+------------------+---------------------------+
[12/04 15:29:30    264s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read routing blockages ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read instance blockages ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read PG blockages ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] [NR-eGR] Read 123380 PG shapes
[12/04 15:29:30    264s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read boundary cut boxes ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:29:30    264s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:29:30    264s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:29:30    264s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:29:30    264s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:29:30    264s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read blackboxes ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:29:30    264s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read prerouted ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:29:30    264s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read unlegalized nets ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read nets ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] [NR-eGR] Read numTotalNets=1707  numIgnoredNets=0
[12/04 15:29:30    264s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Set up via pillars ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       early_global_route_priority property id does not exist.
[12/04 15:29:30    264s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Model blockages into capacity
[12/04 15:29:30    264s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:29:30    264s] (I)       Started Initialize 3D capacity ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:29:30    264s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:29:30    264s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:29:30    264s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:29:30    264s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:29:30    264s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       -- layer congestion ratio --
[12/04 15:29:30    264s] (I)       Layer 1 : 0.100000
[12/04 15:29:30    264s] (I)       Layer 2 : 0.700000
[12/04 15:29:30    264s] (I)       Layer 3 : 0.700000
[12/04 15:29:30    264s] (I)       Layer 4 : 0.700000
[12/04 15:29:30    264s] (I)       Layer 5 : 0.700000
[12/04 15:29:30    264s] (I)       Layer 6 : 0.700000
[12/04 15:29:30    264s] (I)       ----------------------------
[12/04 15:29:30    264s] (I)       Number of ignored nets                =      0
[12/04 15:29:30    264s] (I)       Number of connected nets              =      0
[12/04 15:29:30    264s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:29:30    264s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:29:30    264s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:29:30    264s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Started Read aux data ( Curr Mem: 2682.15 MB )
[12/04 15:29:30    264s] (I)       Constructing bin map
[12/04 15:29:30    264s] (I)       Initialize bin information with width=10080 height=10080
[12/04 15:29:30    264s] (I)       Done constructing bin map
[12/04 15:29:30    264s] (I)       Finished Read aux data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2686.34 MB )
[12/04 15:29:30    264s] (I)       Started Others data preparation ( Curr Mem: 2686.34 MB )
[12/04 15:29:30    264s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:29:30    264s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2686.34 MB )
[12/04 15:29:30    264s] (I)       Started Create route kernel ( Curr Mem: 2686.34 MB )
[12/04 15:29:30    264s] (I)       Ndr track 0 does not exist
[12/04 15:29:30    264s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:29:30    264s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:29:30    264s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:29:30    264s] (I)       Site width          :   620  (dbu)
[12/04 15:29:30    264s] (I)       Row height          :  5040  (dbu)
[12/04 15:29:30    264s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:29:30    264s] (I)       GCell width         :  5040  (dbu)
[12/04 15:29:30    264s] (I)       GCell height        :  5040  (dbu)
[12/04 15:29:30    264s] (I)       Grid                :   661   656     6
[12/04 15:29:30    264s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:29:30    264s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:29:30    264s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:29:30    264s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:29:30    264s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:29:30    264s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:29:30    264s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:29:30    264s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:29:30    264s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:29:30    264s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:29:30    264s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:29:30    264s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:29:30    264s] (I)       --------------------------------------------------------
[12/04 15:29:30    264s] 
[12/04 15:29:30    264s] [NR-eGR] ============ Routing rule table ============
[12/04 15:29:30    264s] [NR-eGR] Rule id: 0  Nets: 1620 
[12/04 15:29:30    264s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:29:30    264s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:29:30    264s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:30    264s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:30    264s] [NR-eGR] ========================================
[12/04 15:29:30    264s] [NR-eGR] 
[12/04 15:29:30    264s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:29:30    264s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:29:30    264s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:29:30    264s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:29:30    264s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:29:30    264s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:29:30    264s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Reset routing kernel
[12/04 15:29:30    264s] (I)       Started Global Routing ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Started Initialization ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       totalPins=5762  totalGlobalPin=5578 (96.81%)
[12/04 15:29:30    264s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Started Net group 1 ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Started Generate topology ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:29:30    264s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1a Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1a ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Started Pattern routing (1T) ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:29:30    264s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:30    264s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1b Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1b ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2710.34 MB )
[12/04 15:29:30    264s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:30    264s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:29:30    264s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1c Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1c ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Two level routing ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:30    264s] (I)       Started Two Level Routing ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:30    264s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1d Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1d ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Detoured routing ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:30    264s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1e Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1e ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Route legalization ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:30    264s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:29:30    264s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1l Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1l ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Layer assignment (1T) ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Net group 2 ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Generate topology ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:29:30    264s] (I)       #blocked areas for congestion spreading : 251
[12/04 15:29:30    264s] [NR-eGR] Layer group 2: route 1618 net(s) in layer range [2, 6]
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1a Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1a ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Pattern routing (1T) ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:29:30    264s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Usage: 46085 = (22929 H, 23156 V) = (0.37% H, 0.36% V) = (1.156e+05um H, 1.167e+05um V)
[12/04 15:29:30    264s] (I)       Started Add via demand to 2D ( Curr Mem: 2716.97 MB )
[12/04 15:29:30    264s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1b Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1b ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Usage: 46086 = (22929 H, 23157 V) = (0.37% H, 0.36% V) = (1.156e+05um H, 1.167e+05um V)
[12/04 15:29:30    264s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.322734e+05um
[12/04 15:29:30    264s] (I)       Congestion metric : 0.00%H 0.00%V, 0.01%HV
[12/04 15:29:30    264s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:29:30    264s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1c Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1c ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Two level routing ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:30    264s] (I)       Started Two Level Routing ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Usage: 46086 = (22929 H, 23157 V) = (0.37% H, 0.36% V) = (1.156e+05um H, 1.167e+05um V)
[12/04 15:29:30    264s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1d Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1d ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Detoured routing ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Usage: 46086 = (22929 H, 23157 V) = (0.37% H, 0.36% V) = (1.156e+05um H, 1.167e+05um V)
[12/04 15:29:30    264s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1e Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1e ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Route legalization ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Usage: 46086 = (22929 H, 23157 V) = (0.37% H, 0.36% V) = (1.156e+05um H, 1.167e+05um V)
[12/04 15:29:30    264s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.322734e+05um
[12/04 15:29:30    264s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] (I)       ============  Phase 1l Route ============
[12/04 15:29:30    264s] (I)       Started Phase 1l ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Layer assignment (1T) ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Net group 2 ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Clean cong LA ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:29:30    264s] (I)       Layer  2:    2686440     22717         3      719167     2800337    (20.43%) 
[12/04 15:29:30    264s] (I)       Layer  3:    3009961     22277        16      780804     3115836    (20.04%) 
[12/04 15:29:30    264s] (I)       Layer  4:    3016297      2658         0      369472     3150032    (10.50%) 
[12/04 15:29:30    264s] (I)       Layer  5:    3176863       998         1      526122     3370518    (13.50%) 
[12/04 15:29:30    264s] (I)       Layer  6:     705286       309         5      135289      744586    (15.38%) 
[12/04 15:29:30    264s] (I)       Total:      12594847     48959        25     2530854    13181309    (16.11%) 
[12/04 15:29:30    264s] (I)       
[12/04 15:29:30    264s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:29:30    264s] [NR-eGR]                        OverCon            
[12/04 15:29:30    264s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:29:30    264s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:29:30    264s] [NR-eGR] ----------------------------------------------
[12/04 15:29:30    264s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR]  metal2  (2)         3( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR]  metal3  (3)        16( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR] ----------------------------------------------
[12/04 15:29:30    264s] [NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[12/04 15:29:30    264s] [NR-eGR] 
[12/04 15:29:30    264s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Export 3D cong map ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:29:30    264s] (I)       Started Export 2D cong map ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:29:30    264s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:29:30    264s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Export 3D cong map ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       ============= Track Assignment ============
[12/04 15:29:30    264s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Track Assignment (1T) ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:29:30    264s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Run Multi-thread track assignment
[12/04 15:29:30    264s] (I)       Finished Track Assignment (1T) ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Export ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Started Export DB wires ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Started Export all nets ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Started Set wire vias ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:29:30    264s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5762
[12/04 15:29:30    264s] [NR-eGR] metal2  (2V) length: 1.046422e+05um, number of vias: 8073
[12/04 15:29:30    264s] [NR-eGR] metal3  (3H) length: 1.113725e+05um, number of vias: 900
[12/04 15:29:30    264s] [NR-eGR] metal4  (4V) length: 1.294680e+04um, number of vias: 173
[12/04 15:29:30    264s] [NR-eGR] metal5  (5H) length: 4.956150e+03um, number of vias: 19
[12/04 15:29:30    264s] [NR-eGR] metal6  (6V) length: 1.625680e+03um, number of vias: 0
[12/04 15:29:30    264s] [NR-eGR] Total length: 2.355433e+05um, number of vias: 14927
[12/04 15:29:30    264s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:29:30    264s] [NR-eGR] Total eGR-routed clock nets wire length: 5.357790e+03um 
[12/04 15:29:30    264s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:29:30    264s] (I)       Started Update net boxes ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Started Update timing ( Curr Mem: 2723.59 MB )
[12/04 15:29:30    264s] (I)       Finished Update timing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2714.08 MB )
[12/04 15:29:30    264s] (I)       Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2714.08 MB )
[12/04 15:29:30    264s] (I)       Started Postprocess design ( Curr Mem: 2714.08 MB )
[12/04 15:29:30    264s] Saved RC grid cleaned up.
[12/04 15:29:30    264s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2677.08 MB )
[12/04 15:29:30    264s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 2677.08 MB )
[12/04 15:29:30    264s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=2666.1M
[12/04 15:29:30    264s] 
[12/04 15:29:30    264s] Trim Metal Layers:
[12/04 15:29:30    264s] LayerId::1 widthSet size::4
[12/04 15:29:30    264s] LayerId::2 widthSet size::4
[12/04 15:29:30    264s] LayerId::3 widthSet size::4
[12/04 15:29:30    264s] LayerId::4 widthSet size::4
[12/04 15:29:30    264s] LayerId::5 widthSet size::4
[12/04 15:29:30    264s] LayerId::6 widthSet size::2
[12/04 15:29:30    264s] Updating RC grid for preRoute extraction ...
[12/04 15:29:30    264s] eee: pegSigSF::1.070000
[12/04 15:29:30    264s] Initializing multi-corner capacitance tables ... 
[12/04 15:29:30    264s] Initializing multi-corner resistance tables ...
[12/04 15:29:30    264s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:29:30    264s] eee: l::2 avDens::0.033871 usedTrk::5024.053375 availTrk::148330.575719 sigTrk::5024.053375
[12/04 15:29:30    264s] eee: l::3 avDens::0.031839 usedTrk::5198.203175 availTrk::163263.291087 sigTrk::5198.203175
[12/04 15:29:30    264s] eee: l::4 avDens::0.045658 usedTrk::287.160319 availTrk::6289.442497 sigTrk::287.160319
[12/04 15:29:30    264s] eee: l::5 avDens::0.001910 usedTrk::347.383936 availTrk::181923.892211 sigTrk::347.383936
[12/04 15:29:30    264s] eee: l::6 avDens::0.006480 usedTrk::291.603580 availTrk::44998.949527 sigTrk::291.603580
[12/04 15:29:30    264s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:30    264s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298327 ; uaWl: 0.983193 ; uaWlH: 0.066104 ; aWlH: 0.016805 ; Pmax: 0.815000 ; wcR: 0.528000 ; newSi: 0.078700 ; pMod: 83 ; 
[12/04 15:29:30    264s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=2666.1M
[12/04 15:29:30    264s] Extraction called for design 'CHIP' of instances=1729 and nets=1712 using extraction engine 'preRoute' .
[12/04 15:29:30    264s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:29:30    264s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:29:30    264s] PreRoute RC Extraction called for design CHIP.
[12/04 15:29:30    264s] RC Extraction called in multi-corner(1) mode.
[12/04 15:29:30    264s] RCMode: PreRoute
[12/04 15:29:30    264s]       RC Corner Indexes            0   
[12/04 15:29:30    264s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:29:30    264s] Resistance Scaling Factor    : 1.00000 
[12/04 15:29:30    264s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:29:30    264s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:29:30    264s] Shrink Factor                : 1.00000
[12/04 15:29:30    264s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:29:30    264s] Using capacitance table file ...
[12/04 15:29:30    264s] 
[12/04 15:29:30    264s] Trim Metal Layers:
[12/04 15:29:30    264s] LayerId::1 widthSet size::4
[12/04 15:29:30    264s] LayerId::2 widthSet size::4
[12/04 15:29:30    264s] LayerId::3 widthSet size::4
[12/04 15:29:30    264s] LayerId::4 widthSet size::4
[12/04 15:29:30    264s] LayerId::5 widthSet size::4
[12/04 15:29:30    264s] LayerId::6 widthSet size::2
[12/04 15:29:30    264s] Updating RC grid for preRoute extraction ...
[12/04 15:29:30    264s] eee: pegSigSF::1.070000
[12/04 15:29:30    264s] Initializing multi-corner capacitance tables ... 
[12/04 15:29:30    264s] Initializing multi-corner resistance tables ...
[12/04 15:29:30    265s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:29:30    265s] eee: l::2 avDens::0.033871 usedTrk::5024.053375 availTrk::148330.575719 sigTrk::5024.053375
[12/04 15:29:30    265s] eee: l::3 avDens::0.031839 usedTrk::5198.203175 availTrk::163263.291087 sigTrk::5198.203175
[12/04 15:29:30    265s] eee: l::4 avDens::0.045658 usedTrk::287.160319 availTrk::6289.442497 sigTrk::287.160319
[12/04 15:29:30    265s] eee: l::5 avDens::0.001910 usedTrk::347.383936 availTrk::181923.892211 sigTrk::347.383936
[12/04 15:29:30    265s] eee: l::6 avDens::0.006480 usedTrk::291.603580 availTrk::44998.949527 sigTrk::291.603580
[12/04 15:29:30    265s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:30    265s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.298327 ; uaWl: 0.983193 ; uaWlH: 0.066104 ; aWlH: 0.016805 ; Pmax: 0.815000 ; wcR: 0.528000 ; newSi: 0.078700 ; pMod: 83 ; 
[12/04 15:29:30    265s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2666.078M)
[12/04 15:29:30    265s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2666.1M
[12/04 15:29:30    265s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2666.1M
[12/04 15:29:30    265s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2666.1M
[12/04 15:29:30    265s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2666.1M
[12/04 15:29:30    265s] Fast DP-INIT is on for default
[12/04 15:29:30    265s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.029, MEM:2666.1M
[12/04 15:29:30    265s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2666.1M
[12/04 15:29:30    265s] Starting delay calculation for Setup views
[12/04 15:29:30    265s] #################################################################################
[12/04 15:29:30    265s] # Design Stage: PreRoute
[12/04 15:29:30    265s] # Design Name: CHIP
[12/04 15:29:30    265s] # Design Mode: 90nm
[12/04 15:29:30    265s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:29:30    265s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:29:30    265s] # Signoff Settings: SI Off 
[12/04 15:29:30    265s] #################################################################################
[12/04 15:29:30    265s] Calculate delays in Single mode...
[12/04 15:29:30    265s] Topological Sorting (REAL = 0:00:00.0, MEM = 2681.6M, InitMEM = 2681.6M)
[12/04 15:29:30    265s] Start delay calculation (fullDC) (1 T). (MEM=2681.62)
[12/04 15:29:31    265s] End AAE Lib Interpolated Model. (MEM=2681.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:29:31    265s] Total number of fetched objects 1723
[12/04 15:29:31    265s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:29:31    265s] End delay calculation. (MEM=2690.04 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:29:31    265s] End delay calculation (fullDC). (MEM=2690.04 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:29:31    265s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2690.0M) ***
[12/04 15:29:31    265s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:04:26 mem=2690.0M)
[12/04 15:29:31    265s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.883  |
|           TNS (ns):| -65.561 |
|    Violating Paths:|   103   |
|          All Paths:|   592   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.703%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1796.4M, totSessionCpu=0:04:26 **
[12/04 15:29:31    265s] *** InitOpt #5 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:04:25.6/0:22:06.3 (0.2), mem = 2657.3M
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] =============================================================================================
[12/04 15:29:31    265s]  Step TAT Report for InitOpt #5                                                 20.15-s105_1
[12/04 15:29:31    265s] =============================================================================================
[12/04 15:29:31    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:31    265s] ---------------------------------------------------------------------------------------------
[12/04 15:29:31    265s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:31    265s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (  13.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:29:31    265s] [ ExtractRC              ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:31    265s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:29:31    265s] [ FullDelayCalc          ]      1   0:00:00.4  (   8.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:29:31    265s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 15:29:31    265s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:31    265s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:29:31    265s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 15:29:31    265s] [ LibAnalyzerInit        ]      2   0:00:02.9  (  66.5 % )     0:00:02.9 /  0:00:02.9    1.0
[12/04 15:29:31    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:31    265s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:31    265s] [ MISC                   ]          0:00:00.3  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:31    265s] ---------------------------------------------------------------------------------------------
[12/04 15:29:31    265s]  InitOpt #5 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 15:29:31    265s] ---------------------------------------------------------------------------------------------
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 15:29:31    265s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:31    265s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:2657.3M
[12/04 15:29:31    265s] z: 2, totalTracks: 1
[12/04 15:29:31    265s] z: 4, totalTracks: 1
[12/04 15:29:31    265s] z: 6, totalTracks: 1
[12/04 15:29:31    265s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:31    265s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:     Starting CMU at level 3, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2657.3M
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:31    265s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2657.3M
[12/04 15:29:31    265s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2657.3MB).
[12/04 15:29:31    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2657.3M
[12/04 15:29:31    265s] TotalInstCnt at PhyDesignMc Initialization: 1,605
[12/04 15:29:31    265s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2657.3M
[12/04 15:29:31    265s] TotalInstCnt at PhyDesignMc Destruction: 1,605
[12/04 15:29:31    265s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:31    265s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:2657.3M
[12/04 15:29:31    265s] z: 2, totalTracks: 1
[12/04 15:29:31    265s] z: 4, totalTracks: 1
[12/04 15:29:31    265s] z: 6, totalTracks: 1
[12/04 15:29:31    265s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:31    265s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:     Starting CMU at level 3, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2657.3M
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:31    265s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2657.3M
[12/04 15:29:31    265s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2657.3MB).
[12/04 15:29:31    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2657.3M
[12/04 15:29:31    265s] TotalInstCnt at PhyDesignMc Initialization: 1,605
[12/04 15:29:31    265s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2657.3M
[12/04 15:29:31    265s] TotalInstCnt at PhyDesignMc Destruction: 1,605
[12/04 15:29:31    265s] *** Starting optimizing excluded clock nets MEM= 2657.3M) ***
[12/04 15:29:31    265s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2657.3M) ***
[12/04 15:29:31    265s] The useful skew maximum allowed delay set by user is: 1
[12/04 15:29:31    265s] Deleting Lib Analyzer.
[12/04 15:29:31    265s] *** SimplifyNetlist #3 [begin] : totSession cpu/real = 0:04:25.7/0:22:06.4 (0.2), mem = 2657.3M
[12/04 15:29:31    265s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:31    265s] Info: 87 io nets excluded
[12/04 15:29:31    265s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:31    265s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:29:31    265s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.29
[12/04 15:29:31    265s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:31    265s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] OPERPROF: Starting DPlace-Init at level 1, MEM:2657.3M
[12/04 15:29:31    265s] z: 2, totalTracks: 1
[12/04 15:29:31    265s] z: 4, totalTracks: 1
[12/04 15:29:31    265s] z: 6, totalTracks: 1
[12/04 15:29:31    265s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:31    265s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:     Starting CMU at level 3, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2657.3M
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:31    265s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2657.3M
[12/04 15:29:31    265s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2657.3M
[12/04 15:29:31    265s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2657.3MB).
[12/04 15:29:31    265s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2657.3M
[12/04 15:29:31    265s] TotalInstCnt at PhyDesignMc Initialization: 1,605
[12/04 15:29:31    265s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=2657.3M
[12/04 15:29:31    265s] #optDebug: Start CG creation (mem=2657.3M)
[12/04 15:29:31    265s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[12/04 15:29:31    265s] (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgPrt (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgEgp (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgPbk (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgNrb(cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgObs (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgCon (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s]  ...processing cgPdm (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2755.7M)
[12/04 15:29:31    265s] ### Creating RouteCongInterface, started
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] Creating Lib Analyzer ...
[12/04 15:29:31    265s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:31    265s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:31    265s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:31    265s] 
[12/04 15:29:31    265s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:33    267s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:27 mem=2771.7M
[12/04 15:29:33    267s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:27 mem=2771.7M
[12/04 15:29:33    267s] Creating Lib Analyzer, finished. 
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] #optDebug: {0, 1.000}
[12/04 15:29:33    267s] ### Creating RouteCongInterface, finished
[12/04 15:29:33    267s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2790.8M
[12/04 15:29:33    267s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2790.8M
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] Netlist preparation processing... 
[12/04 15:29:33    267s] Removed 0 instance
[12/04 15:29:33    267s] **WARN: (IMPOPT-7098):	WARNING: tetris[71] is an undriven net with 1 fanouts.
[12/04 15:29:33    267s] *info: Marking 0 isolation instances dont touch
[12/04 15:29:33    267s] *info: Marking 0 level shifter instances dont touch
[12/04 15:29:33    267s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2771.7M
[12/04 15:29:33    267s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2719.7M
[12/04 15:29:33    267s] TotalInstCnt at PhyDesignMc Destruction: 1,605
[12/04 15:29:33    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.29
[12/04 15:29:33    267s] *** SimplifyNetlist #3 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:04:27.7/0:22:08.4 (0.2), mem = 2719.7M
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] =============================================================================================
[12/04 15:29:33    267s]  Step TAT Report for SimplifyNetlist #3                                         20.15-s105_1
[12/04 15:29:33    267s] =============================================================================================
[12/04 15:29:33    267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:33    267s] ---------------------------------------------------------------------------------------------
[12/04 15:29:33    267s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  75.5 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:29:33    267s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:33    267s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:33    267s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:29:33    267s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:33    267s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:33    267s] [ MISC                   ]          0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:33    267s] ---------------------------------------------------------------------------------------------
[12/04 15:29:33    267s]  SimplifyNetlist #3 TOTAL           0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:29:33    267s] ---------------------------------------------------------------------------------------------
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] Deleting Lib Analyzer.
[12/04 15:29:33    267s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:29:33    267s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:33    267s] Info: 87 io nets excluded
[12/04 15:29:33    267s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:33    267s] ### Creating LA Mngr. totSessionCpu=0:04:28 mem=2719.7M
[12/04 15:29:33    267s] ### Creating LA Mngr, finished. totSessionCpu=0:04:28 mem=2719.7M
[12/04 15:29:33    267s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:29:33    267s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:33    267s] ### Creating PhyDesignMc. totSessionCpu=0:04:28 mem=2738.8M
[12/04 15:29:33    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:2738.8M
[12/04 15:29:33    267s] z: 2, totalTracks: 1
[12/04 15:29:33    267s] z: 4, totalTracks: 1
[12/04 15:29:33    267s] z: 6, totalTracks: 1
[12/04 15:29:33    267s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:33    267s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2738.8M
[12/04 15:29:33    267s] OPERPROF:     Starting CMU at level 3, MEM:2738.8M
[12/04 15:29:33    267s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2738.8M
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:33    267s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2738.8M
[12/04 15:29:33    267s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2738.8M
[12/04 15:29:33    267s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2738.8M
[12/04 15:29:33    267s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2738.8MB).
[12/04 15:29:33    267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.023, MEM:2738.8M
[12/04 15:29:33    267s] TotalInstCnt at PhyDesignMc Initialization: 1,605
[12/04 15:29:33    267s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=2738.8M
[12/04 15:29:33    267s] Begin: Area Reclaim Optimization
[12/04 15:29:33    267s] *** AreaOpt #6 [begin] : totSession cpu/real = 0:04:27.8/0:22:08.5 (0.2), mem = 2738.8M
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] Creating Lib Analyzer ...
[12/04 15:29:33    267s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:33    267s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:33    267s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:33    267s] 
[12/04 15:29:33    267s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:35    269s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:29 mem=2738.8M
[12/04 15:29:35    269s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:29 mem=2738.8M
[12/04 15:29:35    269s] Creating Lib Analyzer, finished. 
[12/04 15:29:35    269s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.30
[12/04 15:29:35    269s] ### Creating RouteCongInterface, started
[12/04 15:29:35    269s] 
[12/04 15:29:35    269s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:29:35    269s] 
[12/04 15:29:35    269s] #optDebug: {0, 1.000}
[12/04 15:29:35    269s] ### Creating RouteCongInterface, finished
[12/04 15:29:35    269s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2738.8M
[12/04 15:29:35    269s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2738.8M
[12/04 15:29:35    269s] Reclaim Optimization WNS Slack -0.883  TNS Slack -65.561 Density 0.70
[12/04 15:29:35    269s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:35    269s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:29:35    269s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:35    269s] |    0.70%|        -|  -0.883| -65.561|   0:00:00.0| 2738.8M|
[12/04 15:29:35    269s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:35    269s] Info: 87 io nets excluded
[12/04 15:29:35    269s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:35    269s] |    0.70%|        0|  -0.883| -65.561|   0:00:00.0| 2777.0M|
[12/04 15:29:35    269s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:29:35    269s] |    0.70%|        1|  -0.883| -65.554|   0:00:00.0| 2779.0M|
[12/04 15:29:35    269s] |    0.70%|        6|  -0.883| -65.552|   0:00:00.0| 2779.0M|
[12/04 15:29:35    269s] |    0.70%|        0|  -0.883| -65.552|   0:00:00.0| 2779.0M|
[12/04 15:29:35    269s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:35    269s] Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.552 Density 0.70
[12/04 15:29:35    269s] 
[12/04 15:29:35    269s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[12/04 15:29:35    269s] --------------------------------------------------------------
[12/04 15:29:35    269s] |                                   | Total     | Sequential |
[12/04 15:29:35    269s] --------------------------------------------------------------
[12/04 15:29:35    269s] | Num insts resized                 |       0  |       0    |
[12/04 15:29:35    269s] | Num insts undone                  |       6  |       2    |
[12/04 15:29:35    269s] | Num insts Downsized               |       0  |       0    |
[12/04 15:29:35    269s] | Num insts Samesized               |       0  |       0    |
[12/04 15:29:35    269s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:29:35    269s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 15:29:35    269s] --------------------------------------------------------------
[12/04 15:29:35    269s] Bottom Preferred Layer:
[12/04 15:29:35    269s] +---------------+------------+----------+
[12/04 15:29:35    269s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:35    269s] +---------------+------------+----------+
[12/04 15:29:35    269s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:35    269s] +---------------+------------+----------+
[12/04 15:29:35    269s] Via Pillar Rule:
[12/04 15:29:35    269s]     None
[12/04 15:29:35    269s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[12/04 15:29:35    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.30
[12/04 15:29:35    269s] *** AreaOpt #6 [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:30.0/0:22:10.7 (0.2), mem = 2779.0M
[12/04 15:29:35    269s] 
[12/04 15:29:35    269s] =============================================================================================
[12/04 15:29:35    269s]  Step TAT Report for AreaOpt #6                                                 20.15-s105_1
[12/04 15:29:35    269s] =============================================================================================
[12/04 15:29:35    269s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:35    269s] ---------------------------------------------------------------------------------------------
[12/04 15:29:35    269s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:35    269s] [ LibAnalyzerInit        ]      1   0:00:01.5  (  68.9 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:29:35    269s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:35    269s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:29:35    269s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:35    269s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:29:35    269s] [ OptGetWeight           ]     84   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:35    269s] [ OptEval                ]     84   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:35    269s] [ OptCommit              ]     84   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:35    269s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:29:35    269s] [ PostCommitDelayUpdate  ]     87   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 15:29:35    269s] [ IncrDelayCalc          ]     24   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 15:29:35    269s] [ MISC                   ]          0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.2    0.9
[12/04 15:29:35    269s] ---------------------------------------------------------------------------------------------
[12/04 15:29:35    269s]  AreaOpt #6 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/04 15:29:35    269s] ---------------------------------------------------------------------------------------------
[12/04 15:29:35    269s] 
[12/04 15:29:35    269s] Executing incremental physical updates
[12/04 15:29:35    269s] Executing incremental physical updates
[12/04 15:29:35    269s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2759.9M
[12/04 15:29:35    270s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2719.9M
[12/04 15:29:35    270s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:29:35    270s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2719.90M, totSessionCpu=0:04:30).
[12/04 15:29:35    270s] 
[12/04 15:29:35    270s] Active setup views:
[12/04 15:29:35    270s]  av_func_mode_max
[12/04 15:29:35    270s]   Dominating endpoints: 0
[12/04 15:29:35    270s]   Dominating TNS: -0.000
[12/04 15:29:35    270s] 
[12/04 15:29:35    270s] Deleting Lib Analyzer.
[12/04 15:29:35    270s] Begin: GigaOpt Global Optimization
[12/04 15:29:35    270s] *info: use new DP (enabled)
[12/04 15:29:35    270s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 15:29:35    270s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:35    270s] Info: 87 io nets excluded
[12/04 15:29:35    270s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:35    270s] *** GlobalOpt #4 [begin] : totSession cpu/real = 0:04:30.1/0:22:10.8 (0.2), mem = 2719.9M
[12/04 15:29:35    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.31
[12/04 15:29:35    270s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:35    270s] ### Creating PhyDesignMc. totSessionCpu=0:04:30 mem=2719.9M
[12/04 15:29:35    270s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:29:35    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:2719.9M
[12/04 15:29:35    270s] z: 2, totalTracks: 1
[12/04 15:29:35    270s] z: 4, totalTracks: 1
[12/04 15:29:35    270s] z: 6, totalTracks: 1
[12/04 15:29:35    270s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:35    270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2719.9M
[12/04 15:29:35    270s] OPERPROF:     Starting CMU at level 3, MEM:2719.9M
[12/04 15:29:35    270s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2719.9M
[12/04 15:29:35    270s] 
[12/04 15:29:35    270s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:35    270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.020, MEM:2719.9M
[12/04 15:29:35    270s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2719.9M
[12/04 15:29:35    270s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2719.9M
[12/04 15:29:35    270s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2719.9MB).
[12/04 15:29:35    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.022, MEM:2719.9M
[12/04 15:29:35    270s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:29:35    270s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:30 mem=2719.9M
[12/04 15:29:35    270s] ### Creating RouteCongInterface, started
[12/04 15:29:35    270s] 
[12/04 15:29:35    270s] Creating Lib Analyzer ...
[12/04 15:29:35    270s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:35    270s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:35    270s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:35    270s] 
[12/04 15:29:35    270s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:37    271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:32 mem=2721.9M
[12/04 15:29:37    271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:32 mem=2721.9M
[12/04 15:29:37    271s] Creating Lib Analyzer, finished. 
[12/04 15:29:37    271s] 
[12/04 15:29:37    271s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:29:37    271s] 
[12/04 15:29:37    271s] #optDebug: {0, 1.000}
[12/04 15:29:37    271s] ### Creating RouteCongInterface, finished
[12/04 15:29:37    271s] {MG  {5 0 43.8 0.818622} }
[12/04 15:29:37    271s] *info: 87 io nets excluded
[12/04 15:29:37    271s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:37    271s] *info: 2 clock nets excluded
[12/04 15:29:37    271s] *info: 3 no-driver nets excluded.
[12/04 15:29:37    271s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2741.0M
[12/04 15:29:37    271s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2741.0M
[12/04 15:29:37    272s] ** GigaOpt Global Opt WNS Slack -0.883  TNS Slack -65.552 
[12/04 15:29:37    272s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:37    272s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:29:37    272s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:37    272s] |  -0.883| -65.552|    0.70%|   0:00:00.0| 2741.0M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:38    272s] |  -0.883| -65.232|    0.70%|   0:00:01.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:38    272s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:38    272s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:38    272s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:01.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] |  -0.883| -65.232|    0.70%|   0:00:00.0| 2782.2M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:29:39    273s] +--------+--------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:39    273s] 
[12/04 15:29:39    273s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2782.2M) ***
[12/04 15:29:39    273s] 
[12/04 15:29:39    273s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2782.2M) ***
[12/04 15:29:39    273s] Bottom Preferred Layer:
[12/04 15:29:39    273s] +---------------+------------+----------+
[12/04 15:29:39    273s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:39    273s] +---------------+------------+----------+
[12/04 15:29:39    273s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:39    273s] +---------------+------------+----------+
[12/04 15:29:39    273s] Via Pillar Rule:
[12/04 15:29:39    273s]     None
[12/04 15:29:39    273s] ** GigaOpt Global Opt End WNS Slack -0.883  TNS Slack -65.232 
[12/04 15:29:39    273s] Total-nets :: 1706, Stn-nets :: 88, ratio :: 5.15826 %
[12/04 15:29:39    273s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2763.1M
[12/04 15:29:39    273s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2720.1M
[12/04 15:29:39    273s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:29:39    273s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.31
[12/04 15:29:39    273s] *** GlobalOpt #4 [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:04:33.9/0:22:14.6 (0.2), mem = 2720.1M
[12/04 15:29:39    273s] 
[12/04 15:29:39    273s] =============================================================================================
[12/04 15:29:39    273s]  Step TAT Report for GlobalOpt #4                                               20.15-s105_1
[12/04 15:29:39    273s] =============================================================================================
[12/04 15:29:39    273s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:39    273s] ---------------------------------------------------------------------------------------------
[12/04 15:29:39    273s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:39    273s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  41.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:29:39    273s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:39    273s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:29:39    273s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:29:39    273s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:39    273s] [ TransformInit          ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:39    273s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.4 % )     0:00:01.8 /  0:00:01.8    1.0
[12/04 15:29:39    273s] [ OptGetWeight           ]     17   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.4
[12/04 15:29:39    273s] [ OptEval                ]     17   0:00:01.5  (  39.2 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:29:39    273s] [ OptCommit              ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:39    273s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:39    273s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 15:29:39    273s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:29:39    273s] [ SetupOptGetWorkingSet  ]     17   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:29:39    273s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:39    273s] [ SetupOptSlackGraph     ]     17   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:39    273s] [ MISC                   ]          0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:29:39    273s] ---------------------------------------------------------------------------------------------
[12/04 15:29:39    273s]  GlobalOpt #4 TOTAL                 0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 15:29:39    273s] ---------------------------------------------------------------------------------------------
[12/04 15:29:39    273s] 
[12/04 15:29:39    273s] End: GigaOpt Global Optimization
[12/04 15:29:39    273s] *** Timing NOT met, worst failing slack is -0.883
[12/04 15:29:39    273s] *** Check timing (0:00:00.0)
[12/04 15:29:39    273s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:29:39    273s] Deleting Lib Analyzer.
[12/04 15:29:39    273s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 15:29:39    273s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:39    273s] Info: 87 io nets excluded
[12/04 15:29:39    273s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:39    273s] ### Creating LA Mngr. totSessionCpu=0:04:34 mem=2720.1M
[12/04 15:29:39    273s] ### Creating LA Mngr, finished. totSessionCpu=0:04:34 mem=2720.1M
[12/04 15:29:39    273s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:29:39    273s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:39    273s] ### Creating PhyDesignMc. totSessionCpu=0:04:34 mem=2739.2M
[12/04 15:29:39    273s] OPERPROF: Starting DPlace-Init at level 1, MEM:2739.2M
[12/04 15:29:39    273s] z: 2, totalTracks: 1
[12/04 15:29:39    273s] z: 4, totalTracks: 1
[12/04 15:29:39    273s] z: 6, totalTracks: 1
[12/04 15:29:39    273s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:39    273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2739.2M
[12/04 15:29:39    273s] OPERPROF:     Starting CMU at level 3, MEM:2739.2M
[12/04 15:29:39    273s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2739.2M
[12/04 15:29:39    273s] 
[12/04 15:29:39    273s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:39    273s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:2739.2M
[12/04 15:29:39    273s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2739.2M
[12/04 15:29:39    273s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2739.2M
[12/04 15:29:39    273s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2739.2MB).
[12/04 15:29:39    273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2739.2M
[12/04 15:29:39    273s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:29:39    273s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:34 mem=2739.2M
[12/04 15:29:39    273s] Begin: Area Reclaim Optimization
[12/04 15:29:39    273s] *** AreaOpt #7 [begin] : totSession cpu/real = 0:04:34.0/0:22:14.7 (0.2), mem = 2739.2M
[12/04 15:29:39    273s] 
[12/04 15:29:39    273s] Creating Lib Analyzer ...
[12/04 15:29:39    273s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:39    273s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:39    273s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:39    273s] 
[12/04 15:29:39    274s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:41    275s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:35 mem=2741.2M
[12/04 15:29:41    275s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:35 mem=2741.2M
[12/04 15:29:41    275s] Creating Lib Analyzer, finished. 
[12/04 15:29:41    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.32
[12/04 15:29:41    275s] ### Creating RouteCongInterface, started
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] #optDebug: {0, 1.000}
[12/04 15:29:41    275s] ### Creating RouteCongInterface, finished
[12/04 15:29:41    275s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2741.2M
[12/04 15:29:41    275s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2741.2M
[12/04 15:29:41    275s] Reclaim Optimization WNS Slack -0.883  TNS Slack -65.232 Density 0.70
[12/04 15:29:41    275s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:41    275s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:29:41    275s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:41    275s] |    0.70%|        -|  -0.883| -65.232|   0:00:00.0| 2741.2M|
[12/04 15:29:41    275s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:41    275s] Info: 87 io nets excluded
[12/04 15:29:41    275s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:41    275s] |    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
[12/04 15:29:41    275s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:29:41    275s] |    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
[12/04 15:29:41    275s] |    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
[12/04 15:29:41    275s] |    0.70%|        7|  -0.883| -65.232|   0:00:00.0| 2779.4M|
[12/04 15:29:41    275s] |    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
[12/04 15:29:41    275s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:29:41    275s] |    0.70%|        0|  -0.883| -65.232|   0:00:00.0| 2779.4M|
[12/04 15:29:41    275s] +---------+---------+--------+--------+------------+--------+
[12/04 15:29:41    275s] Reclaim Optimization End WNS Slack -0.883  TNS Slack -65.232 Density 0.70
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[12/04 15:29:41    275s] --------------------------------------------------------------
[12/04 15:29:41    275s] |                                   | Total     | Sequential |
[12/04 15:29:41    275s] --------------------------------------------------------------
[12/04 15:29:41    275s] | Num insts resized                 |       1  |       0    |
[12/04 15:29:41    275s] | Num insts undone                  |       6  |       2    |
[12/04 15:29:41    275s] | Num insts Downsized               |       1  |       0    |
[12/04 15:29:41    275s] | Num insts Samesized               |       0  |       0    |
[12/04 15:29:41    275s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:29:41    275s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 15:29:41    275s] --------------------------------------------------------------
[12/04 15:29:41    275s] Bottom Preferred Layer:
[12/04 15:29:41    275s] +---------------+------------+----------+
[12/04 15:29:41    275s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:29:41    275s] +---------------+------------+----------+
[12/04 15:29:41    275s] | metal5 (z=5)  |          2 | default  |
[12/04 15:29:41    275s] +---------------+------------+----------+
[12/04 15:29:41    275s] Via Pillar Rule:
[12/04 15:29:41    275s]     None
[12/04 15:29:41    275s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[12/04 15:29:41    275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.32
[12/04 15:29:41    275s] *** AreaOpt #7 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:04:35.9/0:22:16.6 (0.2), mem = 2779.4M
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] =============================================================================================
[12/04 15:29:41    275s]  Step TAT Report for AreaOpt #7                                                 20.15-s105_1
[12/04 15:29:41    275s] =============================================================================================
[12/04 15:29:41    275s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:41    275s] ---------------------------------------------------------------------------------------------
[12/04 15:29:41    275s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:41    275s] [ LibAnalyzerInit        ]      1   0:00:01.3  (  68.3 % )     0:00:01.3 /  0:00:01.4    1.0
[12/04 15:29:41    275s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:41    275s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:29:41    275s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:41    275s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:41    275s] [ OptGetWeight           ]     88   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:41    275s] [ OptEval                ]     88   0:00:00.2  (  12.6 % )     0:00:00.2 /  0:00:00.3    1.0
[12/04 15:29:41    275s] [ OptCommit              ]     88   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:41    275s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 15:29:41    275s] [ PostCommitDelayUpdate  ]     91   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:29:41    275s] [ IncrDelayCalc          ]     24   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:29:41    275s] [ MISC                   ]          0:00:00.2  (  12.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:29:41    275s] ---------------------------------------------------------------------------------------------
[12/04 15:29:41    275s]  AreaOpt #7 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:29:41    275s] ---------------------------------------------------------------------------------------------
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] Executing incremental physical updates
[12/04 15:29:41    275s] Executing incremental physical updates
[12/04 15:29:41    275s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2760.3M
[12/04 15:29:41    275s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:2720.3M
[12/04 15:29:41    275s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:29:41    275s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2720.29M, totSessionCpu=0:04:36).
[12/04 15:29:41    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2720.3M
[12/04 15:29:41    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2720.3M
[12/04 15:29:41    275s] **INFO: Flow update: Design is easy to close.
[12/04 15:29:41    275s] *** IncrReplace #5 [begin] : totSession cpu/real = 0:04:36.0/0:22:16.7 (0.2), mem = 2720.3M
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] *** Start incrementalPlace ***
[12/04 15:29:41    275s] User Input Parameters:
[12/04 15:29:41    275s] - Congestion Driven    : On
[12/04 15:29:41    275s] - Timing Driven        : On
[12/04 15:29:41    275s] - Area-Violation Based : On
[12/04 15:29:41    275s] - Start Rollback Level : -5
[12/04 15:29:41    275s] - Legalized            : On
[12/04 15:29:41    275s] - Window Based         : Off
[12/04 15:29:41    275s] - eDen incr mode       : Off
[12/04 15:29:41    275s] - Small incr mode      : Off
[12/04 15:29:41    275s] 
[12/04 15:29:41    275s] no activity file in design. spp won't run.
[12/04 15:29:41    276s] 
[12/04 15:29:41    276s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:29:41    276s] Deleting Lib Analyzer.
[12/04 15:29:41    276s] 
[12/04 15:29:41    276s] TimeStamp Deleting Cell Server End ...
[12/04 15:29:41    276s] Effort level <high> specified for reg2reg path_group
[12/04 15:29:41    276s] No Views given, use default active views for adaptive view pruning
[12/04 15:29:41    276s] SKP will enable view:
[12/04 15:29:41    276s]   av_func_mode_max
[12/04 15:29:41    276s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2720.3M
[12/04 15:29:41    276s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.012, MEM:2720.3M
[12/04 15:29:41    276s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2720.3M
[12/04 15:29:41    276s] Starting Early Global Route congestion estimation: mem = 2720.3M
[12/04 15:29:41    276s] (I)       Started Import and model ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Create place DB ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Import place data ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read instances and placement ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read nets ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Create route DB ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       == Non-default Options ==
[12/04 15:29:41    276s] (I)       Maximum routing layer                              : 6
[12/04 15:29:41    276s] (I)       Number of threads                                  : 1
[12/04 15:29:41    276s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:29:41    276s] (I)       Method to set GCell size                           : row
[12/04 15:29:41    276s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:29:41    276s] (I)       Started Import route data (1T) ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       ============== Pin Summary ==============
[12/04 15:29:41    276s] (I)       +-------+--------+---------+------------+
[12/04 15:29:41    276s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:29:41    276s] (I)       +-------+--------+---------+------------+
[12/04 15:29:41    276s] (I)       |     1 |   5934 |  100.00 |        Pin |
[12/04 15:29:41    276s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:29:41    276s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:29:41    276s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:29:41    276s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:29:41    276s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:29:41    276s] (I)       +-------+--------+---------+------------+
[12/04 15:29:41    276s] (I)       Use row-based GCell size
[12/04 15:29:41    276s] (I)       Use row-based GCell align
[12/04 15:29:41    276s] (I)       GCell unit size   : 5040
[12/04 15:29:41    276s] (I)       GCell multiplier  : 1
[12/04 15:29:41    276s] (I)       GCell row height  : 5040
[12/04 15:29:41    276s] (I)       Actual row height : 5040
[12/04 15:29:41    276s] (I)       GCell align ref   : 340380 341600
[12/04 15:29:41    276s] [NR-eGR] Track table information for default rule: 
[12/04 15:29:41    276s] [NR-eGR] metal1 has no routable track
[12/04 15:29:41    276s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:29:41    276s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:29:41    276s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:29:41    276s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:29:41    276s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:29:41    276s] (I)       =================== Default via ====================
[12/04 15:29:41    276s] (I)       +---+------------------+---------------------------+
[12/04 15:29:41    276s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:29:41    276s] (I)       +---+------------------+---------------------------+
[12/04 15:29:41    276s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:29:41    276s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:29:41    276s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:29:41    276s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:29:41    276s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:29:41    276s] (I)       +---+------------------+---------------------------+
[12/04 15:29:41    276s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read routing blockages ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read instance blockages ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read PG blockages ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] [NR-eGR] Read 123380 PG shapes
[12/04 15:29:41    276s] (I)       Finished Read PG blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read boundary cut boxes ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:29:41    276s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:29:41    276s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:29:41    276s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:29:41    276s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:29:41    276s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read blackboxes ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:29:41    276s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read prerouted ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:29:41    276s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read unlegalized nets ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Read nets ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:29:41    276s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Started Set up via pillars ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       early_global_route_priority property id does not exist.
[12/04 15:29:41    276s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Model blockages into capacity
[12/04 15:29:41    276s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:29:41    276s] (I)       Started Initialize 3D capacity ( Curr Mem: 2720.29 MB )
[12/04 15:29:41    276s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:29:41    276s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:29:42    276s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:29:42    276s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:29:42    276s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:29:42    276s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       -- layer congestion ratio --
[12/04 15:29:42    276s] (I)       Layer 1 : 0.100000
[12/04 15:29:42    276s] (I)       Layer 2 : 0.700000
[12/04 15:29:42    276s] (I)       Layer 3 : 0.700000
[12/04 15:29:42    276s] (I)       Layer 4 : 0.700000
[12/04 15:29:42    276s] (I)       Layer 5 : 0.700000
[12/04 15:29:42    276s] (I)       Layer 6 : 0.700000
[12/04 15:29:42    276s] (I)       ----------------------------
[12/04 15:29:42    276s] (I)       Number of ignored nets                =      0
[12/04 15:29:42    276s] (I)       Number of connected nets              =      0
[12/04 15:29:42    276s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:29:42    276s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:29:42    276s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:29:42    276s] (I)       Finished Import route data (1T) ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       Finished Create route DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       Started Read aux data ( Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       Started Others data preparation ( Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:29:42    276s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       Started Create route kernel ( Curr Mem: 2720.29 MB )
[12/04 15:29:42    276s] (I)       Ndr track 0 does not exist
[12/04 15:29:42    276s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:29:42    276s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:29:42    276s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:29:42    276s] (I)       Site width          :   620  (dbu)
[12/04 15:29:42    276s] (I)       Row height          :  5040  (dbu)
[12/04 15:29:42    276s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:29:42    276s] (I)       GCell width         :  5040  (dbu)
[12/04 15:29:42    276s] (I)       GCell height        :  5040  (dbu)
[12/04 15:29:42    276s] (I)       Grid                :   661   656     6
[12/04 15:29:42    276s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:29:42    276s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:29:42    276s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:29:42    276s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:29:42    276s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:29:42    276s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:29:42    276s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:29:42    276s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:29:42    276s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:29:42    276s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:29:42    276s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:29:42    276s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:29:42    276s] (I)       --------------------------------------------------------
[12/04 15:29:42    276s] 
[12/04 15:29:42    276s] [NR-eGR] ============ Routing rule table ============
[12/04 15:29:42    276s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:29:42    276s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:29:42    276s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:29:42    276s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:42    276s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:42    276s] [NR-eGR] ========================================
[12/04 15:29:42    276s] [NR-eGR] 
[12/04 15:29:42    276s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:29:42    276s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:29:42    276s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:29:42    276s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:29:42    276s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:29:42    276s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:29:42    276s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Reset routing kernel
[12/04 15:29:42    276s] (I)       Started Global Routing ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Started Initialization ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       totalPins=5760  totalGlobalPin=5576 (96.81%)
[12/04 15:29:42    276s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Started Net group 1 ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Started Generate topology ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:29:42    276s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1a Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1a ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Started Pattern routing (1T) ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:29:42    276s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:42    276s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1b Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1b ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2744.29 MB )
[12/04 15:29:42    276s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:42    276s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:29:42    276s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1c Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1c ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Two level routing ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:42    276s] (I)       Started Two Level Routing ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:42    276s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1d Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1d ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Detoured routing ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:42    276s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1e Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1e ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Route legalization ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Usage: 785 = (481 H, 304 V) = (0.02% H, 0.04% V) = (2.424e+03um H, 1.532e+03um V)
[12/04 15:29:42    276s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.956400e+03um
[12/04 15:29:42    276s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1l Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1l ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Layer assignment (1T) ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Net group 2 ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Generate topology ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:29:42    276s] [NR-eGR] Layer group 2: route 1617 net(s) in layer range [2, 6]
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1a Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1a ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Pattern routing (1T) ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:29:42    276s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Usage: 45917 = (22736 H, 23181 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:42    276s] (I)       Started Add via demand to 2D ( Curr Mem: 2750.91 MB )
[12/04 15:29:42    276s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1b Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1b ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Usage: 45917 = (22736 H, 23181 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:42    276s] (I)       Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.314217e+05um
[12/04 15:29:42    276s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[12/04 15:29:42    276s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:29:42    276s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1c Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1c ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Two level routing ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:42    276s] (I)       Started Two Level Routing ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Usage: 45917 = (22736 H, 23181 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:42    276s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1d Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1d ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Detoured routing ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Usage: 45917 = (22736 H, 23181 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:42    276s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1e Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1e ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Route legalization ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Usage: 45917 = (22736 H, 23181 V) = (0.37% H, 0.36% V) = (1.146e+05um H, 1.168e+05um V)
[12/04 15:29:42    276s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.314217e+05um
[12/04 15:29:42    276s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] (I)       ============  Phase 1l Route ============
[12/04 15:29:42    276s] (I)       Started Phase 1l ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Layer assignment (1T) ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Phase 1l ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Net group 2 ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Clean cong LA ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:29:42    276s] (I)       Layer  2:    2686440     22623         4      719167     2800337    (20.43%) 
[12/04 15:29:42    276s] (I)       Layer  3:    3009961     22109        15      780804     3115836    (20.04%) 
[12/04 15:29:42    276s] (I)       Layer  4:    3016297      2751         0      369472     3150032    (10.50%) 
[12/04 15:29:42    276s] (I)       Layer  5:    3176863       981         1      526122     3370518    (13.50%) 
[12/04 15:29:42    276s] (I)       Layer  6:     705286       310         5      135289      744586    (15.38%) 
[12/04 15:29:42    276s] (I)       Total:      12594847     48774        25     2530854    13181309    (16.11%) 
[12/04 15:29:42    276s] (I)       
[12/04 15:29:42    276s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:29:42    276s] [NR-eGR]                        OverCon            
[12/04 15:29:42    276s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:29:42    276s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:29:42    276s] [NR-eGR] ----------------------------------------------
[12/04 15:29:42    276s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR]  metal3  (3)        15( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR] ----------------------------------------------
[12/04 15:29:42    276s] [NR-eGR] Total               25( 0.00%)   ( 0.00%) 
[12/04 15:29:42    276s] [NR-eGR] 
[12/04 15:29:42    276s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Started Export 3D cong map ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:29:42    276s] (I)       Started Export 2D cong map ( Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:29:42    276s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:29:42    276s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2757.54 MB )
[12/04 15:29:42    276s] Early Global Route congestion estimation runtime: 0.40 seconds, mem = 2757.5M
[12/04 15:29:42    276s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.400, REAL:0.402, MEM:2757.5M
[12/04 15:29:42    276s] OPERPROF: Starting HotSpotCal at level 1, MEM:2757.5M
[12/04 15:29:42    276s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:42    276s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:29:42    276s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:42    276s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:29:42    276s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:42    276s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:29:42    276s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:29:42    276s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.009, MEM:2757.5M
[12/04 15:29:42    276s] 
[12/04 15:29:42    276s] === incrementalPlace Internal Loop 1 ===
[12/04 15:29:42    276s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 15:29:42    276s] OPERPROF: Starting IPInitSPData at level 1, MEM:2757.5M
[12/04 15:29:42    276s] z: 2, totalTracks: 1
[12/04 15:29:42    276s] z: 4, totalTracks: 1
[12/04 15:29:42    276s] z: 6, totalTracks: 1
[12/04 15:29:42    276s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:29:42    276s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2757.5M
[12/04 15:29:42    276s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.167, MEM:2757.5M
[12/04 15:29:42    276s] OPERPROF:   Starting post-place ADS at level 2, MEM:2757.5M
[12/04 15:29:42    276s] ADSU 0.007 -> 0.007. site 1751998.000 -> 1751998.000. GS 40.320
[12/04 15:29:42    276s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.057, MEM:2757.5M
[12/04 15:29:42    276s] OPERPROF:   Starting spMPad at level 2, MEM:2727.5M
[12/04 15:29:42    276s] OPERPROF:     Starting spContextMPad at level 3, MEM:2727.5M
[12/04 15:29:42    276s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2727.5M
[12/04 15:29:42    276s] OPERPROF:   Finished spMPad at level 2, CPU:0.020, REAL:0.016, MEM:2727.5M
[12/04 15:29:42    276s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2727.5M
[12/04 15:29:42    276s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2727.5M
[12/04 15:29:42    276s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2727.5M
[12/04 15:29:42    276s] no activity file in design. spp won't run.
[12/04 15:29:42    276s] [spp] 0
[12/04 15:29:42    276s] [adp] 0:1:1:3
[12/04 15:29:42    276s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2727.5M
[12/04 15:29:42    276s] SP #FI/SF FL/PI 0/0 1604/0
[12/04 15:29:42    276s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.260, REAL:0.262, MEM:2727.5M
[12/04 15:29:42    276s] PP off. flexM 0
[12/04 15:29:42    276s] OPERPROF: Starting CDPad at level 1, MEM:2727.5M
[12/04 15:29:42    276s] 3DP is on.
[12/04 15:29:42    276s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/04 15:29:42    276s] design sh 0.003.
[12/04 15:29:42    276s] design sh 0.003.
[12/04 15:29:42    276s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 15:29:42    276s] design sh 0.003.
[12/04 15:29:43    277s] CDPadU 0.011 -> 0.008. R=0.007, N=1604, GS=5.040
[12/04 15:29:43    277s] OPERPROF: Finished CDPad at level 1, CPU:0.840, REAL:0.844, MEM:2763.7M
[12/04 15:29:43    277s] OPERPROF: Starting InitSKP at level 1, MEM:2763.7M
[12/04 15:29:43    277s] no activity file in design. spp won't run.
[12/04 15:29:43    277s] no activity file in design. spp won't run.
[12/04 15:29:43    277s] 
[12/04 15:29:43    277s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:29:43    277s] TLC MultiMap info (StdDelay):
[12/04 15:29:43    277s]   : Delay_Corner_max + lib_max + 1 + no RcCorner := 51.1ps
[12/04 15:29:43    277s]   : Delay_Corner_max + lib_max + 1 + RC_Corner := 53.6ps
[12/04 15:29:43    277s]  Setting StdDelay to: 53.6ps
[12/04 15:29:43    277s] 
[12/04 15:29:43    277s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:29:43    277s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
[12/04 15:29:43    277s] OPERPROF: Finished InitSKP at level 1, CPU:0.190, REAL:0.173, MEM:2763.7M
[12/04 15:29:43    277s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:29:43    277s] no activity file in design. spp won't run.
[12/04 15:29:43    277s] 
[12/04 15:29:43    277s] AB Est...
[12/04 15:29:43    277s] OPERPROF: Starting npPlace at level 1, MEM:2763.7M
[12/04 15:29:43    277s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.115, MEM:2779.7M
[12/04 15:29:43    277s] Iteration  5: Skipped, with CDP Off
[12/04 15:29:43    277s] 
[12/04 15:29:43    277s] AB Est...
[12/04 15:29:43    277s] OPERPROF: Starting npPlace at level 1, MEM:2779.7M
[12/04 15:29:43    278s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.111, MEM:2779.7M
[12/04 15:29:43    278s] Iteration  6: Skipped, with CDP Off
[12/04 15:29:43    278s] 
[12/04 15:29:43    278s] AB Est...
[12/04 15:29:43    278s] OPERPROF: Starting npPlace at level 1, MEM:2779.7M
[12/04 15:29:43    278s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.111, MEM:2779.7M
[12/04 15:29:43    278s] Iteration  7: Skipped, with CDP Off
[12/04 15:29:43    278s] OPERPROF: Starting npPlace at level 1, MEM:2779.7M
[12/04 15:29:44    278s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 15:29:44    278s] No instances found in the vector
[12/04 15:29:44    278s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2779.7M, DRC: 0)
[12/04 15:29:44    278s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:29:44    278s] Iteration  8: Total net bbox = 2.198e+05 (1.10e+05 1.10e+05)
[12/04 15:29:44    278s]               Est.  stn bbox = 2.385e+05 (1.19e+05 1.20e+05)
[12/04 15:29:44    278s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2738.1M
[12/04 15:29:44    278s] OPERPROF: Finished npPlace at level 1, CPU:0.230, REAL:0.228, MEM:2738.1M
[12/04 15:29:44    278s] no activity file in design. spp won't run.
[12/04 15:29:44    278s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:29:44    278s] no activity file in design. spp won't run.
[12/04 15:29:44    278s] OPERPROF: Starting npPlace at level 1, MEM:2738.1M
[12/04 15:29:44    278s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 15:29:44    278s] No instances found in the vector
[12/04 15:29:44    278s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2738.1M, DRC: 0)
[12/04 15:29:44    278s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:29:44    278s] Iteration  9: Total net bbox = 2.173e+05 (1.09e+05 1.08e+05)
[12/04 15:29:44    278s]               Est.  stn bbox = 2.358e+05 (1.18e+05 1.18e+05)
[12/04 15:29:44    278s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2738.1M
[12/04 15:29:44    278s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.293, MEM:2738.1M
[12/04 15:29:44    278s] no activity file in design. spp won't run.
[12/04 15:29:44    278s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:29:44    278s] no activity file in design. spp won't run.
[12/04 15:29:44    278s] OPERPROF: Starting npPlace at level 1, MEM:2738.1M
[12/04 15:29:44    278s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 15:29:44    278s] No instances found in the vector
[12/04 15:29:44    278s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2738.1M, DRC: 0)
[12/04 15:29:44    278s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:29:44    278s] Starting Early Global Route supply map. mem = 2738.1M
[12/04 15:29:44    279s] Finished Early Global Route supply map. mem = 2768.8M
[12/04 15:29:46    280s] Iteration 10: Total net bbox = 2.162e+05 (1.08e+05 1.08e+05)
[12/04 15:29:46    280s]               Est.  stn bbox = 2.346e+05 (1.17e+05 1.18e+05)
[12/04 15:29:46    280s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 2757.8M
[12/04 15:29:46    280s] OPERPROF: Finished npPlace at level 1, CPU:1.620, REAL:1.614, MEM:2757.8M
[12/04 15:29:46    280s] no activity file in design. spp won't run.
[12/04 15:29:46    280s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:29:46    280s] no activity file in design. spp won't run.
[12/04 15:29:46    280s] OPERPROF: Starting npPlace at level 1, MEM:2757.8M
[12/04 15:29:46    280s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 15:29:46    280s] No instances found in the vector
[12/04 15:29:46    280s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2757.8M, DRC: 0)
[12/04 15:29:46    280s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:29:53    287s] Iteration 11: Total net bbox = 2.182e+05 (1.09e+05 1.09e+05)
[12/04 15:29:53    287s]               Est.  stn bbox = 2.368e+05 (1.18e+05 1.19e+05)
[12/04 15:29:53    287s]               cpu = 0:00:06.9 real = 0:00:07.0 mem = 2872.2M
[12/04 15:29:53    287s] OPERPROF: Finished npPlace at level 1, CPU:7.020, REAL:7.030, MEM:2872.2M
[12/04 15:29:53    287s] no activity file in design. spp won't run.
[12/04 15:29:53    287s] NP #FI/FS/SF FL/PI: 0/124/0 1604/0
[12/04 15:29:53    287s] no activity file in design. spp won't run.
[12/04 15:29:53    287s] OPERPROF: Starting npPlace at level 1, MEM:2872.2M
[12/04 15:29:53    287s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 15:29:53    287s] No instances found in the vector
[12/04 15:29:53    287s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2872.2M, DRC: 0)
[12/04 15:29:53    287s] 0 (out of 0) MH cells were successfully legalized.
[12/04 15:29:54    288s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.007, MEM:2750.2M
[12/04 15:29:54    288s] Iteration 12: Total net bbox = 2.205e+05 (1.10e+05 1.10e+05)
[12/04 15:29:54    288s]               Est.  stn bbox = 2.392e+05 (1.19e+05 1.20e+05)
[12/04 15:29:54    288s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2738.2M
[12/04 15:29:54    288s] OPERPROF: Finished npPlace at level 1, CPU:1.330, REAL:1.319, MEM:2738.2M
[12/04 15:29:54    288s] Move report: Timing Driven Placement moves 1604 insts, mean move: 6.59 um, max move: 65.41 um 
[12/04 15:29:54    288s] 	Max move on inst (CORE/FE_RC_84_0): (1695.08, 1813.28) --> (1659.06, 1783.89)
[12/04 15:29:54    288s] no activity file in design. spp won't run.
[12/04 15:29:54    288s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.019, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2738.2M
[12/04 15:29:54    288s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 15:29:54    288s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.040, MEM:2738.2M
[12/04 15:29:54    288s] 
[12/04 15:29:54    288s] Finished Incremental Placement (cpu=0:00:12.2, real=0:00:12.0, mem=2738.2M)
[12/04 15:29:54    288s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 15:29:54    288s] Type 'man IMPSP-9025' for more detail.
[12/04 15:29:54    288s] CongRepair sets shifter mode to gplace
[12/04 15:29:54    288s] TDRefine: refinePlace mode is spiral
[12/04 15:29:54    288s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2738.2M
[12/04 15:29:54    288s] z: 2, totalTracks: 1
[12/04 15:29:54    288s] z: 4, totalTracks: 1
[12/04 15:29:54    288s] z: 6, totalTracks: 1
[12/04 15:29:54    288s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:29:54    288s] All LLGs are deleted
[12/04 15:29:54    288s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2738.2M
[12/04 15:29:54    288s] Core basic site is core_5040
[12/04 15:29:54    288s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.008, MEM:2738.2M
[12/04 15:29:54    288s] Fast DP-INIT is on for default
[12/04 15:29:54    288s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:29:54    288s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.030, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:         Starting CMU at level 5, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2738.2M
[12/04 15:29:54    288s] 
[12/04 15:29:54    288s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:54    288s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.039, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2738.2M
[12/04 15:29:54    288s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2738.2MB).
[12/04 15:29:54    288s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.042, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.042, MEM:2738.2M
[12/04 15:29:54    288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.17
[12/04 15:29:54    288s] OPERPROF:   Starting RefinePlace at level 2, MEM:2738.2M
[12/04 15:29:54    288s] *** Starting refinePlace (0:04:49 mem=2738.2M) ***
[12/04 15:29:54    288s] Total net bbox length = 2.215e+05 (1.112e+05 1.103e+05) (ext = 1.492e+05)
[12/04 15:29:54    288s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:54    288s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2738.2M
[12/04 15:29:54    288s] Starting refinePlace ...
[12/04 15:29:54    288s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:29:54    288s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2738.2MB) @(0:04:49 - 0:04:49).
[12/04 15:29:54    288s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:54    288s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 15:29:54    288s] Placement tweakage begins.
[12/04 15:29:54    288s] wire length = 2.361e+05
[12/04 15:29:54    288s] wire length = 2.330e+05
[12/04 15:29:54    288s] Placement tweakage ends.
[12/04 15:29:54    288s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:29:54    288s] 
[12/04 15:29:54    288s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:29:54    288s] Move report: legalization moves 1604 insts, mean move: 2.97 um, max move: 21.97 um spiral
[12/04 15:29:54    288s] 	Max move on inst (CORE/U1418): (1757.20, 1817.77) --> (1739.72, 1813.28)
[12/04 15:29:54    288s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2738.2MB) @(0:04:49 - 0:04:49).
[12/04 15:29:54    288s] Move report: Detail placement moves 1604 insts, mean move: 2.97 um, max move: 21.97 um 
[12/04 15:29:54    288s] 	Max move on inst (CORE/U1418): (1757.20, 1817.77) --> (1739.72, 1813.28)
[12/04 15:29:54    288s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2738.2MB
[12/04 15:29:54    288s] Statistics of distance of Instance movement in refine placement:
[12/04 15:29:54    288s]   maximum (X+Y) =        21.97 um
[12/04 15:29:54    288s]   inst (CORE/U1418) with max move: (1757.2, 1817.77) -> (1739.72, 1813.28)
[12/04 15:29:54    288s]   mean    (X+Y) =         2.97 um
[12/04 15:29:54    288s] Summary Report:
[12/04 15:29:54    288s] Instances move: 1604 (out of 1604 movable)
[12/04 15:29:54    288s] Instances flipped: 0
[12/04 15:29:54    288s] Mean displacement: 2.97 um
[12/04 15:29:54    288s] Max displacement: 21.97 um (Instance: CORE/U1418) (1757.2, 1817.77) -> (1739.72, 1813.28)
[12/04 15:29:54    288s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: NR3
[12/04 15:29:54    288s] Total instances moved : 1604
[12/04 15:29:54    288s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.054, MEM:2738.2M
[12/04 15:29:54    288s] Total net bbox length = 2.192e+05 (1.087e+05 1.104e+05) (ext = 1.491e+05)
[12/04 15:29:54    288s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2738.2MB
[12/04 15:29:54    288s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2738.2MB) @(0:04:49 - 0:04:49).
[12/04 15:29:54    288s] *** Finished refinePlace (0:04:49 mem=2738.2M) ***
[12/04 15:29:54    288s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.17
[12/04 15:29:54    288s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.060, REAL:0.059, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2738.2M
[12/04 15:29:54    288s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:2718.2M
[12/04 15:29:54    288s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.110, REAL:0.108, MEM:2718.2M
[12/04 15:29:54    288s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2718.2M
[12/04 15:29:54    288s] Starting Early Global Route congestion estimation: mem = 2718.2M
[12/04 15:29:54    288s] (I)       Started Import and model ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Create place DB ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Import place data ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read instances and placement ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read nets ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Create route DB ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       == Non-default Options ==
[12/04 15:29:54    288s] (I)       Maximum routing layer                              : 6
[12/04 15:29:54    288s] (I)       Number of threads                                  : 1
[12/04 15:29:54    288s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 15:29:54    288s] (I)       Method to set GCell size                           : row
[12/04 15:29:54    288s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:29:54    288s] (I)       Started Import route data (1T) ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       ============== Pin Summary ==============
[12/04 15:29:54    288s] (I)       +-------+--------+---------+------------+
[12/04 15:29:54    288s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:29:54    288s] (I)       +-------+--------+---------+------------+
[12/04 15:29:54    288s] (I)       |     1 |   5934 |  100.00 |        Pin |
[12/04 15:29:54    288s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:29:54    288s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:29:54    288s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:29:54    288s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:29:54    288s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:29:54    288s] (I)       +-------+--------+---------+------------+
[12/04 15:29:54    288s] (I)       Use row-based GCell size
[12/04 15:29:54    288s] (I)       Use row-based GCell align
[12/04 15:29:54    288s] (I)       GCell unit size   : 5040
[12/04 15:29:54    288s] (I)       GCell multiplier  : 1
[12/04 15:29:54    288s] (I)       GCell row height  : 5040
[12/04 15:29:54    288s] (I)       Actual row height : 5040
[12/04 15:29:54    288s] (I)       GCell align ref   : 340380 341600
[12/04 15:29:54    288s] [NR-eGR] Track table information for default rule: 
[12/04 15:29:54    288s] [NR-eGR] metal1 has no routable track
[12/04 15:29:54    288s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:29:54    288s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:29:54    288s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:29:54    288s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:29:54    288s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:29:54    288s] (I)       =================== Default via ====================
[12/04 15:29:54    288s] (I)       +---+------------------+---------------------------+
[12/04 15:29:54    288s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:29:54    288s] (I)       +---+------------------+---------------------------+
[12/04 15:29:54    288s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:29:54    288s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:29:54    288s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:29:54    288s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:29:54    288s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:29:54    288s] (I)       +---+------------------+---------------------------+
[12/04 15:29:54    288s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read routing blockages ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read instance blockages ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read PG blockages ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] [NR-eGR] Read 123380 PG shapes
[12/04 15:29:54    288s] (I)       Finished Read PG blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read boundary cut boxes ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:29:54    288s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:29:54    288s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:29:54    288s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:29:54    288s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:29:54    288s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read blackboxes ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:29:54    288s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read prerouted ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:29:54    288s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read unlegalized nets ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read nets ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:29:54    288s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Set up via pillars ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       early_global_route_priority property id does not exist.
[12/04 15:29:54    288s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Model blockages into capacity
[12/04 15:29:54    288s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:29:54    288s] (I)       Started Initialize 3D capacity ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:29:54    288s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:29:54    288s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:29:54    288s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:29:54    288s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:29:54    288s] (I)       Finished Initialize 3D capacity ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       -- layer congestion ratio --
[12/04 15:29:54    288s] (I)       Layer 1 : 0.100000
[12/04 15:29:54    288s] (I)       Layer 2 : 0.700000
[12/04 15:29:54    288s] (I)       Layer 3 : 0.700000
[12/04 15:29:54    288s] (I)       Layer 4 : 0.700000
[12/04 15:29:54    288s] (I)       Layer 5 : 0.700000
[12/04 15:29:54    288s] (I)       Layer 6 : 0.700000
[12/04 15:29:54    288s] (I)       ----------------------------
[12/04 15:29:54    288s] (I)       Number of ignored nets                =      0
[12/04 15:29:54    288s] (I)       Number of connected nets              =      0
[12/04 15:29:54    288s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:29:54    288s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:29:54    288s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:29:54    288s] (I)       Finished Import route data (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Read aux data ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Others data preparation ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:29:54    288s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Started Create route kernel ( Curr Mem: 2718.15 MB )
[12/04 15:29:54    288s] (I)       Ndr track 0 does not exist
[12/04 15:29:54    289s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:29:54    289s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:29:54    289s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:29:54    289s] (I)       Site width          :   620  (dbu)
[12/04 15:29:54    289s] (I)       Row height          :  5040  (dbu)
[12/04 15:29:54    289s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:29:54    289s] (I)       GCell width         :  5040  (dbu)
[12/04 15:29:54    289s] (I)       GCell height        :  5040  (dbu)
[12/04 15:29:54    289s] (I)       Grid                :   661   656     6
[12/04 15:29:54    289s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:29:54    289s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:29:54    289s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:29:54    289s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:29:54    289s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:29:54    289s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:29:54    289s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:29:54    289s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:29:54    289s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:29:54    289s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:29:54    289s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:29:54    289s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:29:54    289s] (I)       --------------------------------------------------------
[12/04 15:29:54    289s] 
[12/04 15:29:54    289s] [NR-eGR] ============ Routing rule table ============
[12/04 15:29:54    289s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:29:54    289s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:29:54    289s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:29:54    289s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:54    289s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:29:54    289s] [NR-eGR] ========================================
[12/04 15:29:54    289s] [NR-eGR] 
[12/04 15:29:54    289s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:29:54    289s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:29:54    289s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:29:54    289s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:29:54    289s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:29:54    289s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:29:54    289s] (I)       Finished Create route kernel ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Reset routing kernel
[12/04 15:29:54    289s] (I)       Started Global Routing ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Started Initialization ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       totalPins=5760  totalGlobalPin=5574 (96.77%)
[12/04 15:29:54    289s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Started Net group 1 ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Started Generate topology ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:29:54    289s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1a Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1a ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Started Pattern routing (1T) ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:29:54    289s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:29:54    289s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1b Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1b ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2735.53 MB )
[12/04 15:29:54    289s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:29:54    289s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961440e+03um
[12/04 15:29:54    289s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1c Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1c ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Two level routing ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:54    289s] (I)       Started Two Level Routing ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:29:54    289s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1d Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1d ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Detoured routing ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:29:54    289s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1e Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1e ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Route legalization ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:29:54    289s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961440e+03um
[12/04 15:29:54    289s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1l Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1l ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Layer assignment (1T) ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Net group 2 ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Generate topology ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:29:54    289s] [NR-eGR] Layer group 2: route 1617 net(s) in layer range [2, 6]
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1a Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1a ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Pattern routing (1T) ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:29:54    289s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Usage: 45686 = (22602 H, 23084 V) = (0.37% H, 0.36% V) = (1.139e+05um H, 1.163e+05um V)
[12/04 15:29:54    289s] (I)       Started Add via demand to 2D ( Curr Mem: 2742.15 MB )
[12/04 15:29:54    289s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1b Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1b ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Usage: 45686 = (22602 H, 23084 V) = (0.37% H, 0.36% V) = (1.139e+05um H, 1.163e+05um V)
[12/04 15:29:54    289s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.302574e+05um
[12/04 15:29:54    289s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:29:54    289s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:29:54    289s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1c Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1c ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Two level routing ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Level2 Grid: 133 x 132
[12/04 15:29:54    289s] (I)       Started Two Level Routing ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Usage: 45686 = (22602 H, 23084 V) = (0.37% H, 0.36% V) = (1.139e+05um H, 1.163e+05um V)
[12/04 15:29:54    289s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1d Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1d ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Detoured routing ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Usage: 45686 = (22602 H, 23084 V) = (0.37% H, 0.36% V) = (1.139e+05um H, 1.163e+05um V)
[12/04 15:29:54    289s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1e Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1e ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Route legalization ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Usage: 45686 = (22602 H, 23084 V) = (0.37% H, 0.36% V) = (1.139e+05um H, 1.163e+05um V)
[12/04 15:29:54    289s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.302574e+05um
[12/04 15:29:54    289s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] (I)       ============  Phase 1l Route ============
[12/04 15:29:54    289s] (I)       Started Phase 1l ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Layer assignment (1T) ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Layer assignment (1T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Net group 2 ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Started Clean cong LA ( Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:54    289s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:29:54    289s] (I)       Layer  2:    2686440     22726         4      719167     2800337    (20.43%) 
[12/04 15:29:54    289s] (I)       Layer  3:    3009961     21868        17      780804     3115836    (20.04%) 
[12/04 15:29:54    289s] (I)       Layer  4:    3016297      2537         0      369472     3150032    (10.50%) 
[12/04 15:29:54    289s] (I)       Layer  5:    3176863      1061         1      526122     3370518    (13.50%) 
[12/04 15:29:54    289s] (I)       Layer  6:     705286       300         5      135289      744586    (15.38%) 
[12/04 15:29:54    289s] (I)       Total:      12594847     48492        27     2530854    13181309    (16.11%) 
[12/04 15:29:54    289s] (I)       
[12/04 15:29:54    289s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:29:54    289s] [NR-eGR]                        OverCon            
[12/04 15:29:54    289s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:29:54    289s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:29:54    289s] [NR-eGR] ----------------------------------------------
[12/04 15:29:54    289s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:54    289s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:29:54    289s] [NR-eGR]  metal3  (3)        17( 0.00%)   ( 0.00%) 
[12/04 15:29:54    289s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:29:55    289s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:29:55    289s] [NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[12/04 15:29:55    289s] [NR-eGR] ----------------------------------------------
[12/04 15:29:55    289s] [NR-eGR] Total               27( 0.00%)   ( 0.00%) 
[12/04 15:29:55    289s] [NR-eGR] 
[12/04 15:29:55    289s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Started Export 3D cong map ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:29:55    289s] (I)       Started Export 2D cong map ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:29:55    289s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:29:55    289s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] Early Global Route congestion estimation runtime: 0.39 seconds, mem = 2748.8M
[12/04 15:29:55    289s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.400, REAL:0.395, MEM:2748.8M
[12/04 15:29:55    289s] OPERPROF: Starting HotSpotCal at level 1, MEM:2748.8M
[12/04 15:29:55    289s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:55    289s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:29:55    289s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:55    289s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:29:55    289s] [hotspot] +------------+---------------+---------------+
[12/04 15:29:55    289s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:29:55    289s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:29:55    289s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.009, MEM:2748.8M
[12/04 15:29:55    289s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2748.8M
[12/04 15:29:55    289s] Starting Early Global Route wiring: mem = 2748.8M
[12/04 15:29:55    289s] (I)       ============= Track Assignment ============
[12/04 15:29:55    289s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Started Track Assignment (1T) ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 15:29:55    289s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Run Multi-thread track assignment
[12/04 15:29:55    289s] (I)       Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Started Export ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Started Export DB wires ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Started Export all nets ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Started Set wire vias ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:29:55    289s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5760
[12/04 15:29:55    289s] [NR-eGR] metal2  (2V) length: 1.048168e+05um, number of vias: 8089
[12/04 15:29:55    289s] [NR-eGR] metal3  (3H) length: 1.094906e+05um, number of vias: 832
[12/04 15:29:55    289s] [NR-eGR] metal4  (4V) length: 1.234093e+04um, number of vias: 166
[12/04 15:29:55    289s] [NR-eGR] metal5  (5H) length: 5.273520e+03um, number of vias: 14
[12/04 15:29:55    289s] [NR-eGR] metal6  (6V) length: 1.571920e+03um, number of vias: 0
[12/04 15:29:55    289s] [NR-eGR] Total length: 2.334938e+05um, number of vias: 14861
[12/04 15:29:55    289s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:29:55    289s] [NR-eGR] Total eGR-routed clock nets wire length: 5.049050e+03um 
[12/04 15:29:55    289s] [NR-eGR] --------------------------------------------------------------------------
[12/04 15:29:55    289s] (I)       Started Update net boxes ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Started Update timing ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Started Postprocess design ( Curr Mem: 2748.78 MB )
[12/04 15:29:55    289s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2729.78 MB )
[12/04 15:29:55    289s] Early Global Route wiring runtime: 0.11 seconds, mem = 2729.8M
[12/04 15:29:55    289s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.111, MEM:2729.8M
[12/04 15:29:55    289s] 0 delay mode for cte disabled.
[12/04 15:29:55    289s] SKP cleared!
[12/04 15:29:55    289s] 
[12/04 15:29:55    289s] *** Finished incrementalPlace (cpu=0:00:13.3, real=0:00:14.0)***
[12/04 15:29:55    289s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2729.8M
[12/04 15:29:55    289s] All LLGs are deleted
[12/04 15:29:55    289s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2729.8M
[12/04 15:29:55    289s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:2729.8M
[12/04 15:29:55    289s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.020, REAL:0.004, MEM:2717.8M
[12/04 15:29:55    289s] Start to check current routing status for nets...
[12/04 15:29:55    289s] All nets are already routed correctly.
[12/04 15:29:55    289s] End to check current routing status for nets (mem=2717.8M)
[12/04 15:29:55    289s] 
[12/04 15:29:55    289s] Creating Lib Analyzer ...
[12/04 15:29:55    289s] 
[12/04 15:29:55    289s] Trim Metal Layers:
[12/04 15:29:55    289s] LayerId::1 widthSet size::4
[12/04 15:29:55    289s] LayerId::2 widthSet size::4
[12/04 15:29:55    289s] LayerId::3 widthSet size::4
[12/04 15:29:55    289s] LayerId::4 widthSet size::4
[12/04 15:29:55    289s] LayerId::5 widthSet size::4
[12/04 15:29:55    289s] LayerId::6 widthSet size::2
[12/04 15:29:55    289s] Updating RC grid for preRoute extraction ...
[12/04 15:29:55    289s] eee: pegSigSF::1.070000
[12/04 15:29:55    289s] Initializing multi-corner capacitance tables ... 
[12/04 15:29:55    289s] Initializing multi-corner resistance tables ...
[12/04 15:29:55    289s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:29:55    289s] eee: l::2 avDens::0.033929 usedTrk::5027.519051 availTrk::148176.473438 sigTrk::5027.519051
[12/04 15:29:55    289s] eee: l::3 avDens::0.032239 usedTrk::5160.864486 availTrk::160080.753606 sigTrk::5160.864486
[12/04 15:29:55    289s] eee: l::4 avDens::0.051460 usedTrk::275.139087 availTrk::5346.656916 sigTrk::275.139087
[12/04 15:29:55    289s] eee: l::5 avDens::0.001940 usedTrk::353.680960 availTrk::182308.432428 sigTrk::353.680960
[12/04 15:29:55    289s] eee: l::6 avDens::0.006457 usedTrk::290.536913 availTrk::44998.949527 sigTrk::290.536913
[12/04 15:29:55    289s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:55    289s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281513 ; uaWl: 0.983021 ; uaWlH: 0.065193 ; aWlH: 0.016978 ; Pmax: 0.814900 ; wcR: 0.528000 ; newSi: 0.078700 ; pMod: 83 ; 
[12/04 15:29:55    289s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:55    289s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:55    289s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:55    289s] 
[12/04 15:29:55    289s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:56    290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:51 mem=2723.8M
[12/04 15:29:56    290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:51 mem=2723.8M
[12/04 15:29:56    290s] Creating Lib Analyzer, finished. 
[12/04 15:29:56    290s] Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
[12/04 15:29:56    290s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:29:56    290s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:29:56    290s] PreRoute RC Extraction called for design CHIP.
[12/04 15:29:56    290s] RC Extraction called in multi-corner(1) mode.
[12/04 15:29:56    290s] RCMode: PreRoute
[12/04 15:29:56    290s]       RC Corner Indexes            0   
[12/04 15:29:56    290s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:29:56    290s] Resistance Scaling Factor    : 1.00000 
[12/04 15:29:56    290s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:29:56    290s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:29:56    290s] Shrink Factor                : 1.00000
[12/04 15:29:56    290s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:29:56    290s] Using capacitance table file ...
[12/04 15:29:56    290s] 
[12/04 15:29:56    290s] Trim Metal Layers:
[12/04 15:29:56    290s] LayerId::1 widthSet size::4
[12/04 15:29:56    290s] LayerId::2 widthSet size::4
[12/04 15:29:56    290s] LayerId::3 widthSet size::4
[12/04 15:29:56    290s] LayerId::4 widthSet size::4
[12/04 15:29:56    290s] LayerId::5 widthSet size::4
[12/04 15:29:56    290s] LayerId::6 widthSet size::2
[12/04 15:29:56    290s] Updating RC grid for preRoute extraction ...
[12/04 15:29:56    290s] eee: pegSigSF::1.070000
[12/04 15:29:56    290s] Initializing multi-corner capacitance tables ... 
[12/04 15:29:56    290s] Initializing multi-corner resistance tables ...
[12/04 15:29:56    290s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:29:56    290s] eee: l::2 avDens::0.033929 usedTrk::5027.519051 availTrk::148176.473438 sigTrk::5027.519051
[12/04 15:29:56    290s] eee: l::3 avDens::0.032239 usedTrk::5160.864486 availTrk::160080.753606 sigTrk::5160.864486
[12/04 15:29:56    290s] eee: l::4 avDens::0.051460 usedTrk::275.139087 availTrk::5346.656916 sigTrk::275.139087
[12/04 15:29:56    290s] eee: l::5 avDens::0.001940 usedTrk::353.680960 availTrk::182308.432428 sigTrk::353.680960
[12/04 15:29:56    290s] eee: l::6 avDens::0.006457 usedTrk::290.536913 availTrk::44998.949527 sigTrk::290.536913
[12/04 15:29:56    290s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:56    290s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281513 ; uaWl: 0.983021 ; uaWlH: 0.065193 ; aWlH: 0.016978 ; Pmax: 0.814900 ; wcR: 0.528000 ; newSi: 0.078700 ; pMod: 83 ; 
[12/04 15:29:56    290s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2723.793M)
[12/04 15:29:56    290s] Compute RC Scale Done ...
[12/04 15:29:56    290s] **optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 1832.0M, totSessionCpu=0:04:51 **
[12/04 15:29:56    291s] #################################################################################
[12/04 15:29:56    291s] # Design Stage: PreRoute
[12/04 15:29:56    291s] # Design Name: CHIP
[12/04 15:29:56    291s] # Design Mode: 90nm
[12/04 15:29:56    291s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:29:56    291s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:29:56    291s] # Signoff Settings: SI Off 
[12/04 15:29:56    291s] #################################################################################
[12/04 15:29:56    291s] Calculate delays in Single mode...
[12/04 15:29:56    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 2739.3M, InitMEM = 2739.3M)
[12/04 15:29:56    291s] Start delay calculation (fullDC) (1 T). (MEM=2739.33)
[12/04 15:29:56    291s] End AAE Lib Interpolated Model. (MEM=2739.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:29:57    291s] Total number of fetched objects 1722
[12/04 15:29:57    291s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:29:57    291s] End delay calculation. (MEM=2755.76 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:29:57    291s] End delay calculation (fullDC). (MEM=2755.76 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:29:57    291s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2755.8M) ***
[12/04 15:29:57    291s] *** IncrReplace #5 [finish] : cpu/real = 0:00:15.4/0:00:15.4 (1.0), totSession cpu/real = 0:04:51.4/0:22:32.1 (0.2), mem = 2755.8M
[12/04 15:29:57    291s] 
[12/04 15:29:57    291s] =============================================================================================
[12/04 15:29:57    291s]  Step TAT Report for IncrReplace #5                                             20.15-s105_1
[12/04 15:29:57    291s] =============================================================================================
[12/04 15:29:57    291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:29:57    291s] ---------------------------------------------------------------------------------------------
[12/04 15:29:57    291s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:29:57    291s] [ FullDelayCalc          ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:29:57    291s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:57    291s] [ LibAnalyzerInit        ]      1   0:00:01.4  (   9.4 % )     0:00:01.4 /  0:00:01.5    1.0
[12/04 15:29:57    291s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:29:57    291s] [ MISC                   ]          0:00:13.6  (  88.0 % )     0:00:13.6 /  0:00:13.6    1.0
[12/04 15:29:57    291s] ---------------------------------------------------------------------------------------------
[12/04 15:29:57    291s]  IncrReplace #5 TOTAL               0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:15.4    1.0
[12/04 15:29:57    291s] ---------------------------------------------------------------------------------------------
[12/04 15:29:57    291s] 
[12/04 15:29:57    291s] *** Timing NOT met, worst failing slack is -0.885
[12/04 15:29:57    291s] *** Check timing (0:00:00.0)
[12/04 15:29:57    291s] Deleting Lib Analyzer.
[12/04 15:29:57    291s] Begin: GigaOpt Optimization in WNS mode
[12/04 15:29:57    291s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 15:29:57    291s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:57    291s] Info: 87 io nets excluded
[12/04 15:29:57    291s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:29:57    291s] *** WnsOpt #5 [begin] : totSession cpu/real = 0:04:51.5/0:22:32.2 (0.2), mem = 2771.8M
[12/04 15:29:57    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.33
[12/04 15:29:57    291s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:29:57    291s] ### Creating PhyDesignMc. totSessionCpu=0:04:51 mem=2771.8M
[12/04 15:29:57    291s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:29:57    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:2771.8M
[12/04 15:29:57    291s] z: 2, totalTracks: 1
[12/04 15:29:57    291s] z: 4, totalTracks: 1
[12/04 15:29:57    291s] z: 6, totalTracks: 1
[12/04 15:29:57    291s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:29:57    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2771.8M
[12/04 15:29:57    291s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2771.8M
[12/04 15:29:57    291s] Core basic site is core_5040
[12/04 15:29:57    291s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2771.8M
[12/04 15:29:57    291s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2771.8M
[12/04 15:29:57    291s] Fast DP-INIT is on for default
[12/04 15:29:57    291s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 15:29:57    291s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:2771.8M
[12/04 15:29:57    291s] OPERPROF:     Starting CMU at level 3, MEM:2771.8M
[12/04 15:29:57    291s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2771.8M
[12/04 15:29:57    291s] 
[12/04 15:29:57    291s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:29:57    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2771.8M
[12/04 15:29:57    291s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2771.8M
[12/04 15:29:57    291s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2771.8M
[12/04 15:29:57    291s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2771.8MB).
[12/04 15:29:57    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2771.8M
[12/04 15:29:57    291s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:29:57    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:52 mem=2771.8M
[12/04 15:29:57    291s] ### Creating RouteCongInterface, started
[12/04 15:29:57    291s] 
[12/04 15:29:57    291s] Creating Lib Analyzer ...
[12/04 15:29:57    291s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:29:57    291s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:29:57    291s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:29:57    291s] 
[12/04 15:29:57    291s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:29:58    293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:53 mem=2771.8M
[12/04 15:29:58    293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:53 mem=2771.8M
[12/04 15:29:58    293s] Creating Lib Analyzer, finished. 
[12/04 15:29:58    293s] 
[12/04 15:29:58    293s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:29:58    293s] 
[12/04 15:29:58    293s] #optDebug: {0, 1.000}
[12/04 15:29:58    293s] ### Creating RouteCongInterface, finished
[12/04 15:29:58    293s] {MG  {5 0 43.8 0.818622} }
[12/04 15:29:58    293s] ### Creating LA Mngr. totSessionCpu=0:04:53 mem=2771.8M
[12/04 15:29:58    293s] ### Creating LA Mngr, finished. totSessionCpu=0:04:53 mem=2771.8M
[12/04 15:29:59    293s] *info: 87 io nets excluded
[12/04 15:29:59    293s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:29:59    293s] *info: 2 clock nets excluded
[12/04 15:29:59    293s] *info: 3 no-driver nets excluded.
[12/04 15:29:59    293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.13
[12/04 15:29:59    293s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[12/04 15:29:59    293s] ** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.205 Density 0.70
[12/04 15:29:59    293s] Optimizer WNS Pass 0
[12/04 15:29:59    293s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   |-0.016| -0.016|
|HEPG      |-0.016| -0.016|
|All Paths |-0.885|-65.205|
+----------+------+-------+

[12/04 15:29:59    293s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2806.8M
[12/04 15:29:59    293s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2806.8M
[12/04 15:29:59    293s] Active Path Group: reg2reg  
[12/04 15:29:59    293s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:59    293s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:29:59    293s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:29:59    293s] |  -0.016|   -0.885|  -0.016|  -65.205|    0.70%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:29:59    293s] |   0.002|   -0.885|   0.000|  -65.189|    0.70%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_0_/D      |
[12/04 15:30:00    294s] |   0.038|   -0.885|   0.000|  -65.189|    0.71%|   0:00:01.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_3_/D      |
[12/04 15:30:00    294s] |   0.056|   -0.885|   0.000|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:30:00    294s] |   0.056|   -0.885|   0.000|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  reg2reg| CORE/bottom_compare_f_reg_1_/D      |
[12/04 15:30:00    294s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:00    294s] 
[12/04 15:30:00    294s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2806.8M) ***
[12/04 15:30:00    294s] Active Path Group: default 
[12/04 15:30:00    294s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:00    294s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:30:00    294s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:00    294s] |  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:30:00    294s] |  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:00.0| 2806.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:30:00    294s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:00    294s] 
[12/04 15:30:00    294s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2806.8M) ***
[12/04 15:30:00    294s] 
[12/04 15:30:00    294s] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=2806.8M) ***
[12/04 15:30:00    294s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

[12/04 15:30:00    294s] ** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.189 Density 0.71
[12/04 15:30:00    294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.261242.8
[12/04 15:30:00    294s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2806.8M
[12/04 15:30:00    294s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:       Starting CMU at level 4, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.024, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.024, MEM:2800.8M
[12/04 15:30:00    294s] TDRefine: refinePlace mode is spiral
[12/04 15:30:00    294s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.18
[12/04 15:30:00    294s] OPERPROF: Starting RefinePlace at level 1, MEM:2800.8M
[12/04 15:30:00    294s] *** Starting refinePlace (0:04:55 mem=2800.8M) ***
[12/04 15:30:00    294s] Total net bbox length = 2.196e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
[12/04 15:30:00    294s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:30:00    294s] 
[12/04 15:30:00    294s] Starting Small incrNP...
[12/04 15:30:00    294s] User Input Parameters:
[12/04 15:30:00    294s] - Congestion Driven    : Off
[12/04 15:30:00    294s] - Timing Driven        : Off
[12/04 15:30:00    294s] - Area-Violation Based : Off
[12/04 15:30:00    294s] - Start Rollback Level : -5
[12/04 15:30:00    294s] - Legalized            : On
[12/04 15:30:00    294s] - Window Based         : Off
[12/04 15:30:00    294s] - eDen incr mode       : Off
[12/04 15:30:00    294s] - Small incr mode      : On
[12/04 15:30:00    294s] 
[12/04 15:30:00    294s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:2800.8M
[12/04 15:30:00    294s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:30:00    294s] Density distribution unevenness ratio = 97.876%
[12/04 15:30:00    294s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.014, MEM:2800.8M
[12/04 15:30:00    294s] cost 0.757716, thresh 1.000000
[12/04 15:30:00    294s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2800.8M)
[12/04 15:30:00    294s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:30:00    294s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2800.8M
[12/04 15:30:00    294s] Starting refinePlace ...
[12/04 15:30:00    294s] Rule aware DDP is turned off due to no Spiral.
[12/04 15:30:00    294s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:30:00    294s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2800.8MB) @(0:04:55 - 0:04:55).
[12/04 15:30:00    294s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:30:00    294s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:30:00    294s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.8MB
[12/04 15:30:00    294s] Statistics of distance of Instance movement in refine placement:
[12/04 15:30:00    294s]   maximum (X+Y) =         0.00 um
[12/04 15:30:00    294s]   mean    (X+Y) =         0.00 um
[12/04 15:30:00    294s] Summary Report:
[12/04 15:30:00    294s] Instances move: 0 (out of 1610 movable)
[12/04 15:30:00    294s] Instances flipped: 0
[12/04 15:30:00    294s] Mean displacement: 0.00 um
[12/04 15:30:00    294s] Max displacement: 0.00 um 
[12/04 15:30:00    294s] Total instances moved : 0
[12/04 15:30:00    294s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.014, MEM:2800.8M
[12/04 15:30:00    294s] Total net bbox length = 2.196e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
[12/04 15:30:00    294s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.8MB
[12/04 15:30:00    294s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2800.8MB) @(0:04:55 - 0:04:55).
[12/04 15:30:00    294s] *** Finished refinePlace (0:04:55 mem=2800.8M) ***
[12/04 15:30:00    294s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.18
[12/04 15:30:00    294s] OPERPROF: Finished RefinePlace at level 1, CPU:0.040, REAL:0.033, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2800.8M
[12/04 15:30:00    294s] *** maximum move = 0.00 um ***
[12/04 15:30:00    294s] *** Finished re-routing un-routed nets (2800.8M) ***
[12/04 15:30:00    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Starting CMU at level 3, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2800.8M
[12/04 15:30:00    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2800.8M
[12/04 15:30:00    295s] 
[12/04 15:30:00    295s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2800.8M) ***
[12/04 15:30:00    295s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.261242.8
[12/04 15:30:00    295s] ** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.189 Density 0.71
[12/04 15:30:00    295s] Optimizer WNS Pass 1
[12/04 15:30:00    295s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

[12/04 15:30:00    295s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2800.8M
[12/04 15:30:00    295s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2800.8M
[12/04 15:30:00    295s] Active Path Group: default 
[12/04 15:30:00    295s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:00    295s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:30:00    295s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:00    295s] |  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:00.0| 2800.8M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:30:01    295s] |  -0.885|   -0.885| -65.189|  -65.189|    0.71%|   0:00:01.0| 2802.3M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:30:01    295s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=2802.3M) ***
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=2802.3M) ***
[12/04 15:30:01    295s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

[12/04 15:30:01    295s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.189|
|reg2reg   | 0.056|  0.000|
|HEPG      | 0.056|  0.000|
|All Paths |-0.885|-65.189|
+----------+------+-------+

[12/04 15:30:01    295s] Bottom Preferred Layer:
[12/04 15:30:01    295s] +---------------+------------+----------+
[12/04 15:30:01    295s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:30:01    295s] +---------------+------------+----------+
[12/04 15:30:01    295s] | metal5 (z=5)  |          2 | default  |
[12/04 15:30:01    295s] +---------------+------------+----------+
[12/04 15:30:01    295s] Via Pillar Rule:
[12/04 15:30:01    295s]     None
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2802.3M) ***
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.13
[12/04 15:30:01    295s] Total-nets :: 1712, Stn-nets :: 123, ratio :: 7.18458 %
[12/04 15:30:01    295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2783.3M
[12/04 15:30:01    295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:2738.3M
[12/04 15:30:01    295s] TotalInstCnt at PhyDesignMc Destruction: 1,610
[12/04 15:30:01    295s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.33
[12/04 15:30:01    295s] *** WnsOpt #5 [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:04:55.4/0:22:36.1 (0.2), mem = 2738.3M
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] =============================================================================================
[12/04 15:30:01    295s]  Step TAT Report for WnsOpt #5                                                  20.15-s105_1
[12/04 15:30:01    295s] =============================================================================================
[12/04 15:30:01    295s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:30:01    295s] ---------------------------------------------------------------------------------------------
[12/04 15:30:01    295s] [ RefinePlace            ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.1    1.0
[12/04 15:30:01    295s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 15:30:01    295s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  40.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:30:01    295s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:01    295s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:30:01    295s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:30:01    295s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:01    295s] [ TransformInit          ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:01    295s] [ OptimizationStep       ]      3   0:00:00.0  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/04 15:30:01    295s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.2 % )     0:00:01.5 /  0:00:01.5    1.0
[12/04 15:30:01    295s] [ OptGetWeight           ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 15:30:01    295s] [ OptEval                ]      7   0:00:01.3  (  34.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/04 15:30:01    295s] [ OptCommit              ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:01    295s] [ IncrTimingUpdate       ]     12   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:30:01    295s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:30:01    295s] [ IncrDelayCalc          ]     31   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:30:01    295s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:30:01    295s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:01    295s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:01    295s] [ MISC                   ]          0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:01    295s] ---------------------------------------------------------------------------------------------
[12/04 15:30:01    295s]  WnsOpt #5 TOTAL                    0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 15:30:01    295s] ---------------------------------------------------------------------------------------------
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] End: GigaOpt Optimization in WNS mode
[12/04 15:30:01    295s] *** Timing NOT met, worst failing slack is -0.885
[12/04 15:30:01    295s] *** Check timing (0:00:00.0)
[12/04 15:30:01    295s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:30:01    295s] Deleting Lib Analyzer.
[12/04 15:30:01    295s] GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
[12/04 15:30:01    295s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 15:30:01    295s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:30:01    295s] Info: 87 io nets excluded
[12/04 15:30:01    295s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:30:01    295s] ### Creating LA Mngr. totSessionCpu=0:04:55 mem=2736.3M
[12/04 15:30:01    295s] ### Creating LA Mngr, finished. totSessionCpu=0:04:55 mem=2736.3M
[12/04 15:30:01    295s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 15:30:01    295s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:30:01    295s] ### Creating PhyDesignMc. totSessionCpu=0:04:55 mem=2755.3M
[12/04 15:30:01    295s] OPERPROF: Starting DPlace-Init at level 1, MEM:2755.3M
[12/04 15:30:01    295s] z: 2, totalTracks: 1
[12/04 15:30:01    295s] z: 4, totalTracks: 1
[12/04 15:30:01    295s] z: 6, totalTracks: 1
[12/04 15:30:01    295s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:30:01    295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2755.3M
[12/04 15:30:01    295s] OPERPROF:     Starting CMU at level 3, MEM:2755.3M
[12/04 15:30:01    295s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2755.3M
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:30:01    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2755.3M
[12/04 15:30:01    295s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2755.3M
[12/04 15:30:01    295s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2755.3M
[12/04 15:30:01    295s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2755.3MB).
[12/04 15:30:01    295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.022, MEM:2755.3M
[12/04 15:30:01    295s] TotalInstCnt at PhyDesignMc Initialization: 1,610
[12/04 15:30:01    295s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:55 mem=2755.3M
[12/04 15:30:01    295s] Begin: Area Reclaim Optimization
[12/04 15:30:01    295s] *** AreaOpt #8 [begin] : totSession cpu/real = 0:04:55.5/0:22:36.2 (0.2), mem = 2755.3M
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] Creating Lib Analyzer ...
[12/04 15:30:01    295s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[12/04 15:30:01    295s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[12/04 15:30:01    295s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[12/04 15:30:01    295s] 
[12/04 15:30:01    295s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:30:02    296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:57 mem=2759.4M
[12/04 15:30:02    296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:57 mem=2759.4M
[12/04 15:30:02    296s] Creating Lib Analyzer, finished. 
[12/04 15:30:02    296s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.34
[12/04 15:30:02    296s] ### Creating RouteCongInterface, started
[12/04 15:30:02    296s] 
[12/04 15:30:02    296s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[12/04 15:30:02    296s] 
[12/04 15:30:02    296s] #optDebug: {0, 1.000}
[12/04 15:30:02    296s] ### Creating RouteCongInterface, finished
[12/04 15:30:02    296s] ### Creating LA Mngr. totSessionCpu=0:04:57 mem=2759.4M
[12/04 15:30:02    296s] ### Creating LA Mngr, finished. totSessionCpu=0:04:57 mem=2759.4M
[12/04 15:30:02    297s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2759.4M
[12/04 15:30:02    297s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2759.4M
[12/04 15:30:02    297s] Reclaim Optimization WNS Slack -0.885  TNS Slack -65.189 Density 0.71
[12/04 15:30:02    297s] +---------+---------+--------+--------+------------+--------+
[12/04 15:30:02    297s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 15:30:02    297s] +---------+---------+--------+--------+------------+--------+
[12/04 15:30:02    297s] |    0.71%|        -|  -0.885| -65.189|   0:00:00.0| 2759.4M|
[12/04 15:30:02    297s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:30:02    297s] |    0.71%|        0|  -0.885| -65.189|   0:00:00.0| 2778.4M|
[12/04 15:30:03    297s] |    0.71%|        5|  -0.885| -65.189|   0:00:01.0| 2797.5M|
[12/04 15:30:03    297s] |    0.70%|       54|  -0.885| -65.190|   0:00:00.0| 2797.5M|
[12/04 15:30:03    297s] |    0.70%|        2|  -0.885| -65.190|   0:00:00.0| 2797.5M|
[12/04 15:30:03    297s] |    0.70%|        0|  -0.885| -65.190|   0:00:00.0| 2797.5M|
[12/04 15:30:03    297s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[12/04 15:30:03    297s] |    0.70%|        0|  -0.885| -65.190|   0:00:00.0| 2797.5M|
[12/04 15:30:03    297s] +---------+---------+--------+--------+------------+--------+
[12/04 15:30:03    297s] Reclaim Optimization End WNS Slack -0.885  TNS Slack -65.190 Density 0.70
[12/04 15:30:03    297s] 
[12/04 15:30:03    297s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 2 Resize = 48 **
[12/04 15:30:03    297s] --------------------------------------------------------------
[12/04 15:30:03    297s] |                                   | Total     | Sequential |
[12/04 15:30:03    297s] --------------------------------------------------------------
[12/04 15:30:03    297s] | Num insts resized                 |      47  |       1    |
[12/04 15:30:03    297s] | Num insts undone                  |       8  |       3    |
[12/04 15:30:03    297s] | Num insts Downsized               |      47  |       1    |
[12/04 15:30:03    297s] | Num insts Samesized               |       0  |       0    |
[12/04 15:30:03    297s] | Num insts Upsized                 |       0  |       0    |
[12/04 15:30:03    297s] | Num multiple commits+uncommits    |       1  |       -    |
[12/04 15:30:03    297s] --------------------------------------------------------------
[12/04 15:30:03    297s] Bottom Preferred Layer:
[12/04 15:30:03    297s] +---------------+------------+----------+
[12/04 15:30:03    297s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:30:03    297s] +---------------+------------+----------+
[12/04 15:30:03    297s] | metal5 (z=5)  |          2 | default  |
[12/04 15:30:03    297s] +---------------+------------+----------+
[12/04 15:30:03    297s] Via Pillar Rule:
[12/04 15:30:03    297s]     None
[12/04 15:30:03    297s] End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
[12/04 15:30:03    297s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.006, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:       Starting CMU at level 4, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:2797.5M
[12/04 15:30:03    297s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:2797.5M
[12/04 15:30:03    297s] TDRefine: refinePlace mode is spiral
[12/04 15:30:03    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.19
[12/04 15:30:03    297s] OPERPROF: Starting RefinePlace at level 1, MEM:2797.5M
[12/04 15:30:03    297s] *** Starting refinePlace (0:04:58 mem=2797.5M) ***
[12/04 15:30:03    297s] Total net bbox length = 2.194e+05 (1.089e+05 1.105e+05) (ext = 1.491e+05)
[12/04 15:30:03    297s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:30:03    297s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2797.5M
[12/04 15:30:03    297s] Starting refinePlace ...
[12/04 15:30:03    297s] One DDP V2 for no tweak run.
[12/04 15:30:03    297s] 
[12/04 15:30:03    297s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:30:03    297s] Move report: legalization moves 17 insts, mean move: 4.45 um, max move: 8.76 um spiral
[12/04 15:30:03    297s] 	Max move on inst (CORE/U1010): (1646.10, 1767.92) --> (1642.38, 1772.96)
[12/04 15:30:03    297s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2800.6MB) @(0:04:58 - 0:04:58).
[12/04 15:30:03    297s] Move report: Detail placement moves 17 insts, mean move: 4.45 um, max move: 8.76 um 
[12/04 15:30:03    297s] 	Max move on inst (CORE/U1010): (1646.10, 1767.92) --> (1642.38, 1772.96)
[12/04 15:30:03    297s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.6MB
[12/04 15:30:03    297s] Statistics of distance of Instance movement in refine placement:
[12/04 15:30:03    297s]   maximum (X+Y) =         8.76 um
[12/04 15:30:03    297s]   inst (CORE/U1010) with max move: (1646.1, 1767.92) -> (1642.38, 1772.96)
[12/04 15:30:03    297s]   mean    (X+Y) =         4.45 um
[12/04 15:30:03    297s] Summary Report:
[12/04 15:30:03    297s] Instances move: 17 (out of 1604 movable)
[12/04 15:30:03    297s] Instances flipped: 0
[12/04 15:30:03    297s] Mean displacement: 4.45 um
[12/04 15:30:03    297s] Max displacement: 8.76 um (Instance: CORE/U1010) (1646.1, 1767.92) -> (1642.38, 1772.96)
[12/04 15:30:03    297s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[12/04 15:30:03    297s] Total instances moved : 17
[12/04 15:30:03    297s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.015, MEM:2800.6M
[12/04 15:30:03    297s] Total net bbox length = 2.195e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
[12/04 15:30:03    297s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2800.6MB
[12/04 15:30:03    297s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2800.6MB) @(0:04:58 - 0:04:58).
[12/04 15:30:03    297s] *** Finished refinePlace (0:04:58 mem=2800.6M) ***
[12/04 15:30:03    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.19
[12/04 15:30:03    297s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.020, MEM:2800.6M
[12/04 15:30:03    297s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2800.6M
[12/04 15:30:03    297s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2797.6M
[12/04 15:30:03    297s] *** maximum move = 8.76 um ***
[12/04 15:30:03    297s] *** Finished re-routing un-routed nets (2797.6M) ***
[12/04 15:30:03    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:     Starting CMU at level 3, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2797.6M
[12/04 15:30:03    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.021, MEM:2797.6M
[12/04 15:30:03    297s] 
[12/04 15:30:03    297s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2797.6M) ***
[12/04 15:30:03    297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.34
[12/04 15:30:03    297s] *** AreaOpt #8 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:04:57.9/0:22:38.6 (0.2), mem = 2797.6M
[12/04 15:30:03    297s] 
[12/04 15:30:03    297s] =============================================================================================
[12/04 15:30:03    297s]  Step TAT Report for AreaOpt #8                                                 20.15-s105_1
[12/04 15:30:03    297s] =============================================================================================
[12/04 15:30:03    297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:30:03    297s] ---------------------------------------------------------------------------------------------
[12/04 15:30:03    297s] [ RefinePlace            ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:30:03    297s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:03    297s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  58.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/04 15:30:03    297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:03    297s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:30:03    297s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:03    297s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:30:03    297s] [ OptGetWeight           ]     89   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:03    297s] [ OptEval                ]     89   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.3    1.1
[12/04 15:30:03    297s] [ OptCommit              ]     89   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:03    297s] [ IncrTimingUpdate       ]     27   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 15:30:03    297s] [ PostCommitDelayUpdate  ]     93   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:03    297s] [ IncrDelayCalc          ]    128   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:03    297s] [ MISC                   ]          0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:03    297s] ---------------------------------------------------------------------------------------------
[12/04 15:30:03    297s]  AreaOpt #8 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/04 15:30:03    297s] ---------------------------------------------------------------------------------------------
[12/04 15:30:03    297s] 
[12/04 15:30:03    297s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2778.5M
[12/04 15:30:03    297s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2740.5M
[12/04 15:30:03    297s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:30:03    297s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2740.49M, totSessionCpu=0:04:58).
[12/04 15:30:03    297s] Begin: GigaOpt postEco DRV Optimization
[12/04 15:30:03    297s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[12/04 15:30:03    297s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:04:57.9/0:22:38.6 (0.2), mem = 2740.5M
[12/04 15:30:03    297s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:30:03    297s] Info: 87 io nets excluded
[12/04 15:30:03    297s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:30:03    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.35
[12/04 15:30:03    297s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:30:03    297s] ### Creating PhyDesignMc. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:03    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:2740.5M
[12/04 15:30:03    297s] z: 2, totalTracks: 1
[12/04 15:30:03    297s] z: 4, totalTracks: 1
[12/04 15:30:03    297s] z: 6, totalTracks: 1
[12/04 15:30:03    297s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 15:30:03    297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2740.5M
[12/04 15:30:03    297s] OPERPROF:     Starting CMU at level 3, MEM:2740.5M
[12/04 15:30:03    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2740.5M
[12/04 15:30:03    297s] 
[12/04 15:30:03    297s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:30:03    297s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2740.5M
[12/04 15:30:03    297s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2740.5M
[12/04 15:30:03    297s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2740.5M
[12/04 15:30:03    297s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5MB).
[12/04 15:30:03    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2740.5M
[12/04 15:30:03    297s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:30:03    297s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:03    297s] ### Creating RouteCongInterface, started
[12/04 15:30:03    298s] 
[12/04 15:30:03    298s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[12/04 15:30:03    298s] 
[12/04 15:30:03    298s] #optDebug: {0, 1.000}
[12/04 15:30:03    298s] ### Creating RouteCongInterface, finished
[12/04 15:30:03    298s] {MG  {5 0 43.8 0.818622} }
[12/04 15:30:03    298s] ### Creating LA Mngr. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:03    298s] ### Creating LA Mngr, finished. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:04    298s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2759.6M
[12/04 15:30:04    298s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2759.6M
[12/04 15:30:04    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:30:04    298s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 15:30:04    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:30:04    298s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 15:30:04    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:30:04    298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:30:04    298s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -65.19|       0|       0|       0|  0.70%|          |         |
[12/04 15:30:04    298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 15:30:04    298s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -65.19|       0|       0|       0|  0.70%| 0:00:00.0|  2759.6M|
[12/04 15:30:04    298s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 15:30:04    298s] Bottom Preferred Layer:
[12/04 15:30:04    298s] +---------------+------------+----------+
[12/04 15:30:04    298s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:30:04    298s] +---------------+------------+----------+
[12/04 15:30:04    298s] | metal5 (z=5)  |          2 | default  |
[12/04 15:30:04    298s] +---------------+------------+----------+
[12/04 15:30:04    298s] Via Pillar Rule:
[12/04 15:30:04    298s]     None
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2759.6M) ***
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Total-nets :: 1706, Stn-nets :: 124, ratio :: 7.26846 %
[12/04 15:30:04    298s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2740.5M
[12/04 15:30:04    298s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.35
[12/04 15:30:04    298s] *** DrvOpt #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:04:58.3/0:22:39.0 (0.2), mem = 2740.5M
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] =============================================================================================
[12/04 15:30:04    298s]  Step TAT Report for DrvOpt #7                                                  20.15-s105_1
[12/04 15:30:04    298s] =============================================================================================
[12/04 15:30:04    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:30:04    298s] ---------------------------------------------------------------------------------------------
[12/04 15:30:04    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:30:04    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:30:04    298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ MISC                   ]          0:00:00.2  (  62.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:04    298s] ---------------------------------------------------------------------------------------------
[12/04 15:30:04    298s]  DrvOpt #7 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:30:04    298s] ---------------------------------------------------------------------------------------------
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] End: GigaOpt postEco DRV Optimization
[12/04 15:30:04    298s] Running refinePlace -preserveRouting true -hardFence false
[12/04 15:30:04    298s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2740.5M
[12/04 15:30:04    298s] z: 2, totalTracks: 1
[12/04 15:30:04    298s] z: 4, totalTracks: 1
[12/04 15:30:04    298s] z: 6, totalTracks: 1
[12/04 15:30:04    298s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:30:04    298s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:         Starting CMU at level 5, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2740.5M
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:30:04    298s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2740.5M
[12/04 15:30:04    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5MB).
[12/04 15:30:04    298s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:2740.5M
[12/04 15:30:04    298s] TDRefine: refinePlace mode is spiral
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.261242.20
[12/04 15:30:04    298s] OPERPROF:   Starting RefinePlace at level 2, MEM:2740.5M
[12/04 15:30:04    298s] *** Starting refinePlace (0:04:58 mem=2740.5M) ***
[12/04 15:30:04    298s] Total net bbox length = 2.195e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Starting Small incrNP...
[12/04 15:30:04    298s] User Input Parameters:
[12/04 15:30:04    298s] - Congestion Driven    : Off
[12/04 15:30:04    298s] - Timing Driven        : Off
[12/04 15:30:04    298s] - Area-Violation Based : Off
[12/04 15:30:04    298s] - Start Rollback Level : -5
[12/04 15:30:04    298s] - Legalized            : On
[12/04 15:30:04    298s] - Window Based         : Off
[12/04 15:30:04    298s] - eDen incr mode       : Off
[12/04 15:30:04    298s] - Small incr mode      : On
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.012, MEM:2740.5M
[12/04 15:30:04    298s] default core: bins with density > 0.750 =  0.04 % ( 1 / 2809 )
[12/04 15:30:04    298s] Density distribution unevenness ratio = 97.876%
[12/04 15:30:04    298s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.013, MEM:2740.5M
[12/04 15:30:04    298s] cost 0.757716, thresh 1.000000
[12/04 15:30:04    298s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5M)
[12/04 15:30:04    298s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 15:30:04    298s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2740.5M
[12/04 15:30:04    298s] Starting refinePlace ...
[12/04 15:30:04    298s] One DDP V2 for no tweak run.
[12/04 15:30:04    298s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 15:30:04    298s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5MB) @(0:04:58 - 0:04:58).
[12/04 15:30:04    298s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:30:04    298s] wireLenOptFixPriorityInst 257 inst fixed
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Running Spiral with 1 thread in Normal Mode  fetchWidth=676 
[12/04 15:30:04    298s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 15:30:04    298s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5MB) @(0:04:58 - 0:04:58).
[12/04 15:30:04    298s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 15:30:04    298s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2740.5MB
[12/04 15:30:04    298s] Statistics of distance of Instance movement in refine placement:
[12/04 15:30:04    298s]   maximum (X+Y) =         0.00 um
[12/04 15:30:04    298s]   mean    (X+Y) =         0.00 um
[12/04 15:30:04    298s] Summary Report:
[12/04 15:30:04    298s] Instances move: 0 (out of 1604 movable)
[12/04 15:30:04    298s] Instances flipped: 0
[12/04 15:30:04    298s] Mean displacement: 0.00 um
[12/04 15:30:04    298s] Max displacement: 0.00 um 
[12/04 15:30:04    298s] Total instances moved : 0
[12/04 15:30:04    298s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.025, MEM:2740.5M
[12/04 15:30:04    298s] Total net bbox length = 2.195e+05 (1.090e+05 1.105e+05) (ext = 1.491e+05)
[12/04 15:30:04    298s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2740.5MB
[12/04 15:30:04    298s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5MB) @(0:04:58 - 0:04:58).
[12/04 15:30:04    298s] *** Finished refinePlace (0:04:58 mem=2740.5M) ***
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.261242.20
[12/04 15:30:04    298s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.040, REAL:0.044, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.060, REAL:0.069, MEM:2740.5M
[12/04 15:30:04    298s] GigaOpt: WNS changes after postEco optimization: -0.088 -> -0.088 (bump = 0.0)
[12/04 15:30:04    298s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 15:30:04    298s] Begin: GigaOpt Optimization in post-eco TNS mode
[12/04 15:30:04    298s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[12/04 15:30:04    298s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:30:04    298s] Info: 87 io nets excluded
[12/04 15:30:04    298s] Info: 2 clock nets excluded from IPO operation.
[12/04 15:30:04    298s] *** TnsOpt #9 [begin] : totSession cpu/real = 0:04:58.4/0:22:39.1 (0.2), mem = 2740.5M
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.261242.36
[12/04 15:30:04    298s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 15:30:04    298s] ### Creating PhyDesignMc. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:04    298s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:30:04    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:2740.5M
[12/04 15:30:04    298s] z: 2, totalTracks: 1
[12/04 15:30:04    298s] z: 4, totalTracks: 1
[12/04 15:30:04    298s] z: 6, totalTracks: 1
[12/04 15:30:04    298s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 15:30:04    298s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:     Starting CMU at level 3, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2740.5M
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 15:30:04    298s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2740.5M
[12/04 15:30:04    298s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2740.5M
[12/04 15:30:04    298s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2740.5MB).
[12/04 15:30:04    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2740.5M
[12/04 15:30:04    298s] TotalInstCnt at PhyDesignMc Initialization: 1,604
[12/04 15:30:04    298s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:04    298s] ### Creating RouteCongInterface, started
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] #optDebug:  {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] #optDebug: {0, 1.000}
[12/04 15:30:04    298s] ### Creating RouteCongInterface, finished
[12/04 15:30:04    298s] {MG  {5 0 43.8 0.818622} }
[12/04 15:30:04    298s] ### Creating LA Mngr. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:04    298s] ### Creating LA Mngr, finished. totSessionCpu=0:04:58 mem=2740.5M
[12/04 15:30:04    298s] *info: 87 io nets excluded
[12/04 15:30:04    298s] Info: 78 top-level, potential tri-state nets excluded from IPO operation.
[12/04 15:30:04    298s] *info: 2 clock nets excluded
[12/04 15:30:04    298s] *info: 3 no-driver nets excluded.
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.261242.14
[12/04 15:30:04    298s] PathGroup :  reg2reg  TargetSlack : 0 
[12/04 15:30:04    298s] ** GigaOpt Optimizer WNS Slack -0.885 TNS Slack -65.190 Density 0.70
[12/04 15:30:04    298s] Optimizer TNS Opt
[12/04 15:30:04    298s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.190|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.885|-65.190|
+----------+------+-------+

[12/04 15:30:04    298s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2759.6M
[12/04 15:30:04    298s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2759.6M
[12/04 15:30:04    298s] Active Path Group: default 
[12/04 15:30:04    298s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:04    298s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |   Worst View   |Pathgroup|              End Point              |
[12/04 15:30:04    298s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:04    298s] |  -0.885|   -0.885| -65.190|  -65.190|    0.70%|   0:00:00.0| 2759.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:30:04    298s] |  -0.885|   -0.885| -65.190|  -65.190|    0.70%|   0:00:00.0| 2778.6M|av_func_mode_max|  default| tetris[28]                          |
[12/04 15:30:04    298s] +--------+---------+--------+---------+---------+------------+--------+----------------+---------+-------------------------------------+
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=2778.6M) ***
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2778.6M) ***
[12/04 15:30:04    298s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.190|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.885|-65.190|
+----------+------+-------+

[12/04 15:30:04    298s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.885|-65.190|
|reg2reg   | 0.001|  0.000|
|HEPG      | 0.001|  0.000|
|All Paths |-0.885|-65.190|
+----------+------+-------+

[12/04 15:30:04    298s] Bottom Preferred Layer:
[12/04 15:30:04    298s] +---------------+------------+----------+
[12/04 15:30:04    298s] |     Layer     |   OPT_LA   |   Rule   |
[12/04 15:30:04    298s] +---------------+------------+----------+
[12/04 15:30:04    298s] | metal5 (z=5)  |          2 | default  |
[12/04 15:30:04    298s] +---------------+------------+----------+
[12/04 15:30:04    298s] Via Pillar Rule:
[12/04 15:30:04    298s]     None
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2778.6M) ***
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.261242.14
[12/04 15:30:04    298s] Total-nets :: 1706, Stn-nets :: 124, ratio :: 7.26846 %
[12/04 15:30:04    298s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2759.6M
[12/04 15:30:04    298s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:2738.6M
[12/04 15:30:04    298s] TotalInstCnt at PhyDesignMc Destruction: 1,604
[12/04 15:30:04    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.261242.36
[12/04 15:30:04    298s] *** TnsOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:58.9/0:22:39.6 (0.2), mem = 2738.6M
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] =============================================================================================
[12/04 15:30:04    298s]  Step TAT Report for TnsOpt #9                                                  20.15-s105_1
[12/04 15:30:04    298s] =============================================================================================
[12/04 15:30:04    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:30:04    298s] ---------------------------------------------------------------------------------------------
[12/04 15:30:04    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:30:04    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.1    1.1
[12/04 15:30:04    298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ TransformInit          ]      1   0:00:00.3  (  54.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:30:04    298s] [ OptimizationStep       ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 15:30:04    298s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ OptGetWeight           ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ OptEval                ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ OptCommit              ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ IncrTimingUpdate       ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ PostCommitDelayUpdate  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ SetupOptSlackGraph     ]      6   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:04    298s] [ MISC                   ]          0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 15:30:04    298s] ---------------------------------------------------------------------------------------------
[12/04 15:30:04    298s]  TnsOpt #9 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:30:04    298s] ---------------------------------------------------------------------------------------------
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] End: GigaOpt Optimization in post-eco TNS mode
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Active setup views:
[12/04 15:30:04    298s]  av_func_mode_max
[12/04 15:30:04    298s]   Dominating endpoints: 0
[12/04 15:30:04    298s]   Dominating TNS: -0.000
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Extraction called for design 'CHIP' of instances=1728 and nets=1711 using extraction engine 'preRoute' .
[12/04 15:30:04    298s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/04 15:30:04    298s] Type 'man IMPEXT-3530' for more detail.
[12/04 15:30:04    298s] PreRoute RC Extraction called for design CHIP.
[12/04 15:30:04    298s] RC Extraction called in multi-corner(1) mode.
[12/04 15:30:04    298s] RCMode: PreRoute
[12/04 15:30:04    298s]       RC Corner Indexes            0   
[12/04 15:30:04    298s] Capacitance Scaling Factor   : 1.00000 
[12/04 15:30:04    298s] Resistance Scaling Factor    : 1.00000 
[12/04 15:30:04    298s] Clock Cap. Scaling Factor    : 1.00000 
[12/04 15:30:04    298s] Clock Res. Scaling Factor    : 1.00000 
[12/04 15:30:04    298s] Shrink Factor                : 1.00000
[12/04 15:30:04    298s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 15:30:04    298s] Using capacitance table file ...
[12/04 15:30:04    298s] RC Grid backup saved.
[12/04 15:30:04    298s] 
[12/04 15:30:04    298s] Trim Metal Layers:
[12/04 15:30:04    299s] LayerId::1 widthSet size::4
[12/04 15:30:04    299s] LayerId::2 widthSet size::4
[12/04 15:30:04    299s] LayerId::3 widthSet size::4
[12/04 15:30:04    299s] LayerId::4 widthSet size::4
[12/04 15:30:04    299s] LayerId::5 widthSet size::4
[12/04 15:30:04    299s] LayerId::6 widthSet size::2
[12/04 15:30:04    299s] Skipped RC grid update for preRoute extraction.
[12/04 15:30:04    299s] eee: pegSigSF::1.070000
[12/04 15:30:04    299s] Initializing multi-corner capacitance tables ... 
[12/04 15:30:04    299s] Initializing multi-corner resistance tables ...
[12/04 15:30:04    299s] eee: l::1 avDens::0.107460 usedTrk::31305.286092 availTrk::291321.398596 sigTrk::31305.286092
[12/04 15:30:04    299s] eee: l::2 avDens::0.033929 usedTrk::5027.519051 availTrk::148176.473438 sigTrk::5027.519051
[12/04 15:30:04    299s] eee: l::3 avDens::0.032239 usedTrk::5160.864486 availTrk::160080.753606 sigTrk::5160.864486
[12/04 15:30:04    299s] eee: l::4 avDens::0.051460 usedTrk::275.139087 availTrk::5346.656916 sigTrk::275.139087
[12/04 15:30:04    299s] eee: l::5 avDens::0.001940 usedTrk::353.680960 availTrk::182308.432428 sigTrk::353.680960
[12/04 15:30:04    299s] eee: l::6 avDens::0.006457 usedTrk::290.536913 availTrk::44998.949527 sigTrk::290.536913
[12/04 15:30:04    299s] {RT RC_Corner 0 6 6 {5 0} 1}
[12/04 15:30:04    299s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.281513 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.814900 ; wcR: 0.528000 ; newSi: 0.078700 ; pMod: 83 ; 
[12/04 15:30:04    299s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2721.055M)
[12/04 15:30:04    299s] Skewing Data Summary (End_of_FINAL)
[12/04 15:30:04    299s] --------------------------------------------------
[12/04 15:30:04    299s]  Total skewed count:0
[12/04 15:30:04    299s] --------------------------------------------------
[12/04 15:30:04    299s] Starting delay calculation for Setup views
[12/04 15:30:04    299s] #################################################################################
[12/04 15:30:04    299s] # Design Stage: PreRoute
[12/04 15:30:04    299s] # Design Name: CHIP
[12/04 15:30:04    299s] # Design Mode: 90nm
[12/04 15:30:04    299s] # Analysis Mode: MMMC Non-OCV 
[12/04 15:30:04    299s] # Parasitics Mode: No SPEF/RCDB 
[12/04 15:30:04    299s] # Signoff Settings: SI Off 
[12/04 15:30:04    299s] #################################################################################
[12/04 15:30:04    299s] Calculate delays in Single mode...
[12/04 15:30:04    299s] Topological Sorting (REAL = 0:00:00.0, MEM = 2738.4M, InitMEM = 2738.4M)
[12/04 15:30:04    299s] Start delay calculation (fullDC) (1 T). (MEM=2738.35)
[12/04 15:30:04    299s] End AAE Lib Interpolated Model. (MEM=2738.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:30:05    299s] Total number of fetched objects 1722
[12/04 15:30:05    299s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 15:30:05    299s] End delay calculation. (MEM=2754.04 CPU=0:00:00.2 REAL=0:00:00.0)
[12/04 15:30:05    299s] End delay calculation (fullDC). (MEM=2754.04 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 15:30:05    299s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2754.0M) ***
[12/04 15:30:05    299s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:05:00 mem=2754.0M)
[12/04 15:30:05    299s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Import and model ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Create place DB ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Import place data ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read instances and placement ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read nets ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Create route DB ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       == Non-default Options ==
[12/04 15:30:05    299s] (I)       Build term to term wires                           : false
[12/04 15:30:05    299s] (I)       Maximum routing layer                              : 6
[12/04 15:30:05    299s] (I)       Number of threads                                  : 1
[12/04 15:30:05    299s] (I)       Method to set GCell size                           : row
[12/04 15:30:05    299s] (I)       Counted 75122 PG shapes. We will not process PG shapes layer by layer.
[12/04 15:30:05    299s] (I)       Started Import route data (1T) ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       ============== Pin Summary ==============
[12/04 15:30:05    299s] (I)       +-------+--------+---------+------------+
[12/04 15:30:05    299s] (I)       | Layer | # pins | % total |      Group |
[12/04 15:30:05    299s] (I)       +-------+--------+---------+------------+
[12/04 15:30:05    299s] (I)       |     1 |   5937 |  100.00 |        Pin |
[12/04 15:30:05    299s] (I)       |     2 |      0 |    0.00 | Pin access |
[12/04 15:30:05    299s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 15:30:05    299s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 15:30:05    299s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 15:30:05    299s] (I)       |     6 |      0 |    0.00 |      Upper |
[12/04 15:30:05    299s] (I)       +-------+--------+---------+------------+
[12/04 15:30:05    299s] (I)       Use row-based GCell size
[12/04 15:30:05    299s] (I)       Use row-based GCell align
[12/04 15:30:05    299s] (I)       GCell unit size   : 5040
[12/04 15:30:05    299s] (I)       GCell multiplier  : 1
[12/04 15:30:05    299s] (I)       GCell row height  : 5040
[12/04 15:30:05    299s] (I)       Actual row height : 5040
[12/04 15:30:05    299s] (I)       GCell align ref   : 340380 341600
[12/04 15:30:05    299s] [NR-eGR] Track table information for default rule: 
[12/04 15:30:05    299s] [NR-eGR] metal1 has no routable track
[12/04 15:30:05    299s] [NR-eGR] metal2 has single uniform track structure
[12/04 15:30:05    299s] [NR-eGR] metal3 has single uniform track structure
[12/04 15:30:05    299s] [NR-eGR] metal4 has single uniform track structure
[12/04 15:30:05    299s] [NR-eGR] metal5 has single uniform track structure
[12/04 15:30:05    299s] [NR-eGR] metal6 has single uniform track structure
[12/04 15:30:05    299s] (I)       =================== Default via ====================
[12/04 15:30:05    299s] (I)       +---+------------------+---------------------------+
[12/04 15:30:05    299s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut           |
[12/04 15:30:05    299s] (I)       +---+------------------+---------------------------+
[12/04 15:30:05    299s] (I)       | 1 |    4  VIA12_VV   |   38  VIA12_HH_2cut_alt_W |
[12/04 15:30:05    299s] (I)       | 2 |    7  VIA23_VH   |   48  VIA23_HH_2cut_alt_W |
[12/04 15:30:05    299s] (I)       | 3 |   11  VIA34_VH   |   57  VIA34_HH_2cut_alt_E |
[12/04 15:30:05    299s] (I)       | 4 |   15  VIA45_VH   |   67  VIA45_HH_2cut_alt_E |
[12/04 15:30:05    299s] (I)       | 5 |   17  VIA56_HH   |   75  VIA56_HH_2cut_N     |
[12/04 15:30:05    299s] (I)       +---+------------------+---------------------------+
[12/04 15:30:05    299s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read routing blockages ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read instance blockages ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read PG blockages ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] [NR-eGR] Read 123380 PG shapes
[12/04 15:30:05    299s] (I)       Finished Read PG blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read boundary cut boxes ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] [NR-eGR] #Routing Blockages  : 0
[12/04 15:30:05    299s] [NR-eGR] #Instance Blockages : 6120
[12/04 15:30:05    299s] [NR-eGR] #PG Blockages       : 123380
[12/04 15:30:05    299s] [NR-eGR] #Halo Blockages     : 0
[12/04 15:30:05    299s] [NR-eGR] #Boundary Blockages : 0
[12/04 15:30:05    299s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read blackboxes ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 15:30:05    299s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read prerouted ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 15:30:05    299s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read unlegalized nets ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read nets ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] [NR-eGR] Read numTotalNets=1706  numIgnoredNets=0
[12/04 15:30:05    299s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Set up via pillars ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       early_global_route_priority property id does not exist.
[12/04 15:30:05    299s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Model blockages into capacity
[12/04 15:30:05    299s] (I)       Read Num Blocks=129500  Num Prerouted Wires=0  Num CS=0
[12/04 15:30:05    299s] (I)       Started Initialize 3D capacity ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Layer 1 (V) : #blockages 41668 : #preroutes 0
[12/04 15:30:05    299s] (I)       Layer 2 (H) : #blockages 34018 : #preroutes 0
[12/04 15:30:05    299s] (I)       Layer 3 (V) : #blockages 31994 : #preroutes 0
[12/04 15:30:05    299s] (I)       Layer 4 (H) : #blockages 18738 : #preroutes 0
[12/04 15:30:05    299s] (I)       Layer 5 (V) : #blockages 3082 : #preroutes 0
[12/04 15:30:05    299s] (I)       Finished Initialize 3D capacity ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       -- layer congestion ratio --
[12/04 15:30:05    299s] (I)       Layer 1 : 0.100000
[12/04 15:30:05    299s] (I)       Layer 2 : 0.700000
[12/04 15:30:05    299s] (I)       Layer 3 : 0.700000
[12/04 15:30:05    299s] (I)       Layer 4 : 0.700000
[12/04 15:30:05    299s] (I)       Layer 5 : 0.700000
[12/04 15:30:05    299s] (I)       Layer 6 : 0.700000
[12/04 15:30:05    299s] (I)       ----------------------------
[12/04 15:30:05    299s] (I)       Number of ignored nets                =      0
[12/04 15:30:05    299s] (I)       Number of connected nets              =      0
[12/04 15:30:05    299s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/04 15:30:05    299s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 15:30:05    299s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 15:30:05    299s] (I)       Finished Import route data (1T) ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Create route DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Read aux data ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Others data preparation ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/04 15:30:05    299s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Create route kernel ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Ndr track 0 does not exist
[12/04 15:30:05    299s] (I)       ---------------------Grid Graph Info--------------------
[12/04 15:30:05    299s] (I)       Routing area        : (0, 0) - (3331260, 3308040)
[12/04 15:30:05    299s] (I)       Core area           : (340380, 341600) - (2990880, 2967440)
[12/04 15:30:05    299s] (I)       Site width          :   620  (dbu)
[12/04 15:30:05    299s] (I)       Row height          :  5040  (dbu)
[12/04 15:30:05    299s] (I)       GCell row height    :  5040  (dbu)
[12/04 15:30:05    299s] (I)       GCell width         :  5040  (dbu)
[12/04 15:30:05    299s] (I)       GCell height        :  5040  (dbu)
[12/04 15:30:05    299s] (I)       Grid                :   661   656     6
[12/04 15:30:05    299s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 15:30:05    299s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[12/04 15:30:05    299s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[12/04 15:30:05    299s] (I)       Default wire width  :   240   280   280   280   280  1200
[12/04 15:30:05    299s] (I)       Default wire space  :   240   280   280   280   280  1000
[12/04 15:30:05    299s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[12/04 15:30:05    299s] (I)       Default pitch size  :   480   620   560   620   560  2480
[12/04 15:30:05    299s] (I)       First track coord   :     0   310   280   310   280  3410
[12/04 15:30:05    299s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[12/04 15:30:05    299s] (I)       Total num of tracks :     0  5373  5907  5373  5907  1342
[12/04 15:30:05    299s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 15:30:05    299s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 15:30:05    299s] (I)       --------------------------------------------------------
[12/04 15:30:05    299s] 
[12/04 15:30:05    299s] [NR-eGR] ============ Routing rule table ============
[12/04 15:30:05    299s] [NR-eGR] Rule id: 0  Nets: 1619 
[12/04 15:30:05    299s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 15:30:05    299s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[12/04 15:30:05    299s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:30:05    299s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 15:30:05    299s] [NR-eGR] ========================================
[12/04 15:30:05    299s] [NR-eGR] 
[12/04 15:30:05    299s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 15:30:05    299s] (I)       blocked tracks on layer2 : = 979069 / 3524688 (27.78%)
[12/04 15:30:05    299s] (I)       blocked tracks on layer3 : = 921863 / 3904527 (23.61%)
[12/04 15:30:05    299s] (I)       blocked tracks on layer4 : = 659605 / 3524688 (18.71%)
[12/04 15:30:05    299s] (I)       blocked tracks on layer5 : = 853648 / 3904527 (21.86%)
[12/04 15:30:05    299s] (I)       blocked tracks on layer6 : = 202892 / 880352 (23.05%)
[12/04 15:30:05    299s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Import and model ( CPU: 0.20 sec, Real: 0.19 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Reset routing kernel
[12/04 15:30:05    299s] (I)       Started Global Routing ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Initialization ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       totalPins=5763  totalGlobalPin=5576 (96.76%)
[12/04 15:30:05    299s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Net group 1 ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Generate topology ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       total 2D Cap : 3853031 = (3159967 H, 693064 V)
[12/04 15:30:05    299s] [NR-eGR] Layer group 1: route 2 net(s) in layer range [5, 6]
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1a Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1a ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Pattern routing (1T) ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/04 15:30:05    299s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:30:05    299s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1b Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1b ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:30:05    299s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961440e+03um
[12/04 15:30:05    299s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1c Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1c ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Two level routing ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Level2 Grid: 133 x 132
[12/04 15:30:05    299s] (I)       Started Two Level Routing ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:30:05    299s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1d Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1d ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Detoured routing ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:30:05    299s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1e Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1e ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Route legalization ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 786 = (483 H, 303 V) = (0.02% H, 0.04% V) = (2.434e+03um H, 1.527e+03um V)
[12/04 15:30:05    299s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.961440e+03um
[12/04 15:30:05    299s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1l Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1l ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Started Layer assignment (1T) ( Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2754.04 MB )
[12/04 15:30:05    299s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Net group 2 ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Generate topology ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       total 2D Cap : 12551894 = (6170399 H, 6381495 V)
[12/04 15:30:05    299s] [NR-eGR] Layer group 2: route 1617 net(s) in layer range [2, 6]
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1a Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1a ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Pattern routing (1T) ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 15:30:05    299s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 45736 = (22637 H, 23099 V) = (0.37% H, 0.36% V) = (1.141e+05um H, 1.164e+05um V)
[12/04 15:30:05    299s] (I)       Started Add via demand to 2D ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1b Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1b ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Monotonic routing (1T) ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Monotonic routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 45736 = (22637 H, 23099 V) = (0.37% H, 0.36% V) = (1.141e+05um H, 1.164e+05um V)
[12/04 15:30:05    299s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.305094e+05um
[12/04 15:30:05    299s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/04 15:30:05    299s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 15:30:05    299s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1c Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1c ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Two level routing ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Level2 Grid: 133 x 132
[12/04 15:30:05    299s] (I)       Started Two Level Routing ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 45736 = (22637 H, 23099 V) = (0.37% H, 0.36% V) = (1.141e+05um H, 1.164e+05um V)
[12/04 15:30:05    299s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1d Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1d ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Detoured routing ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 45736 = (22637 H, 23099 V) = (0.37% H, 0.36% V) = (1.141e+05um H, 1.164e+05um V)
[12/04 15:30:05    299s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1e Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1e ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Route legalization ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Usage: 45736 = (22637 H, 23099 V) = (0.37% H, 0.36% V) = (1.141e+05um H, 1.164e+05um V)
[12/04 15:30:05    299s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.305094e+05um
[12/04 15:30:05    299s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] (I)       ============  Phase 1l Route ============
[12/04 15:30:05    299s] (I)       Started Phase 1l ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Layer assignment (1T) ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Phase 1l ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Net group 2 ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Clean cong LA ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 15:30:05    299s] (I)       Layer  2:    2686440     22741         4      719167     2800337    (20.43%) 
[12/04 15:30:05    299s] (I)       Layer  3:    3009961     21894        17      780804     3115836    (20.04%) 
[12/04 15:30:05    299s] (I)       Layer  4:    3016297      2544         0      369472     3150032    (10.50%) 
[12/04 15:30:05    299s] (I)       Layer  5:    3176863      1073         1      526122     3370518    (13.50%) 
[12/04 15:30:05    299s] (I)       Layer  6:     705286       300         5      135289      744586    (15.38%) 
[12/04 15:30:05    299s] (I)       Total:      12594847     48552        27     2530854    13181309    (16.11%) 
[12/04 15:30:05    299s] (I)       
[12/04 15:30:05    299s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 15:30:05    299s] [NR-eGR]                        OverCon            
[12/04 15:30:05    299s] [NR-eGR]                         #Gcell     %Gcell
[12/04 15:30:05    299s] [NR-eGR]       Layer                (1)    OverCon 
[12/04 15:30:05    299s] [NR-eGR] ----------------------------------------------
[12/04 15:30:05    299s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR]  metal2  (2)         4( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR]  metal3  (3)        17( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR]  metal5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR]  metal6  (6)         5( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR] ----------------------------------------------
[12/04 15:30:05    299s] [NR-eGR] Total               27( 0.00%)   ( 0.00%) 
[12/04 15:30:05    299s] [NR-eGR] 
[12/04 15:30:05    299s] (I)       Finished Global Routing ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Started Export 3D cong map ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       total 2D Cap : 12603995 = (6194708 H, 6409287 V)
[12/04 15:30:05    299s] (I)       Started Export 2D cong map ( Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 15:30:05    299s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 15:30:05    299s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] (I)       Finished Export 3D cong map ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.40 sec, Curr Mem: 2762.04 MB )
[12/04 15:30:05    299s] OPERPROF: Starting HotSpotCal at level 1, MEM:2762.0M
[12/04 15:30:05    299s] [hotspot] +------------+---------------+---------------+
[12/04 15:30:05    299s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 15:30:05    299s] [hotspot] +------------+---------------+---------------+
[12/04 15:30:05    299s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 15:30:05    299s] [hotspot] +------------+---------------+---------------+
[12/04 15:30:05    299s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 15:30:05    299s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 15:30:05    299s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2762.0M
[12/04 15:30:05    299s] Reported timing to dir ./timingReports
[12/04 15:30:05    299s] **optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1870.8M, totSessionCpu=0:05:00 **
[12/04 15:30:05    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2714.1M
[12/04 15:30:05    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2714.1M
[12/04 15:30:07    300s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 av_func_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.885  |  0.002  | -0.885  |
|           TNS (ns):| -65.191 |  0.000  | -65.191 |
|    Violating Paths:|   93    |    0    |   93    |
|          All Paths:|   592   |   246   |   364   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 15:30:07    300s] Density: 0.699%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1871.6M, totSessionCpu=0:05:00 **
[12/04 15:30:07    300s] 
[12/04 15:30:07    300s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:30:07    300s] Deleting Lib Analyzer.
[12/04 15:30:07    300s] 
[12/04 15:30:07    300s] TimeStamp Deleting Cell Server End ...
[12/04 15:30:07    300s] *** Finished optDesign ***
[12/04 15:30:07    300s] 
[12/04 15:30:07    300s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:41.6 real=0:00:42.9)
[12/04 15:30:07    300s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[12/04 15:30:07    300s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:06.8 real=0:00:06.8)
[12/04 15:30:07    300s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[12/04 15:30:07    300s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:15.0 real=0:00:15.0)
[12/04 15:30:07    300s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[12/04 15:30:07    300s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[12/04 15:30:07    300s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 15:30:07    300s] Info: pop threads available for lower-level modules during optimization.
[12/04 15:30:07    300s] clean pInstBBox. size 0
[12/04 15:30:07    300s] All LLGs are deleted
[12/04 15:30:07    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2729.3M
[12/04 15:30:07    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:2729.3M
[12/04 15:30:07    300s] #optDebug: fT-D <X 1 0 0 0>
[12/04 15:30:07    300s] VSMManager cleared!
[12/04 15:30:07    300s] **place_opt_design ... cpu = 0:00:39, real = 0:00:41, mem = 2681.3M **
[12/04 15:30:07    300s] *** Finished GigaPlace ***
[12/04 15:30:07    300s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/04 15:30:07    300s] *** place_opt_design #5 [finish] : cpu/real = 0:00:39.0/0:00:40.3 (1.0), totSession cpu/real = 0:05:00.2/0:22:42.1 (0.2), mem = 2681.3M
[12/04 15:30:07    300s] 
[12/04 15:30:07    300s] =============================================================================================
[12/04 15:30:07    300s]  Final TAT Report for place_opt_design #5                                       20.15-s105_1
[12/04 15:30:07    300s] =============================================================================================
[12/04 15:30:07    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 15:30:07    300s] ---------------------------------------------------------------------------------------------
[12/04 15:30:07    300s] [ InitOpt                ]      1   0:00:03.2  (   7.8 % )     0:00:04.3 /  0:00:04.3    1.0
[12/04 15:30:07    300s] [ WnsOpt                 ]      1   0:00:03.7  (   9.3 % )     0:00:03.9 /  0:00:03.9    1.0
[12/04 15:30:07    300s] [ TnsOpt                 ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 15:30:07    300s] [ GlobalOpt              ]      1   0:00:03.8  (   9.4 % )     0:00:03.8 /  0:00:03.8    1.0
[12/04 15:30:07    300s] [ DrvOpt                 ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:30:07    300s] [ SimplifyNetlist        ]      1   0:00:02.0  (   5.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/04 15:30:07    300s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 15:30:07    300s] [ AreaOpt                ]      3   0:00:06.4  (  16.0 % )     0:00:06.6 /  0:00:06.6    1.0
[12/04 15:30:07    300s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 15:30:07    300s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:07    300s] [ IncrReplace            ]      1   0:00:15.0  (  37.2 % )     0:00:15.4 /  0:00:15.4    1.0
[12/04 15:30:07    300s] [ RefinePlace            ]      3   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 15:30:07    300s] [ EarlyGlobalRoute       ]      2   0:00:01.0  (   2.4 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 15:30:07    300s] [ ExtractRC              ]      3   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 15:30:07    300s] [ TimingUpdate           ]      4   0:00:00.1  (   0.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/04 15:30:07    300s] [ FullDelayCalc          ]      3   0:00:01.0  (   2.6 % )     0:00:01.0 /  0:00:01.1    1.0
[12/04 15:30:07    300s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:01.9 /  0:00:00.6    0.3
[12/04 15:30:07    300s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:30:07    300s] [ DrvReport              ]      2   0:00:01.3  (   3.2 % )     0:00:01.3 /  0:00:00.1    0.0
[12/04 15:30:07    300s] [ GenerateReports        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 15:30:07    300s] [ SlackTraversorInit     ]     10   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/04 15:30:07    300s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:07    300s] [ PlacerInterfaceInit    ]      3   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 15:30:07    300s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 15:30:07    300s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 15:30:07    300s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 15:30:07    300s] [ MISC                   ]          0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.5    0.9
[12/04 15:30:07    300s] ---------------------------------------------------------------------------------------------
[12/04 15:30:07    300s]  place_opt_design #5 TOTAL          0:00:40.3  ( 100.0 % )     0:00:40.3 /  0:00:39.0    1.0
[12/04 15:30:07    300s] ---------------------------------------------------------------------------------------------
[12/04 15:30:07    300s] 
[12/04 15:30:29    301s] 
--------------------------------------------------------------------------------
Exiting Innovus on Wed Dec  4 15:30:29 2024
  Total CPU time:     0:05:17
  Total real time:    0:23:07
  Peak memory (main): 1974.78MB

[12/04 15:30:29    301s] 
[12/04 15:30:29    301s] *** Memory Usage v#1 (Current mem = 2691.926M, initial mem = 284.375M) ***
[12/04 15:30:29    301s] 
[12/04 15:30:29    301s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:30:29    301s] Severity  ID               Count  Summary                                  
[12/04 15:30:29    301s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[12/04 15:30:29    301s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 15:30:29    301s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 15:30:29    301s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[12/04 15:30:29    301s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[12/04 15:30:29    301s] WARNING   IMPFP-3961          48  The techSite '%s' has no related standar...
[12/04 15:30:29    301s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[12/04 15:30:29    301s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/04 15:30:29    301s] WARNING   IMPEXT-3530         14  The process node is not set. Use the com...
[12/04 15:30:29    301s] WARNING   IMPSYC-2             4  Timing information is not defined for ce...
[12/04 15:30:29    301s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 15:30:29    301s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 15:30:29    301s] WARNING   IMPESI-3086          4  The cell '%s' does not have characterize...
[12/04 15:30:29    301s] WARNING   IMPPP-532           12  ViaGen Warning: The top layer and bottom...
[12/04 15:30:29    301s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[12/04 15:30:29    301s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 15:30:29    301s] WARNING   IMPSP-9025           5  No scan chain specified/traced.          
[12/04 15:30:29    301s] WARNING   IMPOPT-7098          3  WARNING: %s is an undriven net with %d f...
[12/04 15:30:29    301s] WARNING   IMPOPT-6118          5  The following cells have a dont_touch pr...
[12/04 15:30:29    301s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[12/04 15:30:29    301s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[12/04 15:30:29    301s] ERROR     TCLCMD-982           1  Missing required argument '%s' in comman...
[12/04 15:30:29    301s] ERROR     TCLCMD-994           2  Can not find '%s' object with the name '...
[12/04 15:30:29    301s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 15:30:29    301s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/04 15:30:29    301s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/04 15:30:29    301s] *** Message Summary: 1290 warning(s), 3 error(s)
[12/04 15:30:29    301s] 
[12/04 15:30:29    301s] --- Ending "Innovus" (totcpu=0:05:02, real=0:23:06, mem=2691.9M) ---
