
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118573                       # Number of seconds simulated
sim_ticks                                118572845216                       # Number of ticks simulated
final_tick                               1176431666529                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67791                       # Simulator instruction rate (inst/s)
host_op_rate                                    85586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3640612                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902752                       # Number of bytes of host memory used
host_seconds                                 32569.48                       # Real time elapsed on the host
sim_insts                                  2207914604                       # Number of instructions simulated
sim_ops                                    2787484147                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       775424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       233984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1012608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       780416                       # Number of bytes written to this memory
system.physmem.bytes_written::total            780416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6058                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1828                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7911                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6097                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6097                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6539642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1973335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8539965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10795                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              26988                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6581743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6581743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6581743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6539642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1973335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15121708                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142344353                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23175356                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086180                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933337                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9397594                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670131                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436974                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87517                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104494719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128053222                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23175356                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107105                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27191632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6262453                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4479214                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106408                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140462670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.551950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113271038     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782027      1.98%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365325      1.68%     84.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379938      1.69%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2267489      1.61%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124669      0.80%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778792      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979441      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513951      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140462670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162812                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.899602                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103330790                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5888289                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843547                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109393                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290642                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729751                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6465                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154455261                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51170                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290642                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103846789                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3447336                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1292763                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426659                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1158473                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153000727                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          414                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401812                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621635                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7817                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214063415                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713156527                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713156527                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45804190                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33769                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17747                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3795594                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308632                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1703924                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149129020                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139180156                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108047                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25198776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57189448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1723                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140462670                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.990869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585972                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83096439     59.16%     59.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23718794     16.89%     76.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11943647      8.50%     84.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7816186      5.56%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6904810      4.92%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701938      1.92%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065362      2.18%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119544      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95950      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140462670                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         975818     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157358     12.05%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172498     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114950219     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012137      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14356715     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845063      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139180156                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.977771                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305674                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420236703                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174362238                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135069960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140485830                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       199983                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973592                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1291                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          687                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160584                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          594                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290642                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2794490                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248562                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149162787                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1168384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185721                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902254                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17745                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13049                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          687                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235295                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136808361                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108270                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371795                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951838                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19289019                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843568                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.961108                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135076795                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135069960                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81507250                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221137943                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.948896                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368581                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26748398                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958353                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136172028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.713974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87069960     63.94%     63.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22508959     16.53%     80.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809195      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4812014      3.53%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3768984      2.77%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538356      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1565282      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095107      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3004171      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136172028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3004171                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282338171                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302631595                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1881683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423444                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423444                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702522                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702522                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618236184                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186384209                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145826405                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142344353                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24037601                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19691893                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2036574                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9843433                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9500922                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2459142                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93723                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106681410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             129025668                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24037601                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11960064                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27948311                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6087349                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3169077                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12479839                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1591015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141832016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.112823                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.537276                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113883705     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2257199      1.59%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3830903      2.70%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2229195      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1744414      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1531874      1.08%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          941037      0.66%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2365414      1.67%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13048275      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141832016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168869                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906433                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106004437                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4363531                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27358829                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        72274                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4032939                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3941395                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155479545                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4032939                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106540404                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         607652                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2839531                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26877794                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       933691                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154426248                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         94880                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       538818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218064273                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    718427467                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    718427467                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174693923                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43370327                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34758                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17404                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2712273                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14318584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7336509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70976                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1660602                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149367432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140274687                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88419                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22148171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49026767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141832016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.989020                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548504                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84588903     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21978521     15.50%     75.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11827489      8.34%     83.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8789838      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8564173      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3168516      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2411055      1.70%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       322096      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181425      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141832016                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         124990     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        166307     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       154215     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118398644     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1898594      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17354      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12648981      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7311114      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140274687                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985460                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             445512                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    422915321                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171550600                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137281343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140720199                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       286435                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2967188                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118072                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4032939                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         406426                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54488                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149402190                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       775696                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14318584                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7336509                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17404                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44138                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          239                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1172404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2253577                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138087232                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12332279                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2187455                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19643193                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19544580                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7310914                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970093                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137281403                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137281343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81160097                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        224800817                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.964431                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361031                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101571689                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125201451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24201008                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2053699                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137799077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.908580                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87164922     63.26%     63.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24400414     17.71%     80.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9542804      6.93%     87.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5023969      3.65%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4273303      3.10%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2059050      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       961645      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1498570      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2874400      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137799077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101571689                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125201451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18569831                       # Number of memory references committed
system.switch_cpus1.commit.loads             11351394                       # Number of loads committed
system.switch_cpus1.commit.membars              17354                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18165355                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112713575                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2589523                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2874400                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284327136                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          302839536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 512337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101571689                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125201451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101571689                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.401418                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.401418                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713563                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713563                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       620987216                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191684894                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145203704                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34708                       # number of misc regfile writes
system.l20.replacements                          6068                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075057                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38836                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.681970                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11946.374478                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.812634                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3103.689105                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088209                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17704.035575                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364574                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000299                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094717                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540284                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90533                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90533                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37735                       # number of Writeback hits
system.l20.Writeback_hits::total                37735                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90533                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90533                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90533                       # number of overall hits
system.l20.overall_hits::total                  90533                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6058                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6058                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6058                       # number of overall misses
system.l20.overall_misses::total                 6068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2291012                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1397303507                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1399594519                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2291012                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1397303507                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1399594519                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2291012                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1397303507                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1399594519                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96591                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96601                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37735                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37735                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96591                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96591                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062815                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062718                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062815                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062718                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062815                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 229101.200000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 230654.259987                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 230651.700560                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 229101.200000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 230654.259987                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 230651.700560                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 229101.200000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 230654.259987                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 230651.700560                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4381                       # number of writebacks
system.l20.writebacks::total                     4381                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6058                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6058                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6058                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1692979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1033928466                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1035621445                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1692979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1033928466                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1035621445                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1692979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1033928466                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1035621445                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062815                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062815                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062815                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169297.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 170671.585672                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 170669.321852                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 169297.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 170671.585672                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 170669.321852                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 169297.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 170671.585672                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 170669.321852                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1843                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          395300                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34611                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.421224                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9571.339709                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.010864                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   927.635542                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           159.712654                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22095.301231                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.292094                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000428                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.028309                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004874                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.674295                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31612                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31613                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10661                       # number of Writeback hits
system.l21.Writeback_hits::total                10661                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31612                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31613                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31612                       # number of overall hits
system.l21.overall_hits::total                  31613                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1828                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1843                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1828                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1843                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1828                       # number of overall misses
system.l21.overall_misses::total                 1843                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3985016                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    509259143                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      513244159                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3985016                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    509259143                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       513244159                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3985016                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    509259143                       # number of overall miss cycles
system.l21.overall_miss_latency::total      513244159                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33440                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33456                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10661                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10661                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33440                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33456                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33440                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33456                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.054665                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.055087                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.054665                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.055087                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.054665                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.055087                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 265667.733333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 278588.152626                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 278482.994574                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 265667.733333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 278588.152626                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 278482.994574                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 265667.733333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 278588.152626                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 278482.994574                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1716                       # number of writebacks
system.l21.writebacks::total                     1716                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1828                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1843                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1828                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1843                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1828                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1843                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3084601                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    399482130                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    402566731                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3084601                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    399482130                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    402566731                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3084601                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    399482130                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    402566731                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054665                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.055087                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.054665                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.055087                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.054665                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.055087                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 205640.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 218535.082057                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 218430.130765                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 205640.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 218535.082057                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 218430.130765                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 205640.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 218535.082057                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 218430.130765                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812628                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114059                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840207.380000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106398                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106398                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106398                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106398                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106398                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2479012                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2479012                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2479012                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2479012                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2479012                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2479012                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106408                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106408                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106408                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106408                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106408                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106408                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 247901.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 247901.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 247901.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 247901.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 247901.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 247901.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2374012                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2374012                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2374012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2374012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2374012                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2374012                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 237401.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 237401.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 237401.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96591                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228013                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96847                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1974.537291                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499314                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500686                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17326                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17326                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672843                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672843                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400273                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400273                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400368                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400368                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400368                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400368                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34908813751                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34908813751                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10836431                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10836431                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34919650182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34919650182                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34919650182                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34919650182                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073211                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073211                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073211                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073211                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035224                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035224                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020991                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020991                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020991                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020991                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 87212.511838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87212.511838                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 114067.694737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 114067.694737                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 87218.884082                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87218.884082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 87218.884082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87218.884082                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37735                       # number of writebacks
system.cpu0.dcache.writebacks::total            37735                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303682                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303682                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303777                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96591                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96591                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96591                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96591                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96591                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96591                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7503840087                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7503840087                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7503840087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7503840087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7503840087                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7503840087                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008500                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005064                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005064                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005064                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005064                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77686.741901                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77686.741901                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77686.741901                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77686.741901                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77686.741901                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77686.741901                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.010618                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018830387                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2205260.577922                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.010618                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024055                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738799                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12479822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12479822                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12479822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12479822                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12479822                       # number of overall hits
system.cpu1.icache.overall_hits::total       12479822                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4506607                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4506607                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4506607                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4506607                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4506607                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4506607                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12479839                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12479839                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12479839                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12479839                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12479839                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12479839                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 265094.529412                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 265094.529412                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 265094.529412                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 265094.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 265094.529412                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 265094.529412                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4173616                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4173616                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4173616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4173616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4173616                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4173616                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       260851                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       260851                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       260851                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       260851                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       260851                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       260851                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33440                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163556056                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33696                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4853.871557                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.010771                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.989229                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902386                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097614                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9196894                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9196894                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7183729                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7183729                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17377                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17377                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17354                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16380623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16380623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16380623                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16380623                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85463                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85463                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85463                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85463                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85463                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85463                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7548335993                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7548335993                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7548335993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7548335993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7548335993                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7548335993                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9282357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9282357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7183729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7183729                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17377                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16466086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16466086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16466086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16466086                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009207                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005190                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005190                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005190                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005190                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 88322.853083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88322.853083                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 88322.853083                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88322.853083                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 88322.853083                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88322.853083                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10661                       # number of writebacks
system.cpu1.dcache.writebacks::total            10661                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52023                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52023                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52023                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52023                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52023                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52023                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33440                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33440                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33440                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2589220493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2589220493                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2589220493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2589220493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2589220493                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2589220493                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77428.842494                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77428.842494                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 77428.842494                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77428.842494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 77428.842494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77428.842494                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
