{"name":"USB1","description":"USB","groupName":"USB","prependToName":"USB_","baseAddress":"0x402E0000","addressBlock":{"offset":"0","size":"0x1E0","usage":"registers"},"interrupts":[{"name":"USB_OTG1","value":113}],"registers":{"ID":{"name":"ID","description":"Identification register","addressOffset":"0","size":32,"access":"read-only","resetValue":"0xE4A1FA05","resetMask":"0xFFFFFFFF","fields":{"ID":{"name":"ID","description":"Configuration number","bitOffset":0,"bitWidth":6,"access":"read-only","enumeratedValues":[]},"NID":{"name":"NID","description":"Complement version of ID","bitOffset":8,"bitWidth":6,"access":"read-only","enumeratedValues":[]},"REVISION":{"name":"REVISION","description":"Revision number of the controller core.","bitOffset":16,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"HWGENERAL":{"name":"HWGENERAL","description":"Hardware General","addressOffset":"0x4","size":32,"access":"read-only","resetValue":"0x35","resetMask":"0xFFFFFFFF","fields":{"PHYW":{"name":"PHYW","description":"Data width of the transciever connected to the controller core. PHYW bit reset value is","bitOffset":4,"bitWidth":2,"access":"read-only","enumeratedValues":[{"name":"PHYW_0","description":"8 bit wide data bus Software non-programmable","value":"0"},{"name":"PHYW_1","description":"16 bit wide data bus Software non-programmable","value":"0x1"},{"name":"PHYW_2","description":"Reset to 8 bit wide data bus Software programmable","value":"0x2"},{"name":"PHYW_3","description":"Reset to 16 bit wide data bus Software programmable","value":"0x3"}]},"PHYM":{"name":"PHYM","description":"Transciever type","bitOffset":6,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"PHYM_0","description":"UTMI/UMTI+","value":"0"},{"name":"PHYM_1","description":"ULPI DDR","value":"0x1"},{"name":"PHYM_2","description":"ULPI","value":"0x2"},{"name":"PHYM_3","description":"Serial Only","value":"0x3"},{"name":"PHYM_4","description":"Software programmable - reset to UTMI/UTMI+","value":"0x4"},{"name":"PHYM_5","description":"Software programmable - reset to ULPI DDR","value":"0x5"},{"name":"PHYM_6","description":"Software programmable - reset to ULPI","value":"0x6"},{"name":"PHYM_7","description":"Software programmable - reset to Serial","value":"0x7"}]},"SM":{"name":"SM","description":"Serial interface mode capability","bitOffset":9,"bitWidth":2,"access":"read-only","enumeratedValues":[{"name":"SM_0","description":"No Serial Engine, always use parallel signalling.","value":"0"},{"name":"SM_1","description":"Serial Engine present, always use serial signalling for FS/LS.","value":"0x1"},{"name":"SM_2","description":"Software programmable - Reset to use parallel signalling for FS/LS","value":"0x2"},{"name":"SM_3","description":"Software programmable - Reset to use serial signalling for FS/LS","value":"0x3"}]}}},"HWHOST":{"name":"HWHOST","description":"Host Hardware Parameters","addressOffset":"0x8","size":32,"access":"read-only","resetValue":"0x10020001","resetMask":"0xFFFFFFFF","fields":{"HC":{"name":"HC","description":"Host Capable. Indicating whether host operation mode is supported or not.","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"HC_0","description":"Not supported","value":"0"},{"name":"HC_1","description":"Supported","value":"0x1"}]},"NPORT":{"name":"NPORT","description":"The Nmber of downstream ports supported by the host controller is (NPORT+1)","bitOffset":1,"bitWidth":3,"access":"read-only","enumeratedValues":[]}}},"HWDEVICE":{"name":"HWDEVICE","description":"Device Hardware Parameters","addressOffset":"0xC","size":32,"access":"read-only","resetValue":"0x11","resetMask":"0xFFFFFFFF","fields":{"DC":{"name":"DC","description":"Device Capable. Indicating whether device operation mode is supported or not.","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DC_0","description":"Not supported","value":"0"},{"name":"DC_1","description":"Supported","value":"0x1"}]},"DEVEP":{"name":"DEVEP","description":"Device Endpoint Number","bitOffset":1,"bitWidth":5,"access":"read-only","enumeratedValues":[]}}},"HWTXBUF":{"name":"HWTXBUF","description":"TX Buffer Hardware Parameters","addressOffset":"0x10","size":32,"access":"read-only","resetValue":"0x80080B08","resetMask":"0xFFFFFFFF","fields":{"TXBURST":{"name":"TXBURST","description":"Default burst size for memory to TX buffer transfer","bitOffset":0,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"TXCHANADD":{"name":"TXCHANADD","description":"TX FIFO Buffer size is: (2^TXCHANADD) * 4 Bytes","bitOffset":16,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"HWRXBUF":{"name":"HWRXBUF","description":"RX Buffer Hardware Parameters","addressOffset":"0x14","size":32,"access":"read-only","resetValue":"0x808","resetMask":"0xFFFFFFFF","fields":{"RXBURST":{"name":"RXBURST","description":"Default burst size for memory to RX buffer transfer","bitOffset":0,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"RXADD":{"name":"RXADD","description":"Buffer total size for all receive endpoints is (2^RXADD)","bitOffset":8,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"GPTIMER0LD":{"name":"GPTIMER0LD","description":"General Purpose Timer #0 Load","addressOffset":"0x80","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"GPTLD":{"name":"GPTLD","description":"General Purpose Timer Load Value These bit fields are loaded to GPTCNT bits when GPTRST bit is set '1b'","bitOffset":0,"bitWidth":24,"access":"read-write","enumeratedValues":[]}}},"GPTIMER0CTRL":{"name":"GPTIMER0CTRL","description":"General Purpose Timer #0 Controller","addressOffset":"0x84","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"GPTCNT":{"name":"GPTCNT","description":"General Purpose Timer Counter. This field is the count value of the countdown timer.","bitOffset":0,"bitWidth":24,"access":"read-write","enumeratedValues":[]},"GPTMODE":{"name":"GPTMODE","description":"General Purpose Timer Mode In one shot mode, the timer will count down to zero, generate an interrupt, and stop until the counter is reset by software; In repeat mode, the timer will count down to zero, generate an interrupt and automatically reload the counter value from GPTLD bits to start again","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPTMODE_0","description":"One Shot Mode","value":"0"},{"name":"GPTMODE_1","description":"Repeat Mode","value":"0x1"}]},"GPTRST":{"name":"GPTRST","description":"General Purpose Timer Reset","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPTRST_0","description":"No action","value":"0"},{"name":"GPTRST_1","description":"Load counter value from GPTLD bits in n_GPTIMER0LD","value":"0x1"}]},"GPTRUN":{"name":"GPTRUN","description":"General Purpose Timer Run GPTCNT bits are not effected when setting or clearing this bit.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPTRUN_0","description":"Stop counting","value":"0"},{"name":"GPTRUN_1","description":"Run","value":"0x1"}]}}},"GPTIMER1LD":{"name":"GPTIMER1LD","description":"General Purpose Timer #1 Load","addressOffset":"0x88","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"GPTLD":{"name":"GPTLD","description":"General Purpose Timer Load Value These bit fields are loaded to GPTCNT bits when GPTRST bit is set '1b'","bitOffset":0,"bitWidth":24,"access":"read-write","enumeratedValues":[]}}},"GPTIMER1CTRL":{"name":"GPTIMER1CTRL","description":"General Purpose Timer #1 Controller","addressOffset":"0x8C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"GPTCNT":{"name":"GPTCNT","description":"General Purpose Timer Counter. This field is the count value of the countdown timer.","bitOffset":0,"bitWidth":24,"access":"read-write","enumeratedValues":[]},"GPTMODE":{"name":"GPTMODE","description":"General Purpose Timer Mode In one shot mode, the timer will count down to zero, generate an interrupt, and stop until the counter is reset by software","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPTMODE_0","description":"One Shot Mode","value":"0"},{"name":"GPTMODE_1","description":"Repeat Mode","value":"0x1"}]},"GPTRST":{"name":"GPTRST","description":"General Purpose Timer Reset","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPTRST_0","description":"No action","value":"0"},{"name":"GPTRST_1","description":"Load counter value from GPTLD bits in USB_n_GPTIMER0LD","value":"0x1"}]},"GPTRUN":{"name":"GPTRUN","description":"General Purpose Timer Run GPTCNT bits are not effected when setting or clearing this bit.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"GPTRUN_0","description":"Stop counting","value":"0"},{"name":"GPTRUN_1","description":"Run","value":"0x1"}]}}},"SBUSCFG":{"name":"SBUSCFG","description":"System Bus Config","addressOffset":"0x90","size":32,"access":"read-write","resetValue":"0x2","resetMask":"0xFFFFFFFF","fields":{"AHBBRST":{"name":"AHBBRST","description":"AHB master interface Burst configuration These bits control AHB master transfer type sequence (or priority)","bitOffset":0,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"AHBBRST_0","description":"Incremental burst of unspecified length only","value":"0"},{"name":"AHBBRST_1","description":"INCR4 burst, then single transfer","value":"0x1"},{"name":"AHBBRST_2","description":"INCR8 burst, INCR4 burst, then single transfer","value":"0x2"},{"name":"AHBBRST_3","description":"INCR16 burst, INCR8 burst, INCR4 burst, then single transfer","value":"0x3"},{"name":"AHBBRST_5","description":"INCR4 burst, then incremental burst of unspecified length","value":"0x5"},{"name":"AHBBRST_6","description":"INCR8 burst, INCR4 burst, then incremental burst of unspecified length","value":"0x6"},{"name":"AHBBRST_7","description":"INCR16 burst, INCR8 burst, INCR4 burst, then incremental burst of unspecified length","value":"0x7"}]}}},"CAPLENGTH":{"name":"CAPLENGTH","description":"Capability Registers Length","addressOffset":"0x100","size":8,"access":"read-only","resetValue":"0x40","resetMask":"0xFF","fields":{"CAPLENGTH":{"name":"CAPLENGTH","description":"These bits are used as an offset to add to register base to find the beginning of the Operational Register","bitOffset":0,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"HCIVERSION":{"name":"HCIVERSION","description":"Host Controller Interface Version","addressOffset":"0x102","size":16,"access":"read-only","resetValue":"0x100","resetMask":"0xFFFF","fields":{"HCIVERSION":{"name":"HCIVERSION","description":"Host Controller Interface Version Number Default value is '10h', which means EHCI rev1.0.","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[]}}},"HCSPARAMS":{"name":"HCSPARAMS","description":"Host Controller Structural Parameters","addressOffset":"0x104","size":32,"access":"read-only","resetValue":"0x10011","resetMask":"0xFFFFFFFF","fields":{"N_PORTS":{"name":"N_PORTS","description":"Number of downstream ports","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"PPC":{"name":"PPC","description":"Port Power Control This field indicates whether the host controller implementation includes port power control","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"N_PCC":{"name":"N_PCC","description":"Number of Ports per Companion Controller This field indicates the number of ports supported per internal Companion Controller","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"N_CC":{"name":"N_CC","description":"Number of Companion Controller (N_CC)","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"N_CC_0","description":"There is no internal Companion Controller and port-ownership hand-off is not supported.","value":"0"},{"name":"N_CC_1","description":"There are internal companion controller(s) and port-ownership hand-offs is supported.","value":"0x1"}]},"PI":{"name":"PI","description":"Port Indicators (P INDICATOR) This bit indicates whether the ports support port indicator control","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"N_PTT":{"name":"N_PTT","description":"Number of Ports per Transaction Translator (N_PTT)","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"N_TT":{"name":"N_TT","description":"Number of Transaction Translators (N_TT)","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[]}}},"HCCPARAMS":{"name":"HCCPARAMS","description":"Host Controller Capability Parameters","addressOffset":"0x108","size":32,"access":"read-only","resetValue":"0x6","resetMask":"0xFFFFFFFF","fields":{"ADC":{"name":"ADC","description":"64-bit Addressing Capability This bit is set '0b' in all controller core, no 64-bit addressing capability is supported","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PFL":{"name":"PFL","description":"Programmable Frame List Flag If this bit is set to zero, then the system software must use a frame list length of 1024 elements with this host controller","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"ASP":{"name":"ASP","description":"Asynchronous Schedule Park Capability If this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"IST":{"name":"IST","description":"Isochronous Scheduling Threshold","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"EECP":{"name":"EECP","description":"EHCI Extended Capabilities Pointer","bitOffset":8,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"DCIVERSION":{"name":"DCIVERSION","description":"Device Controller Interface Version","addressOffset":"0x120","size":16,"access":"read-only","resetValue":"0x1","resetMask":"0xFFFF","fields":{"DCIVERSION":{"name":"DCIVERSION","description":"Device Controller Interface Version Number Default value is '01h', which means rev0.1.","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[]}}},"DCCPARAMS":{"name":"DCCPARAMS","description":"Device Controller Capability Parameters","addressOffset":"0x124","size":32,"access":"read-only","resetValue":"0x188","resetMask":"0xFFFFFFFF","fields":{"DEN":{"name":"DEN","description":"Device Endpoint Number This field indicates the number of endpoints built into the device controller","bitOffset":0,"bitWidth":5,"access":"read-only","enumeratedValues":[]},"DC":{"name":"DC","description":"Device Capable When this bit is 1, this controller is capable of operating as a USB 2.0 device.","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"HC":{"name":"HC","description":"Host Capable When this bit is 1, this controller is capable of operating as an EHCI compatible USB 2","bitOffset":8,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"USBCMD":{"name":"USBCMD","description":"USB Command Register","addressOffset":"0x140","size":32,"access":"read-write","resetValue":"0x80000","resetMask":"0xFFFFFFFF","fields":{"RS":{"name":"RS","description":"Run/Stop (RS) - Read/Write","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RST":{"name":"RST","description":"Controller Reset (RESET) - Read/Write","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FS_1":{"name":"FS_1","description":"See description at bit 15","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"PSE":{"name":"PSE","description":"Periodic Schedule Enable- Read/Write","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PSE_0","description":"Do not process the Periodic Schedule","value":"0"},{"name":"PSE_1","description":"Use the PERIODICLISTBASE register to access the Periodic Schedule.","value":"0x1"}]},"ASE":{"name":"ASE","description":"Asynchronous Schedule Enable - Read/Write","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ASE_0","description":"Do not process the Asynchronous Schedule.","value":"0"},{"name":"ASE_1","description":"Use the ASYNCLISTADDR register to access the Asynchronous Schedule.","value":"0x1"}]},"IAA":{"name":"IAA","description":"Interrupt on Async Advance Doorbell - Read/Write","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ASP":{"name":"ASP","description":"Asynchronous Schedule Park Mode Count - Read/Write","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"ASPE":{"name":"ASPE","description":"Asynchronous Schedule Park Mode Enable - Read/Write","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SUTW":{"name":"SUTW","description":"Setup TripWire - Read/Write","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ATDTW":{"name":"ATDTW","description":"Add dTD TripWire - Read/Write","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FS_2":{"name":"FS_2","description":"Frame List Size - (Read/Write or Read Only)","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FS_2_0","description":"1024 elements (4096 bytes) Default value","value":"0"},{"name":"FS_2_1","description":"512 elements (2048 bytes)","value":"0x1"}]},"ITC":{"name":"ITC","description":"Interrupt Threshold Control -Read/Write","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[{"name":"ITC_0","description":"Immediate (no threshold)","value":"0"},{"name":"ITC_1","description":"1 micro-frame","value":"0x1"},{"name":"ITC_2","description":"2 micro-frames","value":"0x2"},{"name":"ITC_4","description":"4 micro-frames","value":"0x4"},{"name":"ITC_8","description":"8 micro-frames","value":"0x8"},{"name":"ITC_16","description":"16 micro-frames","value":"0x10"},{"name":"ITC_32","description":"32 micro-frames","value":"0x20"},{"name":"ITC_64","description":"64 micro-frames","value":"0x40"}]}}},"USBSTS":{"name":"USBSTS","description":"USB Status Register","addressOffset":"0x144","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"UI":{"name":"UI","description":"USB Interrupt (USBINT) - R/WC","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"UEI":{"name":"UEI","description":"USB Error Interrupt (USBERRINT) - R/WC","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PCI":{"name":"PCI","description":"Port Change Detect - R/WC","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FRI":{"name":"FRI","description":"Frame List Rollover - R/WC","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SEI":{"name":"SEI","description":"System Error- R/WC","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AAI":{"name":"AAI","description":"Interrupt on Async Advance - R/WC","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"URI":{"name":"URI","description":"USB Reset Received - R/WC","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SRI":{"name":"SRI","description":"SOF Received - R/WC","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SLI":{"name":"SLI","description":"DCSuspend - R/WC","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ULPII":{"name":"ULPII","description":"ULPI Interrupt - R/WC","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"HCH":{"name":"HCH","description":"HCHaIted - Read Only","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RCL":{"name":"RCL","description":"Reclamation - Read Only","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PS":{"name":"PS","description":"Periodic Schedule Status - Read Only","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AS":{"name":"AS","description":"Asynchronous Schedule Status - Read Only","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"NAKI":{"name":"NAKI","description":"NAK Interrupt Bit--RO","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"TI0":{"name":"TI0","description":"General Purpose Timer Interrupt 0(GPTINT0)--R/WC","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TI1":{"name":"TI1","description":"General Purpose Timer Interrupt 1(GPTINT1)--R/WC","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"USBINTR":{"name":"USBINTR","description":"Interrupt Enable Register","addressOffset":"0x148","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"UE":{"name":"UE","description":"USB Interrupt Enable When this bit is one and the UI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"UEE":{"name":"UEE","description":"USB Error Interrupt Enable When this bit is one and the UEI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PCE":{"name":"PCE","description":"Port Change Detect Interrupt Enable When this bit is one and the PCI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FRE":{"name":"FRE","description":"Frame List Rollover Interrupt Enable When this bit is one and the FRI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SEE":{"name":"SEE","description":"System Error Interrupt Enable When this bit is one and the SEI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AAE":{"name":"AAE","description":"Async Advance Interrupt Enable When this bit is one and the AAI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"URE":{"name":"URE","description":"USB Reset Interrupt Enable When this bit is one and the URI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SRE":{"name":"SRE","description":"SOF Received Interrupt Enable When this bit is one and the SRI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SLE":{"name":"SLE","description":"Sleep Interrupt Enable When this bit is one and the SLI bit in n_n_USBSTS register is a one the controller will issue an interrupt","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ULPIE":{"name":"ULPIE","description":"ULPI Interrupt Enable When this bit is one and the UPLII bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"NAKE":{"name":"NAKE","description":"NAK Interrupt Enable When this bit is one and the NAKI bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"UAIE":{"name":"UAIE","description":"USB Host Asynchronous Interrupt Enable When this bit is one, and the UAI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"UPIE":{"name":"UPIE","description":"USB Host Periodic Interrupt Enable When this bit is one, and the UPI bit in the n_USBSTS register is one, host controller will issue an interrupt at the next interrupt threshold","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TIE0":{"name":"TIE0","description":"General Purpose Timer #0 Interrupt Enable When this bit is one and the TI0 bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TIE1":{"name":"TIE1","description":"General Purpose Timer #1 Interrupt Enable When this bit is one and the TI1 bit in n_USBSTS register is a one the controller will issue an interrupt","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"FRINDEX":{"name":"FRINDEX","description":"USB Frame Index","addressOffset":"0x14C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FRINDEX":{"name":"FRINDEX","description":"Frame Index","bitOffset":0,"bitWidth":14,"access":"read-write","enumeratedValues":[{"name":"FRINDEX_0","description":"(1024) 12","value":"0"},{"name":"FRINDEX_1","description":"(512) 11","value":"0x1"},{"name":"FRINDEX_2","description":"(256) 10","value":"0x2"},{"name":"FRINDEX_3","description":"(128) 9","value":"0x3"},{"name":"FRINDEX_4","description":"(64) 8","value":"0x4"},{"name":"FRINDEX_5","description":"(32) 7","value":"0x5"},{"name":"FRINDEX_6","description":"(16) 6","value":"0x6"},{"name":"FRINDEX_7","description":"(8) 5","value":"0x7"}]}}},"DEVICEADDR":{"name":"DEVICEADDR","description":"Device Address","addressOffset":"0x154","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"USBADRA":{"name":"USBADRA","description":"Device Address Advance","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"USBADR":{"name":"USBADR","description":"Device Address. These bits correspond to the USB device address","bitOffset":25,"bitWidth":7,"access":"read-write","enumeratedValues":[]}}},"PERIODICLISTBASE":{"name":"PERIODICLISTBASE","description":"Frame List Base Address","addressOffset":"0x154","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"BASEADR":{"name":"BASEADR","description":"Base Address (Low)","bitOffset":12,"bitWidth":20,"access":"read-write","enumeratedValues":[]}}},"ASYNCLISTADDR":{"name":"ASYNCLISTADDR","description":"Next Asynch. Address","addressOffset":"0x158","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ASYBASE":{"name":"ASYBASE","description":"Link Pointer Low (LPL)","bitOffset":5,"bitWidth":27,"access":"read-write","enumeratedValues":[]}}},"ENDPTLISTADDR":{"name":"ENDPTLISTADDR","description":"Endpoint List Address","addressOffset":"0x158","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EPBASE":{"name":"EPBASE","description":"Endpoint List Pointer(Low)","bitOffset":11,"bitWidth":21,"access":"read-write","enumeratedValues":[]}}},"BURSTSIZE":{"name":"BURSTSIZE","description":"Programmable Burst Size","addressOffset":"0x160","size":32,"access":"read-write","resetValue":"0x808","resetMask":"0xFFFFFFFF","fields":{"RXPBURST":{"name":"RXPBURST","description":"Programmable RX Burst Size","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"TXPBURST":{"name":"TXPBURST","description":"Programmable TX Burst Size","bitOffset":8,"bitWidth":9,"access":"read-write","enumeratedValues":[]}}},"TXFILLTUNING":{"name":"TXFILLTUNING","description":"TX FIFO Fill Tuning","addressOffset":"0x164","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TXSCHOH":{"name":"TXSCHOH","description":"Scheduler Overhead","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"TXSCHHEALTH":{"name":"TXSCHHEALTH","description":"Scheduler Health Counter","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"TXFIFOTHRES":{"name":"TXFIFOTHRES","description":"FIFO Burst Threshold","bitOffset":16,"bitWidth":6,"access":"read-write","enumeratedValues":[]}}},"ENDPTNAK":{"name":"ENDPTNAK","description":"Endpoint NAK","addressOffset":"0x178","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EPRN":{"name":"EPRN","description":"RX Endpoint NAK - R/WC","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"EPTN":{"name":"EPTN","description":"TX Endpoint NAK - R/WC","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"ENDPTNAKEN":{"name":"ENDPTNAKEN","description":"Endpoint NAK Enable","addressOffset":"0x17C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EPRNE":{"name":"EPRNE","description":"RX Endpoint NAK Enable - R/W","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"EPTNE":{"name":"EPTNE","description":"TX Endpoint NAK Enable - R/W","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"CONFIGFLAG":{"name":"CONFIGFLAG","description":"Configure Flag Register","addressOffset":"0x180","size":32,"access":"read-only","resetValue":"0x1","resetMask":"0xFFFFFFFF","fields":{"CF":{"name":"CF","description":"Configure Flag Host software sets this bit as the last action in its process of configuring the Host Controller","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CF_0","description":"Port routing control logic default-routes each port to an implementation dependent classic host controller.","value":"0"},{"name":"CF_1","description":"Port routing control logic default-routes all ports to this host controller.","value":"0x1"}]}}},"PORTSC1":{"name":"PORTSC1","description":"Port Status & Control","addressOffset":"0x184","size":32,"access":"read-write","resetValue":"0x10000000","resetMask":"0xFFFFFFFF","fields":{"CCS":{"name":"CCS","description":"Current Connect Status-Read Only","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"CSC":{"name":"CSC","description":"Connect Status Change-R/WC","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PE":{"name":"PE","description":"Port Enabled/Disabled-Read/Write","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PEC":{"name":"PEC","description":"Port Enable/Disable Change-R/WC","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"OCA":{"name":"OCA","description":"Over-current Active-Read Only","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"OCA_0","description":"This port does not have an over-current condition.","value":"0"},{"name":"OCA_1","description":"This port currently has an over-current condition","value":"0x1"}]},"OCC":{"name":"OCC","description":"Over-current Change-R/WC","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FPR":{"name":"FPR","description":"Force Port Resume -Read/Write","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"SUSP":{"name":"SUSP","description":"Suspend - Read/Write or Read Only","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PR":{"name":"PR","description":"Port Reset - Read/Write or Read Only","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"HSP":{"name":"HSP","description":"High-Speed Port - Read Only","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"LS":{"name":"LS","description":"Line Status-Read Only","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"LS_0","description":"SE0","value":"0"},{"name":"LS_1","description":"K-state","value":"0x1"},{"name":"LS_2","description":"J-state","value":"0x2"},{"name":"LS_3","description":"Undefined","value":"0x3"}]},"PP":{"name":"PP","description":"Port Power (PP)-Read/Write or Read Only","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PO":{"name":"PO","description":"Port Owner-Read/Write","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PIC":{"name":"PIC","description":"Port Indicator Control - Read/Write","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"PIC_0","description":"Port indicators are off","value":"0"},{"name":"PIC_1","description":"Amber","value":"0x1"},{"name":"PIC_2","description":"Green","value":"0x2"},{"name":"PIC_3","description":"Undefined","value":"0x3"}]},"PTC":{"name":"PTC","description":"Port Test Control - Read/Write","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"PTC_0","description":"TEST_MODE_DISABLE","value":"0"},{"name":"PTC_1","description":"J_STATE","value":"0x1"},{"name":"PTC_2","description":"K_STATE","value":"0x2"},{"name":"PTC_3","description":"SE0 (host) / NAK (device)","value":"0x3"},{"name":"PTC_4","description":"Packet","value":"0x4"},{"name":"PTC_5","description":"FORCE_ENABLE_HS","value":"0x5"},{"name":"PTC_6","description":"FORCE_ENABLE_FS","value":"0x6"},{"name":"PTC_7","description":"FORCE_ENABLE_LS","value":"0x7"}]},"WKCN":{"name":"WKCN","description":"Wake on Connect Enable (WKCNNT_E) - Read/Write","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"WKDC":{"name":"WKDC","description":"Wake on Disconnect Enable (WKDSCNNT_E) - Read/Write","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"WKOC":{"name":"WKOC","description":"Wake on Over-current Enable (WKOC_E) - Read/Write","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PHCD":{"name":"PHCD","description":"PHY Low Power Suspend - Clock Disable (PLPSCD) - Read/Write","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PHCD_0","description":"Enable PHY clock","value":"0"},{"name":"PHCD_1","description":"Disable PHY clock","value":"0x1"}]},"PFSC":{"name":"PFSC","description":"Port Force Full Speed Connect - Read/Write","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PFSC_0","description":"Normal operation","value":"0"},{"name":"PFSC_1","description":"Forced to full speed","value":"0x1"}]},"PTS_2":{"name":"PTS_2","description":"See description at bits 31-30","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PSPD":{"name":"PSPD","description":"Port Speed - Read Only. This register field indicates the speed at which the port is operating.","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"PSPD_0","description":"Full Speed","value":"0"},{"name":"PSPD_1","description":"Low Speed","value":"0x1"},{"name":"PSPD_2","description":"High Speed","value":"0x2"},{"name":"PSPD_3","description":"Undefined","value":"0x3"}]},"PTW":{"name":"PTW","description":"Parallel Transceiver Width This bit has no effect if serial interface engine is used","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PTW_0","description":"Select the 8-bit UTMI interface [60MHz]","value":"0"},{"name":"PTW_1","description":"Select the 16-bit UTMI interface [30MHz]","value":"0x1"}]},"STS":{"name":"STS","description":"Serial Transceiver Select 1 Serial Interface Engine is selected 0 Parallel Interface signals is selected Serial Interface Engine can be used in combination with UTMI+/ULPI physical interface to provide FS/LS signaling instead of the parallel interface signals","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"PTS_1":{"name":"PTS_1","description":"All USB port interface modes are listed in this field description, but not all are supported","bitOffset":30,"bitWidth":2,"access":"read-write","enumeratedValues":[]}}},"OTGSC":{"name":"OTGSC","description":"On-The-Go Status & control","addressOffset":"0x1A4","size":32,"access":"read-write","resetValue":"0x1120","resetMask":"0xFFFFFFFF","fields":{"VD":{"name":"VD","description":"VBUS_Discharge - Read/Write. Setting this bit causes VBus to discharge through a resistor.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"VC":{"name":"VC","description":"VBUS Charge - Read/Write","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"OT":{"name":"OT","description":"OTG Termination - Read/Write","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DP":{"name":"DP","description":"Data Pulsing - Read/Write","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IDPU":{"name":"IDPU","description":"ID Pullup - Read/Write This bit provide control over the ID pull-up resistor; 0 = off, 1 = on [default]","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ID":{"name":"ID","description":"USB ID - Read Only. 0 = A device, 1 = B device","bitOffset":8,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"AVV":{"name":"AVV","description":"A VBus Valid - Read Only. Indicates VBus is above the A VBus valid threshold.","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"ASV":{"name":"ASV","description":"A Session Valid - Read Only. Indicates VBus is above the A session valid threshold.","bitOffset":10,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"BSV":{"name":"BSV","description":"B Session Valid - Read Only. Indicates VBus is above the B session valid threshold.","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"BSE":{"name":"BSE","description":"B Session End - Read Only. Indicates VBus is below the B session end threshold.","bitOffset":12,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"TOG_1MS":{"name":"TOG_1MS","description":"1 millisecond timer toggle - Read Only. This bit toggles once per millisecond.","bitOffset":13,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"DPS":{"name":"DPS","description":"Data Bus Pulsing Status - Read Only","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"IDIS":{"name":"IDIS","description":"USB ID Interrupt Status - Read/Write","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AVVIS":{"name":"AVVIS","description":"A VBus Valid Interrupt Status - Read/Write to Clear","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ASVIS":{"name":"ASVIS","description":"A Session Valid Interrupt Status - Read/Write to Clear","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BSVIS":{"name":"BSVIS","description":"B Session Valid Interrupt Status - Read/Write to Clear","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BSEIS":{"name":"BSEIS","description":"B Session End Interrupt Status - Read/Write to Clear","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STATUS_1MS":{"name":"STATUS_1MS","description":"1 millisecond timer Interrupt Status - Read/Write to Clear","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DPIS":{"name":"DPIS","description":"Data Pulse Interrupt Status - Read/Write to Clear","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"IDIE":{"name":"IDIE","description":"USB ID Interrupt Enable - Read/Write. Setting this bit enables the USB ID interrupt.","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AVVIE":{"name":"AVVIE","description":"A VBus Valid Interrupt Enable - Read/Write. Setting this bit enables the A VBus valid interrupt.","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ASVIE":{"name":"ASVIE","description":"A Session Valid Interrupt Enable - Read/Write","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BSVIE":{"name":"BSVIE","description":"B Session Valid Interrupt Enable - Read/Write","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BSEIE":{"name":"BSEIE","description":"B Session End Interrupt Enable - Read/Write. Setting this bit enables the B session end interrupt.","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EN_1MS":{"name":"EN_1MS","description":"1 millisecond timer Interrupt Enable - Read/Write","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DPIE":{"name":"DPIE","description":"Data Pulse Interrupt Enable","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"USBMODE":{"name":"USBMODE","description":"USB Device Mode","addressOffset":"0x1A8","size":32,"access":"read-write","resetValue":"0x5000","resetMask":"0xFFFFFFFF","fields":{"CM":{"name":"CM","description":"Controller Mode - R/WO","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CM_0","description":"Idle [Default for combination host/device]","value":"0"},{"name":"CM_2","description":"Device Controller [Default for device only controller]","value":"0x2"},{"name":"CM_3","description":"Host Controller [Default for host only controller]","value":"0x3"}]},"ES":{"name":"ES","description":"Endian Select - Read/Write","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ES_0","description":"Little Endian [Default]","value":"0"},{"name":"ES_1","description":"Big Endian","value":"0x1"}]},"SLOM":{"name":"SLOM","description":"Setup Lockout Mode","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SLOM_0","description":"Setup Lockouts On (default);","value":"0"},{"name":"SLOM_1","description":"Setup Lockouts Off (DCD requires use of Setup Data Buffer Tripwire in USBCMDUSB Command Register .","value":"0x1"}]},"SDIS":{"name":"SDIS","description":"Stream Disable Mode","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTSETUPSTAT":{"name":"ENDPTSETUPSTAT","description":"Endpoint Setup Status","addressOffset":"0x1AC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ENDPTSETUPSTAT":{"name":"ENDPTSETUPSTAT","description":"Setup Endpoint Status","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"ENDPTPRIME":{"name":"ENDPTPRIME","description":"Endpoint Prime","addressOffset":"0x1B0","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PERB":{"name":"PERB","description":"Prime Endpoint Receive Buffer - R/WS","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"PETB":{"name":"PETB","description":"Prime Endpoint Transmit Buffer - R/WS","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"ENDPTFLUSH":{"name":"ENDPTFLUSH","description":"Endpoint Flush","addressOffset":"0x1B4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FERB":{"name":"FERB","description":"Flush Endpoint Receive Buffer - R/WS","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"FETB":{"name":"FETB","description":"Flush Endpoint Transmit Buffer - R/WS","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"ENDPTSTAT":{"name":"ENDPTSTAT","description":"Endpoint Status","addressOffset":"0x1B8","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ERBR":{"name":"ERBR","description":"Endpoint Receive Buffer Ready -- Read Only","bitOffset":0,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"ETBR":{"name":"ETBR","description":"Endpoint Transmit Buffer Ready -- Read Only","bitOffset":16,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"ENDPTCOMPLETE":{"name":"ENDPTCOMPLETE","description":"Endpoint Complete","addressOffset":"0x1BC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ERCE":{"name":"ERCE","description":"Endpoint Receive Complete Event - RW/C","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"ETCE":{"name":"ETCE","description":"Endpoint Transmit Complete Event - R/WC","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL0":{"name":"ENDPTCTRL0","description":"Endpoint Control0","addressOffset":"0x1C0","size":32,"access":"read-write","resetValue":"0x800080","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control Endpoint0 is fixed as a Control End Point.","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 1 Enabled Endpoint0 is always enabled.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 End Point Stalled Software can write a one to this bit to force the endpoint to return a STALL handshake to the Host","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 - Control Endpoint0 is fixed as a Control End Point.","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 1 Enabled Endpoint0 is always enabled.","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL1":{"name":"ENDPTCTRL1","description":"Endpoint Control 1","addressOffset":"0x1C4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL2":{"name":"ENDPTCTRL2","description":"Endpoint Control 2","addressOffset":"0x1C8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL3":{"name":"ENDPTCTRL3","description":"Endpoint Control 3","addressOffset":"0x1CC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL4":{"name":"ENDPTCTRL4","description":"Endpoint Control 4","addressOffset":"0x1D0","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL5":{"name":"ENDPTCTRL5","description":"Endpoint Control 5","addressOffset":"0x1D4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL6":{"name":"ENDPTCTRL6","description":"Endpoint Control 6","addressOffset":"0x1D8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ENDPTCTRL7":{"name":"ENDPTCTRL7","description":"Endpoint Control 7","addressOffset":"0x1DC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RXS":{"name":"RXS","description":"RX Endpoint Stall - Read/Write 0 End Point OK","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXD":{"name":"RXD","description":"RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Default] Should always be written as zero","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXT":{"name":"RXT","description":"RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"RXI":{"name":"RXI","description":"RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for test and should always be written as zero","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXR":{"name":"RXR","description":"RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the host and device","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RXE":{"name":"RXE","description":"RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXS":{"name":"TXS","description":"TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will be cleared automatically upon receipt of a SETUP request if this Endpoint is configured as a Control Endpoint and this bit will continue to be cleared by hardware until the associated ENDPTSETUPSTAT bit is cleared","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXD":{"name":"TXD","description":"TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFAULT] Should always be written as 0","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXT":{"name":"TXT","description":"TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"TXI":{"name":"TXI","description":"TX Data Toggle Inhibit 0 PID Sequencing Enabled","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXR":{"name":"TXR","description":"TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration event is received for this Endpoint, software must write a one to this bit in order to synchronize the data PID's between the Host and device","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TXE":{"name":"TXE","description":"TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled only after it has been configured","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}}},"derivedFrom":null}