Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 19:01:33 2019
| Host         : LAPTOP-AD9UN32I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_SingleCycle_control_sets_placed.rpt
| Design       : CPU_SingleCycle
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    73 |
|    Minimum number of control sets                        |    73 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    73 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              31 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           13 |
| Yes          | No                    | Yes                    |            2272 |          938 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                           | RST_IBUF         |                6 |             31 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[6]_12          | RST_IBUF         |               21 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[3]_8           | RST_IBUF         |               15 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/Registers_reg[20]0        | RST_IBUF         |               22 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/Registers_reg[18]0        | RST_IBUF         |               16 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/Registers_reg[8]0         | RST_IBUF         |                9 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/E[0]                      | RST_IBUF         |               15 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[3]_1[0]        | RST_IBUF         |               17 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[3]_11[0]       | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_1[0]        | RST_IBUF         |               16 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_0[0]        | RST_IBUF         |               25 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_2[0]        | RST_IBUF         |               17 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_4[0]        | RST_IBUF         |               15 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_5[0]        | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[3]_2[0]        |                  |               13 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[3]_0[0]        | RST_IBUF         |               17 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_7[0]        | RST_IBUF         |               18 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[5]_6[0]        | RST_IBUF         |               18 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/PC_out_reg[6]_9[0]        | RST_IBUF         |               14 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/Registers[20][3]_i_2_1[0] | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/Registers[20][5]_i_2_0[0] | RST_IBUF         |                9 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/Registers[20][3]_i_2_0[0] | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_3_0[0]    | RST_IBUF         |               13 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_3_1[0]    | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_4_0[0]    | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_5_0[0]    | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[33][31]_i_3_0[0]   | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[36][31]_i_2_1[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[16][31]_i_3_0[0]   | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[53][31]_i_3_0[0]   | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[32][31]_i_2_1[0]   | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[16][31]_i_3_2[0]   | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[18][31]_i_4_3[0]   | RST_IBUF         |                9 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[16][31]_i_3_1[0]   | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[33][31]_i_4_0[0]   | RST_IBUF         |                9 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[6][31]_i_2_0[0]    | RST_IBUF         |               15 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[9][31]_i_4_0[0]    | RST_IBUF         |               17 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[41][31]_i_2_0[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[40][31]_i_3_0[0]   | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[17][31]_i_5_1[0]   | RST_IBUF         |               14 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[3][31]_i_2_0[0]    | RST_IBUF         |               14 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[17][31]_i_4_0[0]   | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[24][31]_i_4_1[0]   | RST_IBUF         |               14 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[20][31]_i_4_0[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[25][31]_i_2_0[0]   | RST_IBUF         |                9 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[17][31]_i_5_0[0]   | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[11][31]_i_2_0[0]   | RST_IBUF         |               13 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[36][31]_i_4_0[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[18][31]_i_4_2[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[24][31]_i_2_0[0]   | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[53][31]_i_3_1[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[7][31]_i_2_0[0]    | RST_IBUF         |               16 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[18][31]_i_4_4[0]   | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[35][31]_i_2_0[0]   | RST_IBUF         |               13 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[24][31]_i_4_0[0]   | RST_IBUF         |               14 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[44][31]_i_3_0[0]   | RST_IBUF         |               18 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[1][31]_i_3_0[0]    | RST_IBUF         |               28 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[16][31]_i_4_0[0]   | RST_IBUF         |               11 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[12][31]_i_2_0[0]   | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[1][31]_i_3_1[0]    | RST_IBUF         |               15 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[33][31]_i_2_1[0]   | RST_IBUF         |                7 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_5_1[0]    | RST_IBUF         |               22 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[32][31]_i_2_0[0]   | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_5_3[0]    | RST_IBUF         |               13 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[16][31]_i_2_0[0]   | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[36][31]_i_2_0[0]   | RST_IBUF         |               12 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[56][31]_i_2_0[0]   | RST_IBUF         |               25 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[0][31]_i_5_2[0]    | RST_IBUF         |               13 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[33][31]_i_2_0[0]   | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[18][31]_i_4_0[0]   | RST_IBUF         |               10 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[9][31]_i_4_1[0]    | RST_IBUF         |               22 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[18][31]_i_4_1[0]   | RST_IBUF         |                8 |             32 |
|  CLK_IBUF_BUFG | PROGRAM_COUNTER/memory[16][31]_i_3_3[0]   | RST_IBUF         |               11 |             32 |
+----------------+-------------------------------------------+------------------+------------------+----------------+


