\doxysubsubsubsection{SPI\+\_\+\+I2\+S\+\_\+interrupts\+\_\+definition}
\hypertarget{group___s_p_i___i2_s__interrupts__definition}{}\label{group___s_p_i___i2_s__interrupts__definition}\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0f192977fdb12c40d35672b8ae074724}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+TXE}}~((uint8\+\_\+t)0x71)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gae46dd53cd2e4ad8b8a7836d3dcec57ea}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+RXNE}}~((uint8\+\_\+t)0x60)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga1d9d4916bf7ae315f23a54ecfbcd9157}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+ERR}}~((uint8\+\_\+t)0x50)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga3ec2f6950d7ff801f992e65593c3365e}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CONFIG\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga279c30176e8ff7e2ec299774a2e88f45}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+OVR}}~((uint8\+\_\+t)0x56)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0b9780d5f31fd80f4d0fa7d6860041e9}{SPI\+\_\+\+IT\+\_\+\+MODF}}~((uint8\+\_\+t)0x55)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}{SPI\+\_\+\+IT\+\_\+\+CRCERR}}~((uint8\+\_\+t)0x54)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga54aba7dc06f97fb4839de5f42bd5a47d}{I2\+S\+\_\+\+IT\+\_\+\+UDR}}~((uint8\+\_\+t)0x53)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gabeb917a0a708af0439f753a5f4af4c5e}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+IT}}(IT)~(((IT) == \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}{SPI\+\_\+\+IT\+\_\+\+CRCERR}}))
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gacb2949c066a74f1c4ef8c6a0d4e14a0c}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+IT}}(IT)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}




\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga54aba7dc06f97fb4839de5f42bd5a47d}\label{group___s_p_i___i2_s__interrupts__definition_ga54aba7dc06f97fb4839de5f42bd5a47d} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!I2S\_IT\_UDR@{I2S\_IT\_UDR}}
\index{I2S\_IT\_UDR@{I2S\_IT\_UDR}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2S\_IT\_UDR}{I2S\_IT\_UDR}}
{\footnotesize\ttfamily \#define I2\+S\+\_\+\+IT\+\_\+\+UDR~((uint8\+\_\+t)0x53)}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_gabeb917a0a708af0439f753a5f4af4c5e}\label{group___s_p_i___i2_s__interrupts__definition_gabeb917a0a708af0439f753a5f4af4c5e} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!IS\_SPI\_I2S\_CLEAR\_IT@{IS\_SPI\_I2S\_CLEAR\_IT}}
\index{IS\_SPI\_I2S\_CLEAR\_IT@{IS\_SPI\_I2S\_CLEAR\_IT}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_SPI\_I2S\_CLEAR\_IT}{IS\_SPI\_I2S\_CLEAR\_IT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})~(((IT) == \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}{SPI\+\_\+\+IT\+\_\+\+CRCERR}}))}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga3ec2f6950d7ff801f992e65593c3365e}\label{group___s_p_i___i2_s__interrupts__definition_ga3ec2f6950d7ff801f992e65593c3365e} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!IS\_SPI\_I2S\_CONFIG\_IT@{IS\_SPI\_I2S\_CONFIG\_IT}}
\index{IS\_SPI\_I2S\_CONFIG\_IT@{IS\_SPI\_I2S\_CONFIG\_IT}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_SPI\_I2S\_CONFIG\_IT}{IS\_SPI\_I2S\_CONFIG\_IT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CONFIG\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0f192977fdb12c40d35672b8ae074724}{SPI\_I2S\_IT\_TXE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gae46dd53cd2e4ad8b8a7836d3dcec57ea}{SPI\_I2S\_IT\_RXNE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga1d9d4916bf7ae315f23a54ecfbcd9157}{SPI\_I2S\_IT\_ERR}}))}

\end{DoxyCode}
\Hypertarget{group___s_p_i___i2_s__interrupts__definition_gacb2949c066a74f1c4ef8c6a0d4e14a0c}\label{group___s_p_i___i2_s__interrupts__definition_gacb2949c066a74f1c4ef8c6a0d4e14a0c} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!IS\_SPI\_I2S\_GET\_IT@{IS\_SPI\_I2S\_GET\_IT}}
\index{IS\_SPI\_I2S\_GET\_IT@{IS\_SPI\_I2S\_GET\_IT}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IS\_SPI\_I2S\_GET\_IT}{IS\_SPI\_I2S\_GET\_IT}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{IT }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gae46dd53cd2e4ad8b8a7836d3dcec57ea}{SPI\_I2S\_IT\_RXNE}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0f192977fdb12c40d35672b8ae074724}{SPI\_I2S\_IT\_TXE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga54aba7dc06f97fb4839de5f42bd5a47d}{I2S\_IT\_UDR}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}{SPI\_IT\_CRCERR}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0b9780d5f31fd80f4d0fa7d6860041e9}{SPI\_IT\_MODF}})\ ||\ ((IT)\ ==\ \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga279c30176e8ff7e2ec299774a2e88f45}{SPI\_I2S\_IT\_OVR}}))}

\end{DoxyCode}
\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga1d9d4916bf7ae315f23a54ecfbcd9157}\label{group___s_p_i___i2_s__interrupts__definition_ga1d9d4916bf7ae315f23a54ecfbcd9157} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!SPI\_I2S\_IT\_ERR@{SPI\_I2S\_IT\_ERR}}
\index{SPI\_I2S\_IT\_ERR@{SPI\_I2S\_IT\_ERR}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2S\_IT\_ERR}{SPI\_I2S\_IT\_ERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+ERR~((uint8\+\_\+t)0x50)}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga279c30176e8ff7e2ec299774a2e88f45}\label{group___s_p_i___i2_s__interrupts__definition_ga279c30176e8ff7e2ec299774a2e88f45} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!SPI\_I2S\_IT\_OVR@{SPI\_I2S\_IT\_OVR}}
\index{SPI\_I2S\_IT\_OVR@{SPI\_I2S\_IT\_OVR}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2S\_IT\_OVR}{SPI\_I2S\_IT\_OVR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+OVR~((uint8\+\_\+t)0x56)}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_gae46dd53cd2e4ad8b8a7836d3dcec57ea}\label{group___s_p_i___i2_s__interrupts__definition_gae46dd53cd2e4ad8b8a7836d3dcec57ea} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!SPI\_I2S\_IT\_RXNE@{SPI\_I2S\_IT\_RXNE}}
\index{SPI\_I2S\_IT\_RXNE@{SPI\_I2S\_IT\_RXNE}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2S\_IT\_RXNE}{SPI\_I2S\_IT\_RXNE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+RXNE~((uint8\+\_\+t)0x60)}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga0f192977fdb12c40d35672b8ae074724}\label{group___s_p_i___i2_s__interrupts__definition_ga0f192977fdb12c40d35672b8ae074724} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!SPI\_I2S\_IT\_TXE@{SPI\_I2S\_IT\_TXE}}
\index{SPI\_I2S\_IT\_TXE@{SPI\_I2S\_IT\_TXE}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2S\_IT\_TXE}{SPI\_I2S\_IT\_TXE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+TXE~((uint8\+\_\+t)0x71)}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}\label{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!SPI\_IT\_CRCERR@{SPI\_IT\_CRCERR}}
\index{SPI\_IT\_CRCERR@{SPI\_IT\_CRCERR}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_IT\_CRCERR}{SPI\_IT\_CRCERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+IT\+\_\+\+CRCERR~((uint8\+\_\+t)0x54)}

\Hypertarget{group___s_p_i___i2_s__interrupts__definition_ga0b9780d5f31fd80f4d0fa7d6860041e9}\label{group___s_p_i___i2_s__interrupts__definition_ga0b9780d5f31fd80f4d0fa7d6860041e9} 
\index{SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}!SPI\_IT\_MODF@{SPI\_IT\_MODF}}
\index{SPI\_IT\_MODF@{SPI\_IT\_MODF}!SPI\_I2S\_interrupts\_definition@{SPI\_I2S\_interrupts\_definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_IT\_MODF}{SPI\_IT\_MODF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+IT\+\_\+\+MODF~((uint8\+\_\+t)0x55)}

