
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct ppb &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=17e9e66e"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1ppb';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct psm" href="structRP2040_1_1psm.html" />
    <link rel="prev" title="Struct pll_sys" href="structRP2040_1_1pll__sys.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__control.html">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1ppb.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct ppb</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppbE"><code class="docutils literal notranslate"><span class="pre">RP2040::ppb</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20set_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22clear_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">clear_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23toggle_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">toggle_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22get_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22set_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb24clear_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">clear_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb25toggle_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">toggle_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22get_SYST_CSR_COUNTFLAGEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_COUNTFLAG()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_SYST_CSRERbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_SYST_CSREbbb"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_SYST_RVREv"><code class="docutils literal notranslate"><span class="pre">get_SYST_RVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_SYST_RVRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_SYST_RVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_SYST_CVREv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_SYST_CVRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_SYST_CVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_SYST_CALIB_TENMSEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB_TENMS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_SYST_CALIB_SKEWEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB_SKEW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_SYST_CALIB_NOREFEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB_NOREF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb14get_SYST_CALIBER8uint32_tRbRb"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_0Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_0E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_1Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_1E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_2Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_2E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_3Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_3E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_4Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_4E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_5Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_5E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_6Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_6E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_7Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_7E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_8Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_8()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_8E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_8()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_9Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_9()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_9E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_9()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_10Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_10()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_10E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_10()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_11Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_11()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_11E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_11()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_12Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_12()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_12E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_12()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_13Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_13()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_13E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_13()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_14Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_14E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_15Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_15E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_16Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_16()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_16E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_16()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_17Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_17()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_17E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_17()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_18Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_18()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_18E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_18()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_19Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_19()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_19E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_19()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_20Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_20()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_20E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_20()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_21Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_21()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_21E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_21()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_22Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_22()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_22E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_22()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_23Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_23()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_23E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_23()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_24Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_24()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_24E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_24()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_25Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_25()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_25E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_25()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_26Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_26()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_26E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_26()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_27Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_27()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_27E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_27()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_28Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_28()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_28E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_28()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_29Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_29()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_29E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_29()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_30Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_30()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_30E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_30()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_31Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_31()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_31E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_31()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_CPUID_REVISIONEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_REVISION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_CPUID_PARTNOEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_PARTNO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22get_CPUID_ARCHITECTUREEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_ARCHITECTURE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_CPUID_VARIANTEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_VARIANT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_CPUID_IMPLEMENTEREv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_IMPLEMENTER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_CPUIDER7uint8_tR8uint16_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CPUID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_VECTACTIVEEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_VECTACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_ICSR_VECTPENDINGEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_VECTPENDING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_ISRPENDINGEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_ISRPENDING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_ISRPREEMPTEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_ISRPREEMPT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8get_ICSRER8uint16_tR8uint16_tRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_ICSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8set_ICSREbbbbb"><code class="docutils literal notranslate"><span class="pre">set_ICSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8get_VTOREv"><code class="docutils literal notranslate"><span class="pre">get_VTOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8set_VTORE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_VTOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23get_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23set_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">set_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb25clear_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">clear_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb26toggle_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21set_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">set_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23clear_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">clear_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb24toggle_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">toggle_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_AIRCR_ENDIANESSEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_ENDIANESS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_AIRCR_VECTKEYEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_VECTKEY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_AIRCR_VECTKEYE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_AIRCR_VECTKEY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_AIRCRERbRbRbR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_AIRCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_AIRCREbb8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_AIRCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">get_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">set_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">clear_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">toggle_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">get_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">set_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19clear_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">clear_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20toggle_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">toggle_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">get_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">set_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19clear_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">clear_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20toggle_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">toggle_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb7get_SCRERbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb7set_SCREbbb"><code class="docutils literal notranslate"><span class="pre">set_SCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_CCR_UNALIGN_TRPEv"><code class="docutils literal notranslate"><span class="pre">get_CCR_UNALIGN_TRP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_CCR_STKALIGNEv"><code class="docutils literal notranslate"><span class="pre">get_CCR_STKALIGN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb7get_CCRERbRb"><code class="docutils literal notranslate"><span class="pre">get_CCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_SHPR2Ev"><code class="docutils literal notranslate"><span class="pre">get_SHPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_SHPR2E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_SHPR3_PRI_14Ev"><code class="docutils literal notranslate"><span class="pre">get_SHPR3_PRI_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16set_SHPR3_PRI_14E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR3_PRI_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_SHPR3_PRI_15Ev"><code class="docutils literal notranslate"><span class="pre">get_SHPR3_PRI_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16set_SHPR3_PRI_15E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR3_PRI_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_SHPR3ER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_SHPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_SHPR3E7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_SHCSREv"><code class="docutils literal notranslate"><span class="pre">get_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_SHCSREv"><code class="docutils literal notranslate"><span class="pre">set_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb11clear_SHCSREv"><code class="docutils literal notranslate"><span class="pre">clear_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12toggle_SHCSREv"><code class="docutils literal notranslate"><span class="pre">toggle_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_MPU_TYPE_SEPARATEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE_SEPARATE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_MPU_TYPE_DREGIONEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE_DREGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_MPU_TYPE_IREGIONEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE_IREGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_TYPEERbR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21set_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23clear_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb24toggle_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23get_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23set_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb25clear_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb26toggle_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_CTRLERbRbRb"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_MPU_CTRLEbbb"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb11get_MPU_RNREv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RNR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb11set_MPU_RNRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RNR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_MPU_RBAR_REGIONEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR_REGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_MPU_RBAR_REGIONE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR_REGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_MPU_RBAR_ADDREv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR_ADDR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_MPU_RBAR_ADDRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR_ADDR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_RBARER7uint8_tRbR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_MPU_RBARE7uint8_tb8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_MPU_RASR_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_MPU_RASR_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_MPU_RASR_SRDEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_SRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16set_MPU_RASR_SRDE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_SRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_MPU_RASR_ATTRSEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_ATTRS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_MPU_RASR_ATTRSE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_ATTRS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_RASRERbR7uint8_tR7uint8_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_MPU_RASREb7uint8_t7uint8_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8SYST_CSRE"><code class="docutils literal notranslate"><span class="pre">SYST_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8SYST_RVRE"><code class="docutils literal notranslate"><span class="pre">SYST_RVR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8SYST_CVRE"><code class="docutils literal notranslate"><span class="pre">SYST_CVR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb10SYST_CALIBE"><code class="docutils literal notranslate"><span class="pre">SYST_CALIB</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding1E"><code class="docutils literal notranslate"><span class="pre">reserved_padding1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ISERE"><code class="docutils literal notranslate"><span class="pre">NVIC_ISER</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding2E"><code class="docutils literal notranslate"><span class="pre">reserved_padding2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ICERE"><code class="docutils literal notranslate"><span class="pre">NVIC_ICER</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding3E"><code class="docutils literal notranslate"><span class="pre">reserved_padding3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ISPRE"><code class="docutils literal notranslate"><span class="pre">NVIC_ISPR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding4E"><code class="docutils literal notranslate"><span class="pre">reserved_padding4</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ICPRE"><code class="docutils literal notranslate"><span class="pre">NVIC_ICPR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding5E"><code class="docutils literal notranslate"><span class="pre">reserved_padding5</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR0E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR1E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR2E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR3E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR4E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR4</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR5E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR5</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR6E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR6</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR7E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR7</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding6E"><code class="docutils literal notranslate"><span class="pre">reserved_padding6</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5CPUIDE"><code class="docutils literal notranslate"><span class="pre">CPUID</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb4ICSRE"><code class="docutils literal notranslate"><span class="pre">ICSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb4VTORE"><code class="docutils literal notranslate"><span class="pre">VTOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5AIRCRE"><code class="docutils literal notranslate"><span class="pre">AIRCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb3SCRE"><code class="docutils literal notranslate"><span class="pre">SCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb3CCRE"><code class="docutils literal notranslate"><span class="pre">CCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding7E"><code class="docutils literal notranslate"><span class="pre">reserved_padding7</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5SHPR2E"><code class="docutils literal notranslate"><span class="pre">SHPR2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5SHPR3E"><code class="docutils literal notranslate"><span class="pre">SHPR3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5SHCSRE"><code class="docutils literal notranslate"><span class="pre">SHCSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding8E"><code class="docutils literal notranslate"><span class="pre">reserved_padding8</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_TYPEE"><code class="docutils literal notranslate"><span class="pre">MPU_TYPE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_CTRLE"><code class="docutils literal notranslate"><span class="pre">MPU_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb7MPU_RNRE"><code class="docutils literal notranslate"><span class="pre">MPU_RNR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_RBARE"><code class="docutils literal notranslate"><span class="pre">MPU_RBAR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_RASRE"><code class="docutils literal notranslate"><span class="pre">MPU_RASR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding0_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding0_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding1_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding1_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding2_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding2_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding3_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding3_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding4_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding4_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding5_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding5_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding6_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding6_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding8_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding8_length</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-ppb">
<span id="exhale-struct-structrp2040-1-1ppb"></span><h1>Struct ppb<a class="headerlink" href="#struct-ppb" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_ppb.h.html#file-src-generated-structs-ppb-h"><span class="std std-ref">File ppb.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppbE">
<span id="_CPPv3N6RP20403ppbE"></span><span id="_CPPv2N6RP20403ppbE"></span><span id="RP2040::ppb"></span><span class="target" id="structRP2040_1_1ppb"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ppb</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppbE" title="Link to this definition">#</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb19get_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb19get_SYST_CSR_ENABLEEv"></span><span id="RP2040::ppb::get_SYST_CSR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a0d01d553914804c45808523f837397cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_SYST_CSR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSRs ENABLE bit.</p>
<p>Enable SysTick counter: 0 = Counter disabled. 1 = Counter enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb19set_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb19set_SYST_CSR_ENABLEEv"></span><span id="RP2040::ppb::set_SYST_CSR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1affa6c8567755f2c26d2378eebbf04a73"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_SYST_CSR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSRs ENABLE bit.</p>
<p>Enable SysTick counter: 0 = Counter disabled. 1 = Counter enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21clear_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb21clear_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb21clear_SYST_CSR_ENABLEEv"></span><span id="RP2040::ppb::clear_SYST_CSR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1aebe4ffa006ade415b95ac3e837a40c57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21clear_SYST_CSR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSRs ENABLE bit.</p>
<p>Enable SysTick counter: 0 = Counter disabled. 1 = Counter enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22toggle_SYST_CSR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb22toggle_SYST_CSR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb22toggle_SYST_CSR_ENABLEEv"></span><span id="RP2040::ppb::toggle_SYST_CSR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a95b3d6bde8656ed953d6542bf4b4c7a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22toggle_SYST_CSR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSRs ENABLE bit.</p>
<p>Enable SysTick counter: 0 = Counter disabled. 1 = Counter enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20get_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV6RP20403ppb20get_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV6RP20403ppb20get_SYST_CSR_TICKINTEv"></span><span id="RP2040::ppb::get_SYST_CSR_TICKINTV"></span><span class="target" id="structRP2040_1_1ppb_1afcec0dde9bfe54154bd3951673938c20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20get_SYST_CSR_TICKINTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSRs TICKINT bit.</p>
<p>Enables SysTick exception request: 0 = Counting down to zero does not assert the SysTick exception request. 1 = Counting down to zero to asserts the SysTick exception request. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20set_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV6RP20403ppb20set_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV6RP20403ppb20set_SYST_CSR_TICKINTEv"></span><span id="RP2040::ppb::set_SYST_CSR_TICKINTV"></span><span class="target" id="structRP2040_1_1ppb_1acee60471b13324d9d8169b264d145c70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20set_SYST_CSR_TICKINTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSRs TICKINT bit.</p>
<p>Enables SysTick exception request: 0 = Counting down to zero does not assert the SysTick exception request. 1 = Counting down to zero to asserts the SysTick exception request. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22clear_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV6RP20403ppb22clear_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV6RP20403ppb22clear_SYST_CSR_TICKINTEv"></span><span id="RP2040::ppb::clear_SYST_CSR_TICKINTV"></span><span class="target" id="structRP2040_1_1ppb_1a7a1a308eada4fa78b12b2667160d6127"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22clear_SYST_CSR_TICKINTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSRs TICKINT bit.</p>
<p>Enables SysTick exception request: 0 = Counting down to zero does not assert the SysTick exception request. 1 = Counting down to zero to asserts the SysTick exception request. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23toggle_SYST_CSR_TICKINTEv">
<span id="_CPPv3NV6RP20403ppb23toggle_SYST_CSR_TICKINTEv"></span><span id="_CPPv2NV6RP20403ppb23toggle_SYST_CSR_TICKINTEv"></span><span id="RP2040::ppb::toggle_SYST_CSR_TICKINTV"></span><span class="target" id="structRP2040_1_1ppb_1a683b991495b52709c35db4fb3939b08f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_TICKINT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23toggle_SYST_CSR_TICKINTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSRs TICKINT bit.</p>
<p>Enables SysTick exception request: 0 = Counting down to zero does not assert the SysTick exception request. 1 = Counting down to zero to asserts the SysTick exception request. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22get_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV6RP20403ppb22get_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV6RP20403ppb22get_SYST_CSR_CLKSOURCEEv"></span><span id="RP2040::ppb::get_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structRP2040_1_1ppb_1ac6ebbb0fc973b1a64f41bb7fa28f6f4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22get_SYST_CSR_CLKSOURCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSRs CLKSOURCE bit.</p>
<p>SysTick clock source. Always reads as one if SYST_CALIB reports NOREF. Selects the SysTick timer clock source: 0 = External reference clock. 1 = Processor clock. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22set_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV6RP20403ppb22set_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV6RP20403ppb22set_SYST_CSR_CLKSOURCEEv"></span><span id="RP2040::ppb::set_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structRP2040_1_1ppb_1ae58ee5db6317939f7a33910878d033e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22set_SYST_CSR_CLKSOURCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SYST_CSRs CLKSOURCE bit.</p>
<p>SysTick clock source. Always reads as one if SYST_CALIB reports NOREF. Selects the SysTick timer clock source: 0 = External reference clock. 1 = Processor clock. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb24clear_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV6RP20403ppb24clear_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV6RP20403ppb24clear_SYST_CSR_CLKSOURCEEv"></span><span id="RP2040::ppb::clear_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structRP2040_1_1ppb_1a085bec15382916284f4ea50c6bb1398c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb24clear_SYST_CSR_CLKSOURCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SYST_CSRs CLKSOURCE bit.</p>
<p>SysTick clock source. Always reads as one if SYST_CALIB reports NOREF. Selects the SysTick timer clock source: 0 = External reference clock. 1 = Processor clock. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb25toggle_SYST_CSR_CLKSOURCEEv">
<span id="_CPPv3NV6RP20403ppb25toggle_SYST_CSR_CLKSOURCEEv"></span><span id="_CPPv2NV6RP20403ppb25toggle_SYST_CSR_CLKSOURCEEv"></span><span id="RP2040::ppb::toggle_SYST_CSR_CLKSOURCEV"></span><span class="target" id="structRP2040_1_1ppb_1a7f571fc0f06abac474b569386ff8724f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SYST_CSR_CLKSOURCE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb25toggle_SYST_CSR_CLKSOURCEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SYST_CSRs CLKSOURCE bit.</p>
<p>SysTick clock source. Always reads as one if SYST_CALIB reports NOREF. Selects the SysTick timer clock source: 0 = External reference clock. 1 = Processor clock. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22get_SYST_CSR_COUNTFLAGEv">
<span id="_CPPv3NV6RP20403ppb22get_SYST_CSR_COUNTFLAGEv"></span><span id="_CPPv2NV6RP20403ppb22get_SYST_CSR_COUNTFLAGEv"></span><span id="RP2040::ppb::get_SYST_CSR_COUNTFLAGV"></span><span class="target" id="structRP2040_1_1ppb_1a9cdf42c91c00701f484e62d147e16dda"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR_COUNTFLAG</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22get_SYST_CSR_COUNTFLAGEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CSRs COUNTFLAG bit.</p>
<p>Returns 1 if timer counted to 0 since last time this was read. Clears on read by application or debugger. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_SYST_CSRERbRbRbRb">
<span id="_CPPv3NV6RP20403ppb12get_SYST_CSRERbRbRbRb"></span><span id="_CPPv2NV6RP20403ppb12get_SYST_CSRERbRbRbRb"></span><span id="RP2040::ppb::get_SYST_CSR__bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1ppb_1acc494da78e3836d05512061ca0f74de6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TICKINT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CLKSOURCE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">COUNTFLAG</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_SYST_CSRERbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of SYST_CSRs bit fields.</p>
<p>(read-write) Use the SysTick Control and Status Register to enable the SysTick features. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12set_SYST_CSREbbb">
<span id="_CPPv3NV6RP20403ppb12set_SYST_CSREbbb"></span><span id="_CPPv2NV6RP20403ppb12set_SYST_CSREbbb"></span><span id="RP2040::ppb::set_SYST_CSR__b.b.bV"></span><span class="target" id="structRP2040_1_1ppb_1a688594115e90303b7dd5c43d9a0eac17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TICKINT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CLKSOURCE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12set_SYST_CSREbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of SYST_CSRs bit fields.</p>
<p>(read-write) Use the SysTick Control and Status Register to enable the SysTick features. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_SYST_RVREv">
<span id="_CPPv3NV6RP20403ppb12get_SYST_RVREv"></span><span id="_CPPv2NV6RP20403ppb12get_SYST_RVREv"></span><span id="RP2040::ppb::get_SYST_RVRV"></span><span class="target" id="structRP2040_1_1ppb_1adb784bf8f6cbc7aa32cc7bd9a41a5f31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_RVR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_SYST_RVREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_RVRs RELOAD field.</p>
<p>Value to load into the SysTick Current Value Register when the counter reaches 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12set_SYST_RVRE8uint32_t">
<span id="_CPPv3NV6RP20403ppb12set_SYST_RVRE8uint32_t"></span><span id="_CPPv2NV6RP20403ppb12set_SYST_RVRE8uint32_t"></span><span id="RP2040::ppb::set_SYST_RVR__uint32_tV"></span><span class="target" id="structRP2040_1_1ppb_1a6d3e36e1918867a3f6b074f1af50d486"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_RVR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12set_SYST_RVRE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SYST_RVRs RELOAD field.</p>
<p>Value to load into the SysTick Current Value Register when the counter reaches 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_SYST_CVREv">
<span id="_CPPv3NV6RP20403ppb12get_SYST_CVREv"></span><span id="_CPPv2NV6RP20403ppb12get_SYST_CVREv"></span><span id="RP2040::ppb::get_SYST_CVRV"></span><span class="target" id="structRP2040_1_1ppb_1a75a96e8a569f29dab2dd7d824d3813f9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CVR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_SYST_CVREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CVRs CURRENT field.</p>
<p>Reads return the current value of the SysTick counter. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12set_SYST_CVRE8uint32_t">
<span id="_CPPv3NV6RP20403ppb12set_SYST_CVRE8uint32_t"></span><span id="_CPPv2NV6RP20403ppb12set_SYST_CVRE8uint32_t"></span><span id="RP2040::ppb::set_SYST_CVR__uint32_tV"></span><span class="target" id="structRP2040_1_1ppb_1af271984cb9378954a1f44f6d25004db3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SYST_CVR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12set_SYST_CVRE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SYST_CVRs CURRENT field.</p>
<p>Reads return the current value of the SysTick counter. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20get_SYST_CALIB_TENMSEv">
<span id="_CPPv3NV6RP20403ppb20get_SYST_CALIB_TENMSEv"></span><span id="_CPPv2NV6RP20403ppb20get_SYST_CALIB_TENMSEv"></span><span id="RP2040::ppb::get_SYST_CALIB_TENMSV"></span><span class="target" id="structRP2040_1_1ppb_1a5d0ab4a2b66a1ec8f168fbba2688d19b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB_TENMS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20get_SYST_CALIB_TENMSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CALIBs TENMS field.</p>
<p>An optional Reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as 0, the calibration value is not known. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_SYST_CALIB_SKEWEv">
<span id="_CPPv3NV6RP20403ppb19get_SYST_CALIB_SKEWEv"></span><span id="_CPPv2NV6RP20403ppb19get_SYST_CALIB_SKEWEv"></span><span id="RP2040::ppb::get_SYST_CALIB_SKEWV"></span><span class="target" id="structRP2040_1_1ppb_1aa30abd5425def21fffd557a558d871d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB_SKEW</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_SYST_CALIB_SKEWEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CALIBs SKEW bit.</p>
<p>If reads as 1, the calibration value for 10ms is inexact (due to clock frequency). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20get_SYST_CALIB_NOREFEv">
<span id="_CPPv3NV6RP20403ppb20get_SYST_CALIB_NOREFEv"></span><span id="_CPPv2NV6RP20403ppb20get_SYST_CALIB_NOREFEv"></span><span id="RP2040::ppb::get_SYST_CALIB_NOREFV"></span><span class="target" id="structRP2040_1_1ppb_1a8858479c5138d9927cb58d2fefe4eadb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB_NOREF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20get_SYST_CALIB_NOREFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SYST_CALIBs NOREF bit.</p>
<p>If reads as 1, the Reference clock is not provided - the CLKSOURCE bit of the SysTick Control and Status register will be forced to 1 and cannot be cleared to 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb14get_SYST_CALIBER8uint32_tRbRb">
<span id="_CPPv3NV6RP20403ppb14get_SYST_CALIBER8uint32_tRbRb"></span><span id="_CPPv2NV6RP20403ppb14get_SYST_CALIBER8uint32_tRbRb"></span><span id="RP2040::ppb::get_SYST_CALIB__uint32_tR.bR.bRV"></span><span class="target" id="structRP2040_1_1ppb_1a584f9cb364264148ded46fe8dadd36a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SYST_CALIB</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TENMS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SKEW</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NOREF</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb14get_SYST_CALIBER8uint32_tRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of SYST_CALIBs bit fields.</p>
<p>(read-only) Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_0Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR0_IP_0Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR0_IP_0Ev"></span><span id="RP2040::ppb::get_NVIC_IPR0_IP_0V"></span><span class="target" id="structRP2040_1_1ppb_1ae0af476b9516a3f4d2a8584adb1aca4f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_IP_0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0s IP_0 field.</p>
<p>Priority of interrupt 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_0E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR0_IP_0E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR0_IP_0E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR0_IP_0__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a6a08984e13f02f0e0619c82d4b2f093a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_IP_0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_0E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0s IP_0 field.</p>
<p>Priority of interrupt 0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_1Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR0_IP_1Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR0_IP_1Ev"></span><span id="RP2040::ppb::get_NVIC_IPR0_IP_1V"></span><span class="target" id="structRP2040_1_1ppb_1a35c4e82085539646f48d2228092c9fb5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_IP_1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0s IP_1 field.</p>
<p>Priority of interrupt 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_1E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR0_IP_1E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR0_IP_1E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR0_IP_1__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1afd085d966e742061836c3187aa9f22d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_IP_1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_1E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0s IP_1 field.</p>
<p>Priority of interrupt 1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_2Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR0_IP_2Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR0_IP_2Ev"></span><span id="RP2040::ppb::get_NVIC_IPR0_IP_2V"></span><span class="target" id="structRP2040_1_1ppb_1a5691f82fa926dd57594c6eadf0840ac4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_IP_2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0s IP_2 field.</p>
<p>Priority of interrupt 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_2E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR0_IP_2E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR0_IP_2E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR0_IP_2__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ac48963ef413f6ad5d1a2da5d43f49a78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_IP_2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_2E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0s IP_2 field.</p>
<p>Priority of interrupt 2 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_3Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR0_IP_3Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR0_IP_3Ev"></span><span id="RP2040::ppb::get_NVIC_IPR0_IP_3V"></span><span class="target" id="structRP2040_1_1ppb_1a46133fdf47937beaeaa81c79fc152c54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0_IP_3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR0s IP_3 field.</p>
<p>Priority of interrupt 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_3E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR0_IP_3E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR0_IP_3E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR0_IP_3__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a1cf18294453c5c488f5c1d6b1f1a3e12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0_IP_3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_3E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR0s IP_3 field.</p>
<p>Priority of interrupt 3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR0__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a5dd59ee429a8019416511a5535d9485e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_0</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR0s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt. These registers are only word-accessible </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR0__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ac2cc77a124b783d73cea13fccb8c8ca2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR0</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_0</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_2</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_3</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR0s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt. These registers are only word-accessible </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_4Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR1_IP_4Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR1_IP_4Ev"></span><span id="RP2040::ppb::get_NVIC_IPR1_IP_4V"></span><span class="target" id="structRP2040_1_1ppb_1ae7c704a7099566255a38dfde82ee3414"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_IP_4</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_4Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1s IP_4 field.</p>
<p>Priority of interrupt 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_4E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR1_IP_4E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR1_IP_4E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR1_IP_4__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ad9738f553381e787c8c7ca0374f20f74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_IP_4</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_4E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1s IP_4 field.</p>
<p>Priority of interrupt 4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_5Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR1_IP_5Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR1_IP_5Ev"></span><span id="RP2040::ppb::get_NVIC_IPR1_IP_5V"></span><span class="target" id="structRP2040_1_1ppb_1ad2b413da2b6cac7f33b44b3dfbbbbc72"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_IP_5</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_5Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1s IP_5 field.</p>
<p>Priority of interrupt 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_5E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR1_IP_5E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR1_IP_5E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR1_IP_5__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a1a753bdf1c99e78db11272d0a221e1f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_IP_5</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_5E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1s IP_5 field.</p>
<p>Priority of interrupt 5 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_6Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR1_IP_6Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR1_IP_6Ev"></span><span id="RP2040::ppb::get_NVIC_IPR1_IP_6V"></span><span class="target" id="structRP2040_1_1ppb_1ae404ebf1e14e10eb467e7e72d7e76454"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_IP_6</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_6Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1s IP_6 field.</p>
<p>Priority of interrupt 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_6E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR1_IP_6E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR1_IP_6E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR1_IP_6__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1adef0c07160a47143be27e7b0830988aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_IP_6</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_6E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1s IP_6 field.</p>
<p>Priority of interrupt 6 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_7Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR1_IP_7Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR1_IP_7Ev"></span><span id="RP2040::ppb::get_NVIC_IPR1_IP_7V"></span><span class="target" id="structRP2040_1_1ppb_1a1d964f38e39b8656540daa3e41f9e4b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1_IP_7</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_7Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR1s IP_7 field.</p>
<p>Priority of interrupt 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_7E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR1_IP_7E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR1_IP_7E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR1_IP_7__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a30b36b0e52836dd057c53fdedbe0dabc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1_IP_7</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_7E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR1s IP_7 field.</p>
<p>Priority of interrupt 7 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR1__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a180b4516ef06f6907a897b10148a9923"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_4</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_5</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_6</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR1s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR1__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a5c22f4998156dab72903f8cad2c54dd5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_4</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_5</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_6</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_7</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR1s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_8Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR2_IP_8Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR2_IP_8Ev"></span><span id="RP2040::ppb::get_NVIC_IPR2_IP_8V"></span><span class="target" id="structRP2040_1_1ppb_1a670cebe10a258933ecbe5404f6b315c2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_IP_8</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_8Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2s IP_8 field.</p>
<p>Priority of interrupt 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_8E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR2_IP_8E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR2_IP_8E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR2_IP_8__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1af1470e5a9460a792dc56698b24ea9e6c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_IP_8</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_8E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2s IP_8 field.</p>
<p>Priority of interrupt 8 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_9Ev">
<span id="_CPPv3NV6RP20403ppb18get_NVIC_IPR2_IP_9Ev"></span><span id="_CPPv2NV6RP20403ppb18get_NVIC_IPR2_IP_9Ev"></span><span id="RP2040::ppb::get_NVIC_IPR2_IP_9V"></span><span class="target" id="structRP2040_1_1ppb_1a0dc1211ed875f6f5f66b01dc59ac4f17"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_IP_9</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_9Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2s IP_9 field.</p>
<p>Priority of interrupt 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_9E7uint8_t">
<span id="_CPPv3NV6RP20403ppb18set_NVIC_IPR2_IP_9E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb18set_NVIC_IPR2_IP_9E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR2_IP_9__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a7a2dd3aae1c32e6f2d7b615c87ce5e86"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_IP_9</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_9E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2s IP_9 field.</p>
<p>Priority of interrupt 9 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_10Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR2_IP_10Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR2_IP_10Ev"></span><span id="RP2040::ppb::get_NVIC_IPR2_IP_10V"></span><span class="target" id="structRP2040_1_1ppb_1a4c15d17cd98e2d3e20100a8d1df5c9f5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_IP_10</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_10Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2s IP_10 field.</p>
<p>Priority of interrupt 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_10E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR2_IP_10E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR2_IP_10E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR2_IP_10__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a8700cdb2f3225202dcf47ae42a883206"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_IP_10</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_10E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2s IP_10 field.</p>
<p>Priority of interrupt 10 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_11Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR2_IP_11Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR2_IP_11Ev"></span><span id="RP2040::ppb::get_NVIC_IPR2_IP_11V"></span><span class="target" id="structRP2040_1_1ppb_1ac4ded8697c13e4a070c97edd3118d7ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2_IP_11</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_11Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR2s IP_11 field.</p>
<p>Priority of interrupt 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_11E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR2_IP_11E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR2_IP_11E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR2_IP_11__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a3bb755996f77ba0edd325e5a40e3606d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2_IP_11</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_11E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR2s IP_11 field.</p>
<p>Priority of interrupt 11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR2__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a57e317dadf2d404cdb2f5bc0650a74a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_8</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_9</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_10</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_11</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR2s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR2__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a784adf256a9599c91efa9bf01601e570"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_8</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_9</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_10</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_11</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR2s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_12Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR3_IP_12Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR3_IP_12Ev"></span><span id="RP2040::ppb::get_NVIC_IPR3_IP_12V"></span><span class="target" id="structRP2040_1_1ppb_1a511372a1d7c67e0eb38535def3fb476f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_IP_12</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_12Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3s IP_12 field.</p>
<p>Priority of interrupt 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_12E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR3_IP_12E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR3_IP_12E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR3_IP_12__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a91d3092ba5532691cac00b5560677775"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_IP_12</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_12E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3s IP_12 field.</p>
<p>Priority of interrupt 12 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_13Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR3_IP_13Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR3_IP_13Ev"></span><span id="RP2040::ppb::get_NVIC_IPR3_IP_13V"></span><span class="target" id="structRP2040_1_1ppb_1ade3c7448f61305aa2e88e5b2f95c306a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_IP_13</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_13Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3s IP_13 field.</p>
<p>Priority of interrupt 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_13E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR3_IP_13E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR3_IP_13E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR3_IP_13__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ac86ec9c6857f9f0cc8e407ea136e56db"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_IP_13</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_13E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3s IP_13 field.</p>
<p>Priority of interrupt 13 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_14Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR3_IP_14Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR3_IP_14Ev"></span><span id="RP2040::ppb::get_NVIC_IPR3_IP_14V"></span><span class="target" id="structRP2040_1_1ppb_1afefa5daf9f2495d154faeb4c2a066f8f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_IP_14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_14Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3s IP_14 field.</p>
<p>Priority of interrupt 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_14E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR3_IP_14E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR3_IP_14E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR3_IP_14__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1afae0157b66e3aa84458deaae8b458e39"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_IP_14</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_14E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3s IP_14 field.</p>
<p>Priority of interrupt 14 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_15Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR3_IP_15Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR3_IP_15Ev"></span><span id="RP2040::ppb::get_NVIC_IPR3_IP_15V"></span><span class="target" id="structRP2040_1_1ppb_1a5a20533d47e1db7f0c88f7eb64b0d3e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3_IP_15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_15Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR3s IP_15 field.</p>
<p>Priority of interrupt 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_15E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR3_IP_15E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR3_IP_15E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR3_IP_15__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a8332141a28276fb086078eae411f36e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3_IP_15</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_15E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR3s IP_15 field.</p>
<p>Priority of interrupt 15 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR3__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a19da2c1909355272a21ae92d269eba40"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_12</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_13</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_14</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_15</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR3s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR3__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a6aea3e8400fde8422a621ae7d960fae2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_12</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_13</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_14</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_15</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR3s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_16Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR4_IP_16Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR4_IP_16Ev"></span><span id="RP2040::ppb::get_NVIC_IPR4_IP_16V"></span><span class="target" id="structRP2040_1_1ppb_1aaec1535e4b584d90ffa0faf3eb9559e6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_IP_16</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_16Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4s IP_16 field.</p>
<p>Priority of interrupt 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_16E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR4_IP_16E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR4_IP_16E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR4_IP_16__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1aaab5f830b2af7ba2833b36899caedf2c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_IP_16</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_16E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4s IP_16 field.</p>
<p>Priority of interrupt 16 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_17Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR4_IP_17Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR4_IP_17Ev"></span><span id="RP2040::ppb::get_NVIC_IPR4_IP_17V"></span><span class="target" id="structRP2040_1_1ppb_1a7585cec3e8579ed13ffa07d89e6df8bd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_IP_17</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_17Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4s IP_17 field.</p>
<p>Priority of interrupt 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_17E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR4_IP_17E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR4_IP_17E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR4_IP_17__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a6ed4a27eb2a3eb9aa645974ffe2c55dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_IP_17</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_17E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4s IP_17 field.</p>
<p>Priority of interrupt 17 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_18Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR4_IP_18Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR4_IP_18Ev"></span><span id="RP2040::ppb::get_NVIC_IPR4_IP_18V"></span><span class="target" id="structRP2040_1_1ppb_1a8b4d924cc4852b64d812d57aafd71f05"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_IP_18</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_18Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4s IP_18 field.</p>
<p>Priority of interrupt 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_18E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR4_IP_18E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR4_IP_18E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR4_IP_18__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a7df088c4143846d3d564e76d49ac6025"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_IP_18</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_18E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4s IP_18 field.</p>
<p>Priority of interrupt 18 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_19Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR4_IP_19Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR4_IP_19Ev"></span><span id="RP2040::ppb::get_NVIC_IPR4_IP_19V"></span><span class="target" id="structRP2040_1_1ppb_1a98c73454dee194710c6a9eaaa333d9dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4_IP_19</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_19Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR4s IP_19 field.</p>
<p>Priority of interrupt 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_19E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR4_IP_19E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR4_IP_19E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR4_IP_19__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a765c52d84037aa4aa9786005b54002af"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4_IP_19</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_19E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR4s IP_19 field.</p>
<p>Priority of interrupt 19 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR4__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1ac2e7fa8e122bdfeae85a3700cb87430e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR4</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_16</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_17</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_18</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_19</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR4s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR4__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1af0174beb2bf033bfab09f22ab950b227"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR4</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_16</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_17</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_18</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_19</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR4s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_20Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR5_IP_20Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR5_IP_20Ev"></span><span id="RP2040::ppb::get_NVIC_IPR5_IP_20V"></span><span class="target" id="structRP2040_1_1ppb_1a4eaa5d7358b051ccb6ffcd16125d6de1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_IP_20</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_20Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5s IP_20 field.</p>
<p>Priority of interrupt 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_20E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR5_IP_20E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR5_IP_20E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR5_IP_20__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a9f8981b198e0b424667e76b097a615ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_IP_20</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_20E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5s IP_20 field.</p>
<p>Priority of interrupt 20 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_21Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR5_IP_21Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR5_IP_21Ev"></span><span id="RP2040::ppb::get_NVIC_IPR5_IP_21V"></span><span class="target" id="structRP2040_1_1ppb_1a9de00817c9677945841c5ce52b9ea9bf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_IP_21</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_21Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5s IP_21 field.</p>
<p>Priority of interrupt 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_21E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR5_IP_21E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR5_IP_21E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR5_IP_21__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a5e79ef204c993e52ccdd2ac0b42a036a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_IP_21</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_21E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5s IP_21 field.</p>
<p>Priority of interrupt 21 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_22Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR5_IP_22Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR5_IP_22Ev"></span><span id="RP2040::ppb::get_NVIC_IPR5_IP_22V"></span><span class="target" id="structRP2040_1_1ppb_1aa665af6bfb4a647cf6ffa4694e9befb7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_IP_22</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_22Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5s IP_22 field.</p>
<p>Priority of interrupt 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_22E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR5_IP_22E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR5_IP_22E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR5_IP_22__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a0592c3199fc81aa7ea5858ce9b00120b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_IP_22</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_22E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5s IP_22 field.</p>
<p>Priority of interrupt 22 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_23Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR5_IP_23Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR5_IP_23Ev"></span><span id="RP2040::ppb::get_NVIC_IPR5_IP_23V"></span><span class="target" id="structRP2040_1_1ppb_1a79136f3a25953212151087adc0581d8d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5_IP_23</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_23Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR5s IP_23 field.</p>
<p>Priority of interrupt 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_23E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR5_IP_23E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR5_IP_23E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR5_IP_23__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a3c9a254923fcb76186617163e2eb072c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5_IP_23</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_23E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR5s IP_23 field.</p>
<p>Priority of interrupt 23 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR5__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a1f8a842ee07129e6ca323385535d0059"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR5</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_20</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_21</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_22</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_23</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR5s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR5__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a2bbc2480ba687ca53c19e225549cf409"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR5</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_20</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_21</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_22</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_23</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR5s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_24Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR6_IP_24Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR6_IP_24Ev"></span><span id="RP2040::ppb::get_NVIC_IPR6_IP_24V"></span><span class="target" id="structRP2040_1_1ppb_1abab123570820f254d5969411c30d71da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_IP_24</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_24Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6s IP_24 field.</p>
<p>Priority of interrupt 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_24E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR6_IP_24E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR6_IP_24E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR6_IP_24__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1afea9feeed4ab8758d1d30bbe8a833ef2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_IP_24</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_24E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6s IP_24 field.</p>
<p>Priority of interrupt 24 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_25Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR6_IP_25Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR6_IP_25Ev"></span><span id="RP2040::ppb::get_NVIC_IPR6_IP_25V"></span><span class="target" id="structRP2040_1_1ppb_1ab8aeedf211603c23b0f8ab8bc7c53833"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_IP_25</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_25Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6s IP_25 field.</p>
<p>Priority of interrupt 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_25E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR6_IP_25E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR6_IP_25E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR6_IP_25__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a419e846545f65ed32f2ffacb3c2594cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_IP_25</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_25E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6s IP_25 field.</p>
<p>Priority of interrupt 25 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_26Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR6_IP_26Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR6_IP_26Ev"></span><span id="RP2040::ppb::get_NVIC_IPR6_IP_26V"></span><span class="target" id="structRP2040_1_1ppb_1a449fcd8f0f807b90421f63b472c0e502"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_IP_26</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_26Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6s IP_26 field.</p>
<p>Priority of interrupt 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_26E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR6_IP_26E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR6_IP_26E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR6_IP_26__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1af27c9ada9199d86e36510d5d5439afc0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_IP_26</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_26E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6s IP_26 field.</p>
<p>Priority of interrupt 26 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_27Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR6_IP_27Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR6_IP_27Ev"></span><span id="RP2040::ppb::get_NVIC_IPR6_IP_27V"></span><span class="target" id="structRP2040_1_1ppb_1aa72ed31b51ab78b38845709e18817c5c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6_IP_27</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_27Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR6s IP_27 field.</p>
<p>Priority of interrupt 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_27E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR6_IP_27E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR6_IP_27E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR6_IP_27__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a3dad349064a36b71cf0de79e3605fe26"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6_IP_27</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_27E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR6s IP_27 field.</p>
<p>Priority of interrupt 27 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR6__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a9da52449ee42ed507af6fda7b096c73d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR6</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_24</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_25</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_26</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_27</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR6s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR6__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ad195412e99b8629c94fae777a7cc6c6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR6</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_24</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_25</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_26</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_27</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR6s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_28Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR7_IP_28Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR7_IP_28Ev"></span><span id="RP2040::ppb::get_NVIC_IPR7_IP_28V"></span><span class="target" id="structRP2040_1_1ppb_1a1cd2cbacc035f90b0494f21f4c73b258"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_IP_28</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_28Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7s IP_28 field.</p>
<p>Priority of interrupt 28 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_28E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR7_IP_28E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR7_IP_28E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR7_IP_28__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ad2a1470b25609908b984b871e0660a4a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_IP_28</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_28E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7s IP_28 field.</p>
<p>Priority of interrupt 28 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_29Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR7_IP_29Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR7_IP_29Ev"></span><span id="RP2040::ppb::get_NVIC_IPR7_IP_29V"></span><span class="target" id="structRP2040_1_1ppb_1a4e1e842f702c36cd06b222938834c5d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_IP_29</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_29Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7s IP_29 field.</p>
<p>Priority of interrupt 29 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_29E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR7_IP_29E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR7_IP_29E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR7_IP_29__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a5f830e8c508d7d8a2e51f13cabce3d70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_IP_29</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_29E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7s IP_29 field.</p>
<p>Priority of interrupt 29 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_30Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR7_IP_30Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR7_IP_30Ev"></span><span id="RP2040::ppb::get_NVIC_IPR7_IP_30V"></span><span class="target" id="structRP2040_1_1ppb_1a798e5a394844441e2a7461e824da7552"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_IP_30</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_30Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7s IP_30 field.</p>
<p>Priority of interrupt 30 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_30E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR7_IP_30E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR7_IP_30E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR7_IP_30__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1adcfcefddb77adffd768327726cfbbd1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_IP_30</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_30E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7s IP_30 field.</p>
<p>Priority of interrupt 30 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_31Ev">
<span id="_CPPv3NV6RP20403ppb19get_NVIC_IPR7_IP_31Ev"></span><span id="_CPPv2NV6RP20403ppb19get_NVIC_IPR7_IP_31Ev"></span><span id="RP2040::ppb::get_NVIC_IPR7_IP_31V"></span><span class="target" id="structRP2040_1_1ppb_1a52680ef41088059f48ae060676a47ca7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7_IP_31</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_31Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get NVIC_IPR7s IP_31 field.</p>
<p>Priority of interrupt 31 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_31E7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_NVIC_IPR7_IP_31E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_NVIC_IPR7_IP_31E7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR7_IP_31__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1af5738dd41b61e8ad96f2d46019f7707d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7_IP_31</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_31E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set NVIC_IPR7s IP_31 field.</p>
<p>Priority of interrupt 31 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_NVIC_IPR7__uint8_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1af58d89a61877176177b00117133fd8ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_NVIC_IPR7</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_28</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_29</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_30</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IP_31</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of NVIC_IPR7s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_NVIC_IPR7__uint8_t.uint8_t.uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a743abb501932a06fb62bd78e61e849c4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_NVIC_IPR7</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_28</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_29</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_30</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">IP_31</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of NVIC_IPR7s bit fields.</p>
<p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_CPUID_REVISIONEv">
<span id="_CPPv3NV6RP20403ppb18get_CPUID_REVISIONEv"></span><span id="_CPPv2NV6RP20403ppb18get_CPUID_REVISIONEv"></span><span id="RP2040::ppb::get_CPUID_REVISIONV"></span><span class="target" id="structRP2040_1_1ppb_1a34e7b2dc7260bccd5c3fbcaeba425950"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_REVISION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_CPUID_REVISIONEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CPUIDs REVISION field.</p>
<p>Minor revision number m in the rnpm revision status: 0x1 = Patch 1. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16get_CPUID_PARTNOEv">
<span id="_CPPv3NV6RP20403ppb16get_CPUID_PARTNOEv"></span><span id="_CPPv2NV6RP20403ppb16get_CPUID_PARTNOEv"></span><span id="RP2040::ppb::get_CPUID_PARTNOV"></span><span class="target" id="structRP2040_1_1ppb_1a00fcf121543c46e452e8f862c6d54d43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_PARTNO</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16get_CPUID_PARTNOEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CPUIDs PARTNO field.</p>
<p>Number of processor within family: 0xC60 = Cortex-M0+ </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22get_CPUID_ARCHITECTUREEv">
<span id="_CPPv3NV6RP20403ppb22get_CPUID_ARCHITECTUREEv"></span><span id="_CPPv2NV6RP20403ppb22get_CPUID_ARCHITECTUREEv"></span><span id="RP2040::ppb::get_CPUID_ARCHITECTUREV"></span><span class="target" id="structRP2040_1_1ppb_1ac0163fe4cd133a4343ee19464eca4d76"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_ARCHITECTURE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22get_CPUID_ARCHITECTUREEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CPUIDs ARCHITECTURE field.</p>
<p>Constant that defines the architecture of the processor: 0xC = ARMv6-M architecture. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17get_CPUID_VARIANTEv">
<span id="_CPPv3NV6RP20403ppb17get_CPUID_VARIANTEv"></span><span id="_CPPv2NV6RP20403ppb17get_CPUID_VARIANTEv"></span><span id="RP2040::ppb::get_CPUID_VARIANTV"></span><span class="target" id="structRP2040_1_1ppb_1a45029631418720372a03ddf409ee978f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_VARIANT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17get_CPUID_VARIANTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CPUIDs VARIANT field.</p>
<p>Major revision number n in the rnpm revision status: 0x0 = Revision 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21get_CPUID_IMPLEMENTEREv">
<span id="_CPPv3NV6RP20403ppb21get_CPUID_IMPLEMENTEREv"></span><span id="_CPPv2NV6RP20403ppb21get_CPUID_IMPLEMENTEREv"></span><span id="RP2040::ppb::get_CPUID_IMPLEMENTERV"></span><span class="target" id="structRP2040_1_1ppb_1a717856d63078fca3efacf852046a861e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID_IMPLEMENTER</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21get_CPUID_IMPLEMENTEREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CPUIDs IMPLEMENTER field.</p>
<p>Implementor code: 0x41 = ARM </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9get_CPUIDER7uint8_tR8uint16_tR7uint8_tR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb9get_CPUIDER7uint8_tR8uint16_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb9get_CPUIDER7uint8_tR8uint16_tR7uint8_tR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_CPUID__uint8_tR.uint16_tR.uint8_tR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a469549ab9f98310654ab8513a3e1ce6d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CPUID</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REVISION</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PARTNO</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ARCHITECTURE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VARIANT</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IMPLEMENTER</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9get_CPUIDER7uint8_tR8uint16_tR7uint8_tR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CPUIDs bit fields.</p>
<p>(read-only) Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_ICSR_VECTACTIVEEv">
<span id="_CPPv3NV6RP20403ppb19get_ICSR_VECTACTIVEEv"></span><span id="_CPPv2NV6RP20403ppb19get_ICSR_VECTACTIVEEv"></span><span id="RP2040::ppb::get_ICSR_VECTACTIVEV"></span><span class="target" id="structRP2040_1_1ppb_1a16f432eadb842888504f85891b69a2fa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_VECTACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_ICSR_VECTACTIVEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs VECTACTIVE field.</p>
<p>Active exception number field. Reset clears the VECTACTIVE field. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20get_ICSR_VECTPENDINGEv">
<span id="_CPPv3NV6RP20403ppb20get_ICSR_VECTPENDINGEv"></span><span id="_CPPv2NV6RP20403ppb20get_ICSR_VECTPENDINGEv"></span><span id="RP2040::ppb::get_ICSR_VECTPENDINGV"></span><span class="target" id="structRP2040_1_1ppb_1ac19d5d97adeaad00e6687989b5480e43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_VECTPENDING</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20get_ICSR_VECTPENDINGEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs VECTPENDING field.</p>
<p>Indicates the exception number for the highest priority pending exception: 0 = no pending exceptions. Non zero = The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_ICSR_ISRPENDINGEv">
<span id="_CPPv3NV6RP20403ppb19get_ICSR_ISRPENDINGEv"></span><span id="_CPPv2NV6RP20403ppb19get_ICSR_ISRPENDINGEv"></span><span id="RP2040::ppb::get_ICSR_ISRPENDINGV"></span><span class="target" id="structRP2040_1_1ppb_1a45aceef3e9173c546fa57cdc88a37868"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_ISRPENDING</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_ICSR_ISRPENDINGEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs ISRPENDING bit.</p>
<p>External interrupt pending flag </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_ICSR_ISRPREEMPTEv">
<span id="_CPPv3NV6RP20403ppb19get_ICSR_ISRPREEMPTEv"></span><span id="_CPPv2NV6RP20403ppb19get_ICSR_ISRPREEMPTEv"></span><span id="RP2040::ppb::get_ICSR_ISRPREEMPTV"></span><span class="target" id="structRP2040_1_1ppb_1a9bb578b4f8e2020fb860558a345fcf7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_ISRPREEMPT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_ICSR_ISRPREEMPTEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs ISRPREEMPT bit.</p>
<p>The system can only access this bit when the core is halted. It indicates that a pending interrupt is to be taken in the next running cycle. If C_MASKINTS is clear in the Debug Halting Control and Status Register, the interrupt is serviced. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_ICSR_PENDSTCLREv">
<span id="_CPPv3NV6RP20403ppb18get_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV6RP20403ppb18get_ICSR_PENDSTCLREv"></span><span id="RP2040::ppb::get_ICSR_PENDSTCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a86f709c00e39f73e58dd1f5091d7da0e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSTCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the SysTick exception. This bit is WO. On a register read its value is Unknown. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_ICSR_PENDSTCLREv">
<span id="_CPPv3NV6RP20403ppb18set_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV6RP20403ppb18set_ICSR_PENDSTCLREv"></span><span id="RP2040::ppb::set_ICSR_PENDSTCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a52dc6ac5b9f76abb722f7db4b7dc3d6f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSTCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ICSRs PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the SysTick exception. This bit is WO. On a register read its value is Unknown. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTCLREv">
<span id="_CPPv3NV6RP20403ppb20clear_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV6RP20403ppb20clear_ICSR_PENDSTCLREv"></span><span id="RP2040::ppb::clear_ICSR_PENDSTCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a05d50fec496056be973b52c11619c3ad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ICSRs PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the SysTick exception. This bit is WO. On a register read its value is Unknown. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTCLREv">
<span id="_CPPv3NV6RP20403ppb21toggle_ICSR_PENDSTCLREv"></span><span id="_CPPv2NV6RP20403ppb21toggle_ICSR_PENDSTCLREv"></span><span id="RP2040::ppb::toggle_ICSR_PENDSTCLRV"></span><span class="target" id="structRP2040_1_1ppb_1ade3b8bb6d861b950a65b8f8a4841e3d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSTCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ICSRs PENDSTCLR bit.</p>
<p>SysTick exception clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the SysTick exception. This bit is WO. On a register read its value is Unknown. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_ICSR_PENDSTSETEv">
<span id="_CPPv3NV6RP20403ppb18get_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV6RP20403ppb18get_ICSR_PENDSTSETEv"></span><span id="RP2040::ppb::get_ICSR_PENDSTSETV"></span><span class="target" id="structRP2040_1_1ppb_1a4826a4216c79865c34fc67ee8b5b799c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSTSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs PENDSTSET bit.</p>
<p>SysTick exception set-pending bit. Write: 0 = No effect. 1 = Changes SysTick exception state to pending. Read: 0 = SysTick exception is not pending. 1 = SysTick exception is pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_ICSR_PENDSTSETEv">
<span id="_CPPv3NV6RP20403ppb18set_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV6RP20403ppb18set_ICSR_PENDSTSETEv"></span><span id="RP2040::ppb::set_ICSR_PENDSTSETV"></span><span class="target" id="structRP2040_1_1ppb_1a0afb7f245d6cabb3af06559c0dbd41a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSTSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ICSRs PENDSTSET bit.</p>
<p>SysTick exception set-pending bit. Write: 0 = No effect. 1 = Changes SysTick exception state to pending. Read: 0 = SysTick exception is not pending. 1 = SysTick exception is pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTSETEv">
<span id="_CPPv3NV6RP20403ppb20clear_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV6RP20403ppb20clear_ICSR_PENDSTSETEv"></span><span id="RP2040::ppb::clear_ICSR_PENDSTSETV"></span><span class="target" id="structRP2040_1_1ppb_1a292f17da32ad1b334ee3adda51b3465d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ICSRs PENDSTSET bit.</p>
<p>SysTick exception set-pending bit. Write: 0 = No effect. 1 = Changes SysTick exception state to pending. Read: 0 = SysTick exception is not pending. 1 = SysTick exception is pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTSETEv">
<span id="_CPPv3NV6RP20403ppb21toggle_ICSR_PENDSTSETEv"></span><span id="_CPPv2NV6RP20403ppb21toggle_ICSR_PENDSTSETEv"></span><span id="RP2040::ppb::toggle_ICSR_PENDSTSETV"></span><span class="target" id="structRP2040_1_1ppb_1afd5a4bfa687bd5c94eb345f87fab120f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSTSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ICSRs PENDSTSET bit.</p>
<p>SysTick exception set-pending bit. Write: 0 = No effect. 1 = Changes SysTick exception state to pending. Read: 0 = SysTick exception is not pending. 1 = SysTick exception is pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_ICSR_PENDSVCLREv">
<span id="_CPPv3NV6RP20403ppb18get_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV6RP20403ppb18get_ICSR_PENDSVCLREv"></span><span id="RP2040::ppb::get_ICSR_PENDSVCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a052d8fdb56fc0dd04444adb67d5b1bc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSVCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs PENDSVCLR bit.</p>
<p>PendSV clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the PendSV exception. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_ICSR_PENDSVCLREv">
<span id="_CPPv3NV6RP20403ppb18set_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV6RP20403ppb18set_ICSR_PENDSVCLREv"></span><span id="RP2040::ppb::set_ICSR_PENDSVCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a48f78b0dd638886d63846b032f2f643b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSVCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ICSRs PENDSVCLR bit.</p>
<p>PendSV clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the PendSV exception. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVCLREv">
<span id="_CPPv3NV6RP20403ppb20clear_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV6RP20403ppb20clear_ICSR_PENDSVCLREv"></span><span id="RP2040::ppb::clear_ICSR_PENDSVCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a208585d4ffc17b50b43e9a4857b23d0f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ICSRs PENDSVCLR bit.</p>
<p>PendSV clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the PendSV exception. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVCLREv">
<span id="_CPPv3NV6RP20403ppb21toggle_ICSR_PENDSVCLREv"></span><span id="_CPPv2NV6RP20403ppb21toggle_ICSR_PENDSVCLREv"></span><span id="RP2040::ppb::toggle_ICSR_PENDSVCLRV"></span><span class="target" id="structRP2040_1_1ppb_1a52d39ca7a478e717ed440149bbda6877"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSVCLR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVCLREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ICSRs PENDSVCLR bit.</p>
<p>PendSV clear-pending bit. Write: 0 = No effect. 1 = Removes the pending state from the PendSV exception. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_ICSR_PENDSVSETEv">
<span id="_CPPv3NV6RP20403ppb18get_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV6RP20403ppb18get_ICSR_PENDSVSETEv"></span><span id="RP2040::ppb::get_ICSR_PENDSVSETV"></span><span class="target" id="structRP2040_1_1ppb_1af88258612fd299ca310644017222ea23"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSVSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs PENDSVSET bit.</p>
<p>PendSV set-pending bit. Write: 0 = No effect. 1 = Changes PendSV exception state to pending. Read: 0 = PendSV exception is not pending. 1 = PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_ICSR_PENDSVSETEv">
<span id="_CPPv3NV6RP20403ppb18set_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV6RP20403ppb18set_ICSR_PENDSVSETEv"></span><span id="RP2040::ppb::set_ICSR_PENDSVSETV"></span><span class="target" id="structRP2040_1_1ppb_1a0bc4013422afeecf5510bd4d16826bae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSVSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ICSRs PENDSVSET bit.</p>
<p>PendSV set-pending bit. Write: 0 = No effect. 1 = Changes PendSV exception state to pending. Read: 0 = PendSV exception is not pending. 1 = PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVSETEv">
<span id="_CPPv3NV6RP20403ppb20clear_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV6RP20403ppb20clear_ICSR_PENDSVSETEv"></span><span id="RP2040::ppb::clear_ICSR_PENDSVSETV"></span><span class="target" id="structRP2040_1_1ppb_1aca1dabf48c610c4b0634ae34a23de087"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ICSRs PENDSVSET bit.</p>
<p>PendSV set-pending bit. Write: 0 = No effect. 1 = Changes PendSV exception state to pending. Read: 0 = PendSV exception is not pending. 1 = PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVSETEv">
<span id="_CPPv3NV6RP20403ppb21toggle_ICSR_PENDSVSETEv"></span><span id="_CPPv2NV6RP20403ppb21toggle_ICSR_PENDSVSETEv"></span><span id="RP2040::ppb::toggle_ICSR_PENDSVSETV"></span><span class="target" id="structRP2040_1_1ppb_1a848cfc5cefad5b0068f18023cc366148"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_PENDSVSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ICSRs PENDSVSET bit.</p>
<p>PendSV set-pending bit. Write: 0 = No effect. 1 = Changes PendSV exception state to pending. Read: 0 = PendSV exception is not pending. 1 = PendSV exception is pending. Writing 1 to this bit is the only way to set the PendSV exception state to pending. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV6RP20403ppb19get_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV6RP20403ppb19get_ICSR_NMIPENDSETEv"></span><span id="RP2040::ppb::get_ICSR_NMIPENDSETV"></span><span class="target" id="structRP2040_1_1ppb_1a6a06669f513c9e953a3f17a0b68fe922"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_ICSR_NMIPENDSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get ICSRs NMIPENDSET bit.</p>
<p>Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. NMI set-pending bit. Write: 0 = No effect. 1 = Changes NMI exception state to pending. Read: 0 = NMI exception is not pending. 1 = NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV6RP20403ppb19set_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV6RP20403ppb19set_ICSR_NMIPENDSETEv"></span><span id="RP2040::ppb::set_ICSR_NMIPENDSETV"></span><span class="target" id="structRP2040_1_1ppb_1a7beb515a0ab04ea072d5bb5fd3a4684d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_ICSR_NMIPENDSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set ICSRs NMIPENDSET bit.</p>
<p>Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. NMI set-pending bit. Write: 0 = No effect. 1 = Changes NMI exception state to pending. Read: 0 = NMI exception is not pending. 1 = NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21clear_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV6RP20403ppb21clear_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV6RP20403ppb21clear_ICSR_NMIPENDSETEv"></span><span id="RP2040::ppb::clear_ICSR_NMIPENDSETV"></span><span class="target" id="structRP2040_1_1ppb_1ace6e8621e1bca92289b69bd9040d21a0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21clear_ICSR_NMIPENDSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear ICSRs NMIPENDSET bit.</p>
<p>Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. NMI set-pending bit. Write: 0 = No effect. 1 = Changes NMI exception state to pending. Read: 0 = NMI exception is not pending. 1 = NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22toggle_ICSR_NMIPENDSETEv">
<span id="_CPPv3NV6RP20403ppb22toggle_ICSR_NMIPENDSETEv"></span><span id="_CPPv2NV6RP20403ppb22toggle_ICSR_NMIPENDSETEv"></span><span id="RP2040::ppb::toggle_ICSR_NMIPENDSETV"></span><span class="target" id="structRP2040_1_1ppb_1a466dccc2c8ab50896306eab0c797a229"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_ICSR_NMIPENDSET</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22toggle_ICSR_NMIPENDSETEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle ICSRs NMIPENDSET bit.</p>
<p>Setting this bit will activate an NMI. Since NMI is the highest priority exception, it will activate as soon as it is registered. NMI set-pending bit. Write: 0 = No effect. 1 = Changes NMI exception state to pending. Read: 0 = NMI exception is not pending. 1 = NMI exception is pending. Because NMI is the highest-priority exception, normally the processor enters the NMI exception handler as soon as it detects a write of 1 to this bit. Entering the handler then clears this bit to 0. This means a read of this bit by the NMI exception handler returns 1 only if the NMI signal is reasserted while the processor is executing that handler. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb8get_ICSRER8uint16_tR8uint16_tRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20403ppb8get_ICSRER8uint16_tR8uint16_tRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20403ppb8get_ICSRER8uint16_tR8uint16_tRbRbRbRbRbRbRb"></span><span id="RP2040::ppb::get_ICSR__uint16_tR.uint16_tR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1ppb_1ac3cb9e0f764af1d1d2f2a7bcf9ec0cf3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_ICSR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTACTIVE</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTPENDING</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ISRPENDING</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ISRPREEMPT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSTCLR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSTSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSVCLR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PENDSVSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">NMIPENDSET</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb8get_ICSRER8uint16_tR8uint16_tRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of ICSRs bit fields.</p>
<p>(read-write) Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb8set_ICSREbbbbb">
<span id="_CPPv3NV6RP20403ppb8set_ICSREbbbbb"></span><span id="_CPPv2NV6RP20403ppb8set_ICSREbbbbb"></span><span id="RP2040::ppb::set_ICSR__b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1ppb_1a72b00d260d753e3ab950274e067dea16"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_ICSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSTCLR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSTSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSVCLR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PENDSVSET</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">NMIPENDSET</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb8set_ICSREbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of ICSRs bit fields.</p>
<p>(read-write) Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb8get_VTOREv">
<span id="_CPPv3NV6RP20403ppb8get_VTOREv"></span><span id="_CPPv2NV6RP20403ppb8get_VTOREv"></span><span id="RP2040::ppb::get_VTORV"></span><span class="target" id="structRP2040_1_1ppb_1ae0204941585023a1f5dab47d1aa1e0d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_VTOR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb8get_VTOREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get VTORs TBLOFF field.</p>
<p>Bits [31:8] of the indicate the vector table offset address. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb8set_VTORE8uint32_t">
<span id="_CPPv3NV6RP20403ppb8set_VTORE8uint32_t"></span><span id="_CPPv2NV6RP20403ppb8set_VTORE8uint32_t"></span><span id="RP2040::ppb::set_VTOR__uint32_tV"></span><span class="target" id="structRP2040_1_1ppb_1a57285da39ea8a4e413c6f7d4a3c2419d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_VTOR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb8set_VTORE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set VTORs TBLOFF field.</p>
<p>Bits [31:8] of the indicate the vector table offset address. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23get_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV6RP20403ppb23get_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV6RP20403ppb23get_AIRCR_VECTCLRACTIVEEv"></span><span id="RP2040::ppb::get_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structRP2040_1_1ppb_1a80e38720a5d55bcf8640f49acca85904"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23get_AIRCR_VECTCLRACTIVEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AIRCRs VECTCLRACTIVE bit.</p>
<p>Clears all active state information for fixed and configurable exceptions. This bit: is self-clearing, can only be set by the DAP when the core is halted. When set: clears all active exception status of the processor, forces a return to Thread mode, forces an IPSR of 0. A debugger must re-initialize the stack. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23set_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV6RP20403ppb23set_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV6RP20403ppb23set_AIRCR_VECTCLRACTIVEEv"></span><span id="RP2040::ppb::set_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structRP2040_1_1ppb_1a62aa1da96837fad0c2e354a5e38ef425"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23set_AIRCR_VECTCLRACTIVEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AIRCRs VECTCLRACTIVE bit.</p>
<p>Clears all active state information for fixed and configurable exceptions. This bit: is self-clearing, can only be set by the DAP when the core is halted. When set: clears all active exception status of the processor, forces a return to Thread mode, forces an IPSR of 0. A debugger must re-initialize the stack. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb25clear_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV6RP20403ppb25clear_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV6RP20403ppb25clear_AIRCR_VECTCLRACTIVEEv"></span><span id="RP2040::ppb::clear_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structRP2040_1_1ppb_1abd97183c5797fde1df70ef8b64eb3cd7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb25clear_AIRCR_VECTCLRACTIVEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AIRCRs VECTCLRACTIVE bit.</p>
<p>Clears all active state information for fixed and configurable exceptions. This bit: is self-clearing, can only be set by the DAP when the core is halted. When set: clears all active exception status of the processor, forces a return to Thread mode, forces an IPSR of 0. A debugger must re-initialize the stack. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb26toggle_AIRCR_VECTCLRACTIVEEv">
<span id="_CPPv3NV6RP20403ppb26toggle_AIRCR_VECTCLRACTIVEEv"></span><span id="_CPPv2NV6RP20403ppb26toggle_AIRCR_VECTCLRACTIVEEv"></span><span id="RP2040::ppb::toggle_AIRCR_VECTCLRACTIVEV"></span><span class="target" id="structRP2040_1_1ppb_1a80d362928b50d5abc9d5b18579d16fc1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AIRCR_VECTCLRACTIVE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb26toggle_AIRCR_VECTCLRACTIVEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AIRCRs VECTCLRACTIVE bit.</p>
<p>Clears all active state information for fixed and configurable exceptions. This bit: is self-clearing, can only be set by the DAP when the core is halted. When set: clears all active exception status of the processor, forces a return to Thread mode, forces an IPSR of 0. A debugger must re-initialize the stack. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21get_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV6RP20403ppb21get_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV6RP20403ppb21get_AIRCR_SYSRESETREQEv"></span><span id="RP2040::ppb::get_AIRCR_SYSRESETREQV"></span><span class="target" id="structRP2040_1_1ppb_1af2084c8d2ceef5a82f30314ba5381273"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21get_AIRCR_SYSRESETREQEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AIRCRs SYSRESETREQ bit.</p>
<p>Writing 1 to this bit causes the SYSRESETREQ signal to the outer system to be asserted to request a reset. The intention is to force a large system reset of all major components except for debug. The C_HALT bit in the DHCSR is cleared as a result of the system reset requested. The debugger does not lose contact with the device. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21set_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV6RP20403ppb21set_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV6RP20403ppb21set_AIRCR_SYSRESETREQEv"></span><span id="RP2040::ppb::set_AIRCR_SYSRESETREQV"></span><span class="target" id="structRP2040_1_1ppb_1aca8f12f160e1f519bbb8cb8a81b1a637"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21set_AIRCR_SYSRESETREQEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AIRCRs SYSRESETREQ bit.</p>
<p>Writing 1 to this bit causes the SYSRESETREQ signal to the outer system to be asserted to request a reset. The intention is to force a large system reset of all major components except for debug. The C_HALT bit in the DHCSR is cleared as a result of the system reset requested. The debugger does not lose contact with the device. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23clear_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV6RP20403ppb23clear_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV6RP20403ppb23clear_AIRCR_SYSRESETREQEv"></span><span id="RP2040::ppb::clear_AIRCR_SYSRESETREQV"></span><span class="target" id="structRP2040_1_1ppb_1af52cbd9636f8a33f55948bc1eb1ad7c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23clear_AIRCR_SYSRESETREQEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear AIRCRs SYSRESETREQ bit.</p>
<p>Writing 1 to this bit causes the SYSRESETREQ signal to the outer system to be asserted to request a reset. The intention is to force a large system reset of all major components except for debug. The C_HALT bit in the DHCSR is cleared as a result of the system reset requested. The debugger does not lose contact with the device. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb24toggle_AIRCR_SYSRESETREQEv">
<span id="_CPPv3NV6RP20403ppb24toggle_AIRCR_SYSRESETREQEv"></span><span id="_CPPv2NV6RP20403ppb24toggle_AIRCR_SYSRESETREQEv"></span><span id="RP2040::ppb::toggle_AIRCR_SYSRESETREQV"></span><span class="target" id="structRP2040_1_1ppb_1a914c26e66c5496c40b8f98ec12a0172c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_AIRCR_SYSRESETREQ</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb24toggle_AIRCR_SYSRESETREQEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle AIRCRs SYSRESETREQ bit.</p>
<p>Writing 1 to this bit causes the SYSRESETREQ signal to the outer system to be asserted to request a reset. The intention is to force a large system reset of all major components except for debug. The C_HALT bit in the DHCSR is cleared as a result of the system reset requested. The debugger does not lose contact with the device. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_AIRCR_ENDIANESSEv">
<span id="_CPPv3NV6RP20403ppb19get_AIRCR_ENDIANESSEv"></span><span id="_CPPv2NV6RP20403ppb19get_AIRCR_ENDIANESSEv"></span><span id="RP2040::ppb::get_AIRCR_ENDIANESSV"></span><span class="target" id="structRP2040_1_1ppb_1ab6af5d3c5cd5fbff661f94b07c778356"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_ENDIANESS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_AIRCR_ENDIANESSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AIRCRs ENDIANESS bit.</p>
<p>Data endianness implemented: 0 = Little-endian. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17get_AIRCR_VECTKEYEv">
<span id="_CPPv3NV6RP20403ppb17get_AIRCR_VECTKEYEv"></span><span id="_CPPv2NV6RP20403ppb17get_AIRCR_VECTKEYEv"></span><span id="RP2040::ppb::get_AIRCR_VECTKEYV"></span><span class="target" id="structRP2040_1_1ppb_1ac0ea379284b391c7a58a6fe293e8db37"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR_VECTKEY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17get_AIRCR_VECTKEYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get AIRCRs VECTKEY field.</p>
<p>Register key: Reads as Unknown On writes, write 0x05FA to VECTKEY, otherwise the write is ignored. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17set_AIRCR_VECTKEYE8uint16_t">
<span id="_CPPv3NV6RP20403ppb17set_AIRCR_VECTKEYE8uint16_t"></span><span id="_CPPv2NV6RP20403ppb17set_AIRCR_VECTKEYE8uint16_t"></span><span id="RP2040::ppb::set_AIRCR_VECTKEY__uint16_tV"></span><span class="target" id="structRP2040_1_1ppb_1acebea48a13616cbb4dda74d693188f43"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR_VECTKEY</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17set_AIRCR_VECTKEYE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set AIRCRs VECTKEY field.</p>
<p>Register key: Reads as Unknown On writes, write 0x05FA to VECTKEY, otherwise the write is ignored. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9get_AIRCRERbRbRbR8uint16_t">
<span id="_CPPv3NV6RP20403ppb9get_AIRCRERbRbRbR8uint16_t"></span><span id="_CPPv2NV6RP20403ppb9get_AIRCRERbRbRbR8uint16_t"></span><span id="RP2040::ppb::get_AIRCR__bR.bR.bR.uint16_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a63d734b07b8dc5a3c34bdf0ad21c7127"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_AIRCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTCLRACTIVE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SYSRESETREQ</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENDIANESS</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VECTKEY</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9get_AIRCRERbRbRbR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of AIRCRs bit fields.</p>
<p>(read-write) Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9set_AIRCREbb8uint16_t">
<span id="_CPPv3NV6RP20403ppb9set_AIRCREbb8uint16_t"></span><span id="_CPPv2NV6RP20403ppb9set_AIRCREbb8uint16_t"></span><span id="RP2040::ppb::set_AIRCR__b.b.uint16_tV"></span><span class="target" id="structRP2040_1_1ppb_1a6290668623516988264627835d103c7c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_AIRCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VECTCLRACTIVE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SYSRESETREQ</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VECTKEY</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9set_AIRCREbb8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of AIRCRs bit fields.</p>
<p>(read-write) Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV6RP20403ppb19get_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV6RP20403ppb19get_SCR_SLEEPONEXITEv"></span><span id="RP2040::ppb::get_SCR_SLEEPONEXITV"></span><span class="target" id="structRP2040_1_1ppb_1a68b8975a595a83f2e24a01431401b965"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_SCR_SLEEPONEXITEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SCRs SLEEPONEXIT bit.</p>
<p>Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 = Do not sleep when returning to Thread mode. 1 = Enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV6RP20403ppb19set_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV6RP20403ppb19set_SCR_SLEEPONEXITEv"></span><span id="RP2040::ppb::set_SCR_SLEEPONEXITV"></span><span class="target" id="structRP2040_1_1ppb_1aa1dd76a3191d60a883e6315721e36c3a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_SCR_SLEEPONEXITEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SCRs SLEEPONEXIT bit.</p>
<p>Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 = Do not sleep when returning to Thread mode. 1 = Enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21clear_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV6RP20403ppb21clear_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV6RP20403ppb21clear_SCR_SLEEPONEXITEv"></span><span id="RP2040::ppb::clear_SCR_SLEEPONEXITV"></span><span class="target" id="structRP2040_1_1ppb_1a9820049d8a89c5b4b8d3243a68e38104"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21clear_SCR_SLEEPONEXITEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SCRs SLEEPONEXIT bit.</p>
<p>Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 = Do not sleep when returning to Thread mode. 1 = Enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22toggle_SCR_SLEEPONEXITEv">
<span id="_CPPv3NV6RP20403ppb22toggle_SCR_SLEEPONEXITEv"></span><span id="_CPPv2NV6RP20403ppb22toggle_SCR_SLEEPONEXITEv"></span><span id="RP2040::ppb::toggle_SCR_SLEEPONEXITV"></span><span class="target" id="structRP2040_1_1ppb_1a69bd9c9f9090c52d1f1c731c75583e32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCR_SLEEPONEXIT</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22toggle_SCR_SLEEPONEXITEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SCRs SLEEPONEXIT bit.</p>
<p>Indicates sleep-on-exit when returning from Handler mode to Thread mode: 0 = Do not sleep when returning to Thread mode. 1 = Enter sleep, or deep sleep, on return from an ISR to Thread mode. Setting this bit to 1 enables an interrupt driven application to avoid returning to an empty main application. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17get_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV6RP20403ppb17get_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV6RP20403ppb17get_SCR_SLEEPDEEPEv"></span><span id="RP2040::ppb::get_SCR_SLEEPDEEPV"></span><span class="target" id="structRP2040_1_1ppb_1a047d9679a79849c4583a09492558d150"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17get_SCR_SLEEPDEEPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SCRs SLEEPDEEP bit.</p>
<p>Controls whether the processor uses sleep or deep sleep as its low power mode: 0 = Sleep. 1 = Deep sleep. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17set_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV6RP20403ppb17set_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV6RP20403ppb17set_SCR_SLEEPDEEPEv"></span><span id="RP2040::ppb::set_SCR_SLEEPDEEPV"></span><span class="target" id="structRP2040_1_1ppb_1a8f68824f4a17aec66a2ed4a85db59a84"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17set_SCR_SLEEPDEEPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SCRs SLEEPDEEP bit.</p>
<p>Controls whether the processor uses sleep or deep sleep as its low power mode: 0 = Sleep. 1 = Deep sleep. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19clear_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV6RP20403ppb19clear_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV6RP20403ppb19clear_SCR_SLEEPDEEPEv"></span><span id="RP2040::ppb::clear_SCR_SLEEPDEEPV"></span><span class="target" id="structRP2040_1_1ppb_1a2507fd77c3ee335c6e4c3cc94c07da0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19clear_SCR_SLEEPDEEPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SCRs SLEEPDEEP bit.</p>
<p>Controls whether the processor uses sleep or deep sleep as its low power mode: 0 = Sleep. 1 = Deep sleep. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20toggle_SCR_SLEEPDEEPEv">
<span id="_CPPv3NV6RP20403ppb20toggle_SCR_SLEEPDEEPEv"></span><span id="_CPPv2NV6RP20403ppb20toggle_SCR_SLEEPDEEPEv"></span><span id="RP2040::ppb::toggle_SCR_SLEEPDEEPV"></span><span class="target" id="structRP2040_1_1ppb_1a2b2bebb9f92f95b50511f0916093296b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCR_SLEEPDEEP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20toggle_SCR_SLEEPDEEPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SCRs SLEEPDEEP bit.</p>
<p>Controls whether the processor uses sleep or deep sleep as its low power mode: 0 = Sleep. 1 = Deep sleep. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17get_SCR_SEVONPENDEv">
<span id="_CPPv3NV6RP20403ppb17get_SCR_SEVONPENDEv"></span><span id="_CPPv2NV6RP20403ppb17get_SCR_SEVONPENDEv"></span><span id="RP2040::ppb::get_SCR_SEVONPENDV"></span><span class="target" id="structRP2040_1_1ppb_1aed4929de1f2d0f09297b72f410319612"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17get_SCR_SEVONPENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SCRs SEVONPEND bit.</p>
<p>Send Event on Pending bit: 0 = Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded. 1 = Enabled events and all interrupts, including disabled interrupts, can wakeup the processor. When an event or interrupt becomes pending, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE. The processor also wakes up on execution of an SEV instruction or an external event. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17set_SCR_SEVONPENDEv">
<span id="_CPPv3NV6RP20403ppb17set_SCR_SEVONPENDEv"></span><span id="_CPPv2NV6RP20403ppb17set_SCR_SEVONPENDEv"></span><span id="RP2040::ppb::set_SCR_SEVONPENDV"></span><span class="target" id="structRP2040_1_1ppb_1aa78cb78af97af4294a6c386b51b12072"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17set_SCR_SEVONPENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SCRs SEVONPEND bit.</p>
<p>Send Event on Pending bit: 0 = Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded. 1 = Enabled events and all interrupts, including disabled interrupts, can wakeup the processor. When an event or interrupt becomes pending, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE. The processor also wakes up on execution of an SEV instruction or an external event. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19clear_SCR_SEVONPENDEv">
<span id="_CPPv3NV6RP20403ppb19clear_SCR_SEVONPENDEv"></span><span id="_CPPv2NV6RP20403ppb19clear_SCR_SEVONPENDEv"></span><span id="RP2040::ppb::clear_SCR_SEVONPENDV"></span><span class="target" id="structRP2040_1_1ppb_1a2d7e30d7078a34b60a28b3c17961e27a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19clear_SCR_SEVONPENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SCRs SEVONPEND bit.</p>
<p>Send Event on Pending bit: 0 = Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded. 1 = Enabled events and all interrupts, including disabled interrupts, can wakeup the processor. When an event or interrupt becomes pending, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE. The processor also wakes up on execution of an SEV instruction or an external event. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20toggle_SCR_SEVONPENDEv">
<span id="_CPPv3NV6RP20403ppb20toggle_SCR_SEVONPENDEv"></span><span id="_CPPv2NV6RP20403ppb20toggle_SCR_SEVONPENDEv"></span><span id="RP2040::ppb::toggle_SCR_SEVONPENDV"></span><span class="target" id="structRP2040_1_1ppb_1a40c9fee66f9c47e09ed2873f393ff592"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SCR_SEVONPEND</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20toggle_SCR_SEVONPENDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SCRs SEVONPEND bit.</p>
<p>Send Event on Pending bit: 0 = Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded. 1 = Enabled events and all interrupts, including disabled interrupts, can wakeup the processor. When an event or interrupt becomes pending, the event signal wakes up the processor from WFE. If the processor is not waiting for an event, the event is registered and affects the next WFE. The processor also wakes up on execution of an SEV instruction or an external event. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb7get_SCRERbRbRb">
<span id="_CPPv3NV6RP20403ppb7get_SCRERbRbRb"></span><span id="_CPPv2NV6RP20403ppb7get_SCRERbRbRb"></span><span id="RP2040::ppb::get_SCR__bR.bR.bRV"></span><span class="target" id="structRP2040_1_1ppb_1a8cedc675b4a966e4cabb1930cb8eb5aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLEEPONEXIT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SLEEPDEEP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SEVONPEND</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb7get_SCRERbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of SCRs bit fields.</p>
<p>(read-write) System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb7set_SCREbbb">
<span id="_CPPv3NV6RP20403ppb7set_SCREbbb"></span><span id="_CPPv2NV6RP20403ppb7set_SCREbbb"></span><span id="RP2040::ppb::set_SCR__b.b.bV"></span><span class="target" id="structRP2040_1_1ppb_1ad7a9a84fd5c1adb60072eb73b08c5962"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLEEPONEXIT</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SLEEPDEEP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SEVONPEND</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb7set_SCREbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of SCRs bit fields.</p>
<p>(read-write) System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_CCR_UNALIGN_TRPEv">
<span id="_CPPv3NV6RP20403ppb19get_CCR_UNALIGN_TRPEv"></span><span id="_CPPv2NV6RP20403ppb19get_CCR_UNALIGN_TRPEv"></span><span id="RP2040::ppb::get_CCR_UNALIGN_TRPV"></span><span class="target" id="structRP2040_1_1ppb_1a9ac2d3cd76a8766afda0659aa24515f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_UNALIGN_TRP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_CCR_UNALIGN_TRPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CCRs UNALIGN_TRP bit.</p>
<p>Always reads as one, indicates that all unaligned accesses generate a HardFault. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16get_CCR_STKALIGNEv">
<span id="_CPPv3NV6RP20403ppb16get_CCR_STKALIGNEv"></span><span id="_CPPv2NV6RP20403ppb16get_CCR_STKALIGNEv"></span><span id="RP2040::ppb::get_CCR_STKALIGNV"></span><span class="target" id="structRP2040_1_1ppb_1ad96b10ec38a18e97fa74776a29e3da4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR_STKALIGN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16get_CCR_STKALIGNEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get CCRs STKALIGN bit.</p>
<p>Always reads as one, indicates 8-byte stack alignment on exception entry. On exception entry, the processor uses bit[9] of the stacked PSR to indicate the stack alignment. On return from the exception it uses this stacked bit to restore the correct stack alignment. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb7get_CCRERbRb">
<span id="_CPPv3NV6RP20403ppb7get_CCRERbRb"></span><span id="_CPPv2NV6RP20403ppb7get_CCRERbRb"></span><span id="RP2040::ppb::get_CCR__bR.bRV"></span><span class="target" id="structRP2040_1_1ppb_1ad07c056ba0c3e27de47ee33ea270fad6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_CCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">UNALIGN_TRP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STKALIGN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb7get_CCRERbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of CCRs bit fields.</p>
<p>(read-only) The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9get_SHPR2Ev">
<span id="_CPPv3NV6RP20403ppb9get_SHPR2Ev"></span><span id="_CPPv2NV6RP20403ppb9get_SHPR2Ev"></span><span id="RP2040::ppb::get_SHPR2V"></span><span class="target" id="structRP2040_1_1ppb_1a6dcc0db24feccd140c0f79ea06e1b7b0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9get_SHPR2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SHPR2s PRI_11 field.</p>
<p>Priority of system handler 11, SVCall </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9set_SHPR2E7uint8_t">
<span id="_CPPv3NV6RP20403ppb9set_SHPR2E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb9set_SHPR2E7uint8_t"></span><span id="RP2040::ppb::set_SHPR2__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ac91f050e68e1e0495ae826804e2aaeb9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9set_SHPR2E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SHPR2s PRI_11 field.</p>
<p>Priority of system handler 11, SVCall </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16get_SHPR3_PRI_14Ev">
<span id="_CPPv3NV6RP20403ppb16get_SHPR3_PRI_14Ev"></span><span id="_CPPv2NV6RP20403ppb16get_SHPR3_PRI_14Ev"></span><span id="RP2040::ppb::get_SHPR3_PRI_14V"></span><span class="target" id="structRP2040_1_1ppb_1ac205e5431ab2d6aad028ee3ab4dae2d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR3_PRI_14</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16get_SHPR3_PRI_14Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SHPR3s PRI_14 field.</p>
<p>Priority of system handler 14, PendSV </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16set_SHPR3_PRI_14E7uint8_t">
<span id="_CPPv3NV6RP20403ppb16set_SHPR3_PRI_14E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb16set_SHPR3_PRI_14E7uint8_t"></span><span id="RP2040::ppb::set_SHPR3_PRI_14__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a3761a31bb75379c24c754f79302cfab2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR3_PRI_14</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16set_SHPR3_PRI_14E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SHPR3s PRI_14 field.</p>
<p>Priority of system handler 14, PendSV </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16get_SHPR3_PRI_15Ev">
<span id="_CPPv3NV6RP20403ppb16get_SHPR3_PRI_15Ev"></span><span id="_CPPv2NV6RP20403ppb16get_SHPR3_PRI_15Ev"></span><span id="RP2040::ppb::get_SHPR3_PRI_15V"></span><span class="target" id="structRP2040_1_1ppb_1a872dde712cfd2131d3dc62f4ed43e7d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR3_PRI_15</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16get_SHPR3_PRI_15Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SHPR3s PRI_15 field.</p>
<p>Priority of system handler 15, SysTick </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16set_SHPR3_PRI_15E7uint8_t">
<span id="_CPPv3NV6RP20403ppb16set_SHPR3_PRI_15E7uint8_t"></span><span id="_CPPv2NV6RP20403ppb16set_SHPR3_PRI_15E7uint8_t"></span><span id="RP2040::ppb::set_SHPR3_PRI_15__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a66b9c308eadcf6deb41d4fcaab17c670"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR3_PRI_15</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16set_SHPR3_PRI_15E7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SHPR3s PRI_15 field.</p>
<p>Priority of system handler 15, SysTick </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9get_SHPR3ER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb9get_SHPR3ER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb9get_SHPR3ER7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_SHPR3__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a6214cb7e6b42758a1a50874e3f8826c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_14</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRI_15</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9get_SHPR3ER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of SHPR3s bit fields.</p>
<p>(read-write) System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9set_SHPR3E7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20403ppb9set_SHPR3E7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20403ppb9set_SHPR3E7uint8_t7uint8_t"></span><span id="RP2040::ppb::set_SHPR3__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a1c73e9a1528a3e62007db1b484e08d33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHPR3</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_14</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRI_15</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9set_SHPR3E7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of SHPR3s bit fields.</p>
<p>(read-write) System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9get_SHCSREv">
<span id="_CPPv3NV6RP20403ppb9get_SHCSREv"></span><span id="_CPPv2NV6RP20403ppb9get_SHCSREv"></span><span id="RP2040::ppb::get_SHCSRV"></span><span class="target" id="structRP2040_1_1ppb_1af716b2ed807451ecb12ceeab390d97d8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_SHCSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9get_SHCSREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get SHCSRs SVCALLPENDED bit.</p>
<p>Reads as 1 if SVCall is Pending. Write 1 to set pending SVCall, write 0 to clear pending SVCall. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb9set_SHCSREv">
<span id="_CPPv3NV6RP20403ppb9set_SHCSREv"></span><span id="_CPPv2NV6RP20403ppb9set_SHCSREv"></span><span id="RP2040::ppb::set_SHCSRV"></span><span class="target" id="structRP2040_1_1ppb_1a0d4b53ba1e3e4795cdb587eceb63d655"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_SHCSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb9set_SHCSREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set SHCSRs SVCALLPENDED bit.</p>
<p>Reads as 1 if SVCall is Pending. Write 1 to set pending SVCall, write 0 to clear pending SVCall. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb11clear_SHCSREv">
<span id="_CPPv3NV6RP20403ppb11clear_SHCSREv"></span><span id="_CPPv2NV6RP20403ppb11clear_SHCSREv"></span><span id="RP2040::ppb::clear_SHCSRV"></span><span class="target" id="structRP2040_1_1ppb_1a8cc915a7bb782bd3d78b7bfc6997b7e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_SHCSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb11clear_SHCSREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear SHCSRs SVCALLPENDED bit.</p>
<p>Reads as 1 if SVCall is Pending. Write 1 to set pending SVCall, write 0 to clear pending SVCall. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12toggle_SHCSREv">
<span id="_CPPv3NV6RP20403ppb12toggle_SHCSREv"></span><span id="_CPPv2NV6RP20403ppb12toggle_SHCSREv"></span><span id="RP2040::ppb::toggle_SHCSRV"></span><span class="target" id="structRP2040_1_1ppb_1ab77813381c210d88d77625083516fa9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_SHCSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12toggle_SHCSREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle SHCSRs SVCALLPENDED bit.</p>
<p>Reads as 1 if SVCall is Pending. Write 1 to set pending SVCall, write 0 to clear pending SVCall. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21get_MPU_TYPE_SEPARATEEv">
<span id="_CPPv3NV6RP20403ppb21get_MPU_TYPE_SEPARATEEv"></span><span id="_CPPv2NV6RP20403ppb21get_MPU_TYPE_SEPARATEEv"></span><span id="RP2040::ppb::get_MPU_TYPE_SEPARATEV"></span><span class="target" id="structRP2040_1_1ppb_1a5194e777aadfc0d145c1654384013716"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE_SEPARATE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21get_MPU_TYPE_SEPARATEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_TYPEs SEPARATE bit.</p>
<p>Indicates support for separate instruction and data address maps. Reads as 0 as ARMv6-M only supports a unified MPU. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20get_MPU_TYPE_DREGIONEv">
<span id="_CPPv3NV6RP20403ppb20get_MPU_TYPE_DREGIONEv"></span><span id="_CPPv2NV6RP20403ppb20get_MPU_TYPE_DREGIONEv"></span><span id="RP2040::ppb::get_MPU_TYPE_DREGIONV"></span><span class="target" id="structRP2040_1_1ppb_1a2de2e5daa00db680ebddd9f682fab883"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE_DREGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20get_MPU_TYPE_DREGIONEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_TYPEs DREGION field.</p>
<p>Number of regions supported by the MPU. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20get_MPU_TYPE_IREGIONEv">
<span id="_CPPv3NV6RP20403ppb20get_MPU_TYPE_IREGIONEv"></span><span id="_CPPv2NV6RP20403ppb20get_MPU_TYPE_IREGIONEv"></span><span id="RP2040::ppb::get_MPU_TYPE_IREGIONV"></span><span class="target" id="structRP2040_1_1ppb_1aebe3e5921fa3a5a7ccb6f2c9b99ba3e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE_IREGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20get_MPU_TYPE_IREGIONEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_TYPEs IREGION field.</p>
<p>Instruction region. Reads as zero as ARMv6-M only supports a unified MPU. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_MPU_TYPEERbR7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20403ppb12get_MPU_TYPEERbR7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20403ppb12get_MPU_TYPEERbR7uint8_tR7uint8_t"></span><span id="RP2040::ppb::get_MPU_TYPE__bR.uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1ppb_1ae63064465a8f947a6dcb2727f07e63a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_TYPE</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SEPARATE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DREGION</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">IREGION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_MPU_TYPEERbR7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_TYPEs bit fields.</p>
<p>(read-only) Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb19get_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb19get_MPU_CTRL_ENABLEEv"></span><span id="RP2040::ppb::get_MPU_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a0ee9eb7f3cdcadf32c31a016c946412c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_MPU_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_CTRLs ENABLE bit.</p>
<p>Enables the MPU. If the MPU is disabled, privileged and unprivileged accesses use the default memory map. 0 = MPU disabled. 1 = MPU enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb19set_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb19set_MPU_CTRL_ENABLEEv"></span><span id="RP2040::ppb::set_MPU_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1aae353b6dc3ad41275643c694778c5fad"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_MPU_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_CTRLs ENABLE bit.</p>
<p>Enables the MPU. If the MPU is disabled, privileged and unprivileged accesses use the default memory map. 0 = MPU disabled. 1 = MPU enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21clear_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb21clear_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb21clear_MPU_CTRL_ENABLEEv"></span><span id="RP2040::ppb::clear_MPU_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a7f58e08ae5401f63e4bfb0cc1bbecb11"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21clear_MPU_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear MPU_CTRLs ENABLE bit.</p>
<p>Enables the MPU. If the MPU is disabled, privileged and unprivileged accesses use the default memory map. 0 = MPU disabled. 1 = MPU enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22toggle_MPU_CTRL_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb22toggle_MPU_CTRL_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb22toggle_MPU_CTRL_ENABLEEv"></span><span id="RP2040::ppb::toggle_MPU_CTRL_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a66c5ae9db710d382260a94714835bcd0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_CTRL_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22toggle_MPU_CTRL_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_CTRLs ENABLE bit.</p>
<p>Enables the MPU. If the MPU is disabled, privileged and unprivileged accesses use the default memory map. 0 = MPU disabled. 1 = MPU enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21get_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV6RP20403ppb21get_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV6RP20403ppb21get_MPU_CTRL_HFNMIENAEv"></span><span id="RP2040::ppb::get_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structRP2040_1_1ppb_1a6ce799fcbab906f4b9ed937d38d51f44"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21get_MPU_CTRL_HFNMIENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_CTRLs HFNMIENA bit.</p>
<p>Controls the use of the MPU for HardFaults and NMIs. Setting this bit when ENABLE is clear results in UNPREDICTABLE behaviour. When the MPU is enabled: 0 = MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit. 1 = the MPU is enabled during HardFault and NMI handlers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21set_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV6RP20403ppb21set_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV6RP20403ppb21set_MPU_CTRL_HFNMIENAEv"></span><span id="RP2040::ppb::set_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structRP2040_1_1ppb_1a053a4caa9d25538181c6266513e9d1f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21set_MPU_CTRL_HFNMIENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_CTRLs HFNMIENA bit.</p>
<p>Controls the use of the MPU for HardFaults and NMIs. Setting this bit when ENABLE is clear results in UNPREDICTABLE behaviour. When the MPU is enabled: 0 = MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit. 1 = the MPU is enabled during HardFault and NMI handlers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23clear_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV6RP20403ppb23clear_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV6RP20403ppb23clear_MPU_CTRL_HFNMIENAEv"></span><span id="RP2040::ppb::clear_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structRP2040_1_1ppb_1adcccd585130674d629d2b1523bd2e4a4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23clear_MPU_CTRL_HFNMIENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear MPU_CTRLs HFNMIENA bit.</p>
<p>Controls the use of the MPU for HardFaults and NMIs. Setting this bit when ENABLE is clear results in UNPREDICTABLE behaviour. When the MPU is enabled: 0 = MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit. 1 = the MPU is enabled during HardFault and NMI handlers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb24toggle_MPU_CTRL_HFNMIENAEv">
<span id="_CPPv3NV6RP20403ppb24toggle_MPU_CTRL_HFNMIENAEv"></span><span id="_CPPv2NV6RP20403ppb24toggle_MPU_CTRL_HFNMIENAEv"></span><span id="RP2040::ppb::toggle_MPU_CTRL_HFNMIENAV"></span><span class="target" id="structRP2040_1_1ppb_1abdee1a42a5bcdd573c5ef3485e7d1fcf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_CTRL_HFNMIENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb24toggle_MPU_CTRL_HFNMIENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_CTRLs HFNMIENA bit.</p>
<p>Controls the use of the MPU for HardFaults and NMIs. Setting this bit when ENABLE is clear results in UNPREDICTABLE behaviour. When the MPU is enabled: 0 = MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit. 1 = the MPU is enabled during HardFault and NMI handlers. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23get_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV6RP20403ppb23get_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV6RP20403ppb23get_MPU_CTRL_PRIVDEFENAEv"></span><span id="RP2040::ppb::get_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structRP2040_1_1ppb_1a78328223ce8e29b5b06d3c8b54eaad09"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23get_MPU_CTRL_PRIVDEFENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_CTRLs PRIVDEFENA bit.</p>
<p>Controls whether the default memory map is enabled as a background region for privileged accesses. This bit is ignored when ENABLE is clear. 0 = If the MPU is enabled, disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault. 1 = If the MPU is enabled, enables use of the default memory map as a background region for privileged software accesses. When enabled, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb23set_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV6RP20403ppb23set_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV6RP20403ppb23set_MPU_CTRL_PRIVDEFENAEv"></span><span id="RP2040::ppb::set_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structRP2040_1_1ppb_1ae58546793d1eadbc74bc9f39046db5ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb23set_MPU_CTRL_PRIVDEFENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_CTRLs PRIVDEFENA bit.</p>
<p>Controls whether the default memory map is enabled as a background region for privileged accesses. This bit is ignored when ENABLE is clear. 0 = If the MPU is enabled, disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault. 1 = If the MPU is enabled, enables use of the default memory map as a background region for privileged software accesses. When enabled, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb25clear_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV6RP20403ppb25clear_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV6RP20403ppb25clear_MPU_CTRL_PRIVDEFENAEv"></span><span id="RP2040::ppb::clear_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structRP2040_1_1ppb_1a416c0580eac5f8ab1ee966351d10a3d2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb25clear_MPU_CTRL_PRIVDEFENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear MPU_CTRLs PRIVDEFENA bit.</p>
<p>Controls whether the default memory map is enabled as a background region for privileged accesses. This bit is ignored when ENABLE is clear. 0 = If the MPU is enabled, disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault. 1 = If the MPU is enabled, enables use of the default memory map as a background region for privileged software accesses. When enabled, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb26toggle_MPU_CTRL_PRIVDEFENAEv">
<span id="_CPPv3NV6RP20403ppb26toggle_MPU_CTRL_PRIVDEFENAEv"></span><span id="_CPPv2NV6RP20403ppb26toggle_MPU_CTRL_PRIVDEFENAEv"></span><span id="RP2040::ppb::toggle_MPU_CTRL_PRIVDEFENAV"></span><span class="target" id="structRP2040_1_1ppb_1a9a5575b0bb5ff37fe8a3e1b511c1efff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_CTRL_PRIVDEFENA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb26toggle_MPU_CTRL_PRIVDEFENAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_CTRLs PRIVDEFENA bit.</p>
<p>Controls whether the default memory map is enabled as a background region for privileged accesses. This bit is ignored when ENABLE is clear. 0 = If the MPU is enabled, disables use of the default memory map. Any memory access to a location not covered by any enabled region causes a fault. 1 = If the MPU is enabled, enables use of the default memory map as a background region for privileged software accesses. When enabled, the background region acts as if it is region number -1. Any region that is defined and enabled has priority over this default map. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_MPU_CTRLERbRbRb">
<span id="_CPPv3NV6RP20403ppb12get_MPU_CTRLERbRbRb"></span><span id="_CPPv2NV6RP20403ppb12get_MPU_CTRLERbRbRb"></span><span id="RP2040::ppb::get_MPU_CTRL__bR.bR.bRV"></span><span class="target" id="structRP2040_1_1ppb_1a54805a836672eb4b93432887f657e277"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">HFNMIENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PRIVDEFENA</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_MPU_CTRLERbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_CTRLs bit fields.</p>
<p>(read-write) Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12set_MPU_CTRLEbbb">
<span id="_CPPv3NV6RP20403ppb12set_MPU_CTRLEbbb"></span><span id="_CPPv2NV6RP20403ppb12set_MPU_CTRLEbbb"></span><span id="RP2040::ppb::set_MPU_CTRL__b.b.bV"></span><span class="target" id="structRP2040_1_1ppb_1aaa0246210f827306c83e7e4cc1b965d0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_CTRL</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">HFNMIENA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PRIVDEFENA</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12set_MPU_CTRLEbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_CTRLs bit fields.</p>
<p>(read-write) Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb11get_MPU_RNREv">
<span id="_CPPv3NV6RP20403ppb11get_MPU_RNREv"></span><span id="_CPPv2NV6RP20403ppb11get_MPU_RNREv"></span><span id="RP2040::ppb::get_MPU_RNRV"></span><span class="target" id="structRP2040_1_1ppb_1ab0abc367235274766ab2be3d5893fc27"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RNR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb11get_MPU_RNREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RNRs REGION field.</p>
<p>Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers. The MPU supports 8 memory regions, so the permitted values of this field are 0-7. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb11set_MPU_RNRE7uint8_t">
<span id="_CPPv3NV6RP20403ppb11set_MPU_RNRE7uint8_t"></span><span id="_CPPv2NV6RP20403ppb11set_MPU_RNRE7uint8_t"></span><span id="RP2040::ppb::set_MPU_RNR__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a3e89268131581850cf26220078a0508f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RNR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb11set_MPU_RNRE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RNRs REGION field.</p>
<p>Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers. The MPU supports 8 memory regions, so the permitted values of this field are 0-7. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_MPU_RBAR_REGIONEv">
<span id="_CPPv3NV6RP20403ppb19get_MPU_RBAR_REGIONEv"></span><span id="_CPPv2NV6RP20403ppb19get_MPU_RBAR_REGIONEv"></span><span id="RP2040::ppb::get_MPU_RBAR_REGIONV"></span><span class="target" id="structRP2040_1_1ppb_1ad8ded1f4a9f7d722682f2e0584281783"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_REGION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_MPU_RBAR_REGIONEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBARs REGION field.</p>
<p>On writes, specifies the number of the region whose base address to update provided VALID is set written as 1. On reads, returns bits [3:0] of MPU_RNR. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_MPU_RBAR_REGIONE7uint8_t">
<span id="_CPPv3NV6RP20403ppb19set_MPU_RBAR_REGIONE7uint8_t"></span><span id="_CPPv2NV6RP20403ppb19set_MPU_RBAR_REGIONE7uint8_t"></span><span id="RP2040::ppb::set_MPU_RBAR_REGION__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1ae5c9569f12cf61b6de85a34003ba247b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_REGION</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_MPU_RBAR_REGIONE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBARs REGION field.</p>
<p>On writes, specifies the number of the region whose base address to update provided VALID is set written as 1. On reads, returns bits [3:0] of MPU_RNR. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV6RP20403ppb18get_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV6RP20403ppb18get_MPU_RBAR_VALIDEv"></span><span id="RP2040::ppb::get_MPU_RBAR_VALIDV"></span><span class="target" id="structRP2040_1_1ppb_1a17159988ac287d68fdfd3dcbdacb64b5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_MPU_RBAR_VALIDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBARs VALID bit.</p>
<p>On writes, indicates whether the write must update the base address of the region identified by the REGION field, updating the MPU_RNR to indicate this new region. Write: 0 = MPU_RNR not changed, and the processor: Updates the base address for the region specified in the MPU_RNR. Ignores the value of the REGION field. 1 = The processor: Updates the value of the MPU_RNR to the value of the REGION field. Updates the base address for the region specified in the REGION field. Always reads as zero. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV6RP20403ppb18set_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV6RP20403ppb18set_MPU_RBAR_VALIDEv"></span><span id="RP2040::ppb::set_MPU_RBAR_VALIDV"></span><span class="target" id="structRP2040_1_1ppb_1adb1bb960baa74faadfc4f1c2086f7b60"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_MPU_RBAR_VALIDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBARs VALID bit.</p>
<p>On writes, indicates whether the write must update the base address of the region identified by the REGION field, updating the MPU_RNR to indicate this new region. Write: 0 = MPU_RNR not changed, and the processor: Updates the base address for the region specified in the MPU_RNR. Ignores the value of the REGION field. 1 = The processor: Updates the value of the MPU_RNR to the value of the REGION field. Updates the base address for the region specified in the REGION field. Always reads as zero. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb20clear_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV6RP20403ppb20clear_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV6RP20403ppb20clear_MPU_RBAR_VALIDEv"></span><span id="RP2040::ppb::clear_MPU_RBAR_VALIDV"></span><span class="target" id="structRP2040_1_1ppb_1acf045a2d881527ef87760bd7dccfb484"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb20clear_MPU_RBAR_VALIDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RBARs VALID bit.</p>
<p>On writes, indicates whether the write must update the base address of the region identified by the REGION field, updating the MPU_RNR to indicate this new region. Write: 0 = MPU_RNR not changed, and the processor: Updates the base address for the region specified in the MPU_RNR. Ignores the value of the REGION field. 1 = The processor: Updates the value of the MPU_RNR to the value of the REGION field. Updates the base address for the region specified in the REGION field. Always reads as zero. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21toggle_MPU_RBAR_VALIDEv">
<span id="_CPPv3NV6RP20403ppb21toggle_MPU_RBAR_VALIDEv"></span><span id="_CPPv2NV6RP20403ppb21toggle_MPU_RBAR_VALIDEv"></span><span id="RP2040::ppb::toggle_MPU_RBAR_VALIDV"></span><span class="target" id="structRP2040_1_1ppb_1acca332cadac538a84abb17bb3f175ae8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RBAR_VALID</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21toggle_MPU_RBAR_VALIDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RBARs VALID bit.</p>
<p>On writes, indicates whether the write must update the base address of the region identified by the REGION field, updating the MPU_RNR to indicate this new region. Write: 0 = MPU_RNR not changed, and the processor: Updates the base address for the region specified in the MPU_RNR. Ignores the value of the REGION field. 1 = The processor: Updates the value of the MPU_RNR to the value of the REGION field. Updates the base address for the region specified in the REGION field. Always reads as zero. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17get_MPU_RBAR_ADDREv">
<span id="_CPPv3NV6RP20403ppb17get_MPU_RBAR_ADDREv"></span><span id="_CPPv2NV6RP20403ppb17get_MPU_RBAR_ADDREv"></span><span id="RP2040::ppb::get_MPU_RBAR_ADDRV"></span><span class="target" id="structRP2040_1_1ppb_1a2f55e33fa06e47aa7e1db489a5e513d9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR_ADDR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17get_MPU_RBAR_ADDREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RBARs ADDR field.</p>
<p>Base address of the region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17set_MPU_RBAR_ADDRE8uint32_t">
<span id="_CPPv3NV6RP20403ppb17set_MPU_RBAR_ADDRE8uint32_t"></span><span id="_CPPv2NV6RP20403ppb17set_MPU_RBAR_ADDRE8uint32_t"></span><span id="RP2040::ppb::set_MPU_RBAR_ADDR__uint32_tV"></span><span class="target" id="structRP2040_1_1ppb_1a05c7a4aa3d4457cdc1c563435ccde27c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR_ADDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17set_MPU_RBAR_ADDRE8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RBARs ADDR field.</p>
<p>Base address of the region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_MPU_RBARER7uint8_tRbR8uint32_t">
<span id="_CPPv3NV6RP20403ppb12get_MPU_RBARER7uint8_tRbR8uint32_t"></span><span id="_CPPv2NV6RP20403ppb12get_MPU_RBARER7uint8_tRbR8uint32_t"></span><span id="RP2040::ppb::get_MPU_RBAR__uint8_tR.bR.uint32_tRV"></span><span class="target" id="structRP2040_1_1ppb_1a78374e4e28b0f2b89a4fbc6779265ce2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RBAR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REGION</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ADDR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_MPU_RBARER7uint8_tRbR8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RBARs bit fields.</p>
<p>(read-write) Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12set_MPU_RBARE7uint8_tb8uint32_t">
<span id="_CPPv3NV6RP20403ppb12set_MPU_RBARE7uint8_tb8uint32_t"></span><span id="_CPPv2NV6RP20403ppb12set_MPU_RBARE7uint8_tb8uint32_t"></span><span id="RP2040::ppb::set_MPU_RBAR__uint8_t.b.uint32_tV"></span><span class="target" id="structRP2040_1_1ppb_1aa1de659c7ce6bb70ae39aec4a4144bae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RBAR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">REGION</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">VALID</span></span>, <span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ADDR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12set_MPU_RBARE7uint8_tb8uint32_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RBARs bit fields.</p>
<p>(read-write) Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19get_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb19get_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb19get_MPU_RASR_ENABLEEv"></span><span id="RP2040::ppb::get_MPU_RASR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a4bc4a8ca34b57cb37ae00c6293c424ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19get_MPU_RASR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASRs ENABLE bit.</p>
<p>Enables the region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb19set_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb19set_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb19set_MPU_RASR_ENABLEEv"></span><span id="RP2040::ppb::set_MPU_RASR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1ac9a1c39b4bfb949077c01722f8778b32"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb19set_MPU_RASR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASRs ENABLE bit.</p>
<p>Enables the region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb21clear_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb21clear_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb21clear_MPU_RASR_ENABLEEv"></span><span id="RP2040::ppb::clear_MPU_RASR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1accb0c2050b57d88243748ed95bffaf24"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb21clear_MPU_RASR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear MPU_RASRs ENABLE bit.</p>
<p>Enables the region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb22toggle_MPU_RASR_ENABLEEv">
<span id="_CPPv3NV6RP20403ppb22toggle_MPU_RASR_ENABLEEv"></span><span id="_CPPv2NV6RP20403ppb22toggle_MPU_RASR_ENABLEEv"></span><span id="RP2040::ppb::toggle_MPU_RASR_ENABLEV"></span><span class="target" id="structRP2040_1_1ppb_1a7a73e532440925d64c62efd497924329"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_MPU_RASR_ENABLE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb22toggle_MPU_RASR_ENABLEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle MPU_RASRs ENABLE bit.</p>
<p>Enables the region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17get_MPU_RASR_SIZEEv">
<span id="_CPPv3NV6RP20403ppb17get_MPU_RASR_SIZEEv"></span><span id="_CPPv2NV6RP20403ppb17get_MPU_RASR_SIZEEv"></span><span id="RP2040::ppb::get_MPU_RASR_SIZEV"></span><span class="target" id="structRP2040_1_1ppb_1adeeeefc149aec1ddaa378bb0807edb7d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_SIZE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17get_MPU_RASR_SIZEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASRs SIZE field.</p>
<p>Indicates the region size. Region size in bytes = 2^(SIZE+1). The minimum permitted value is 7 (b00111) = 256Bytes </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb17set_MPU_RASR_SIZEE7uint8_t">
<span id="_CPPv3NV6RP20403ppb17set_MPU_RASR_SIZEE7uint8_t"></span><span id="_CPPv2NV6RP20403ppb17set_MPU_RASR_SIZEE7uint8_t"></span><span id="RP2040::ppb::set_MPU_RASR_SIZE__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a1c2e4d7c02fad1eafe975510609f47b7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_SIZE</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb17set_MPU_RASR_SIZEE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASRs SIZE field.</p>
<p>Indicates the region size. Region size in bytes = 2^(SIZE+1). The minimum permitted value is 7 (b00111) = 256Bytes </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16get_MPU_RASR_SRDEv">
<span id="_CPPv3NV6RP20403ppb16get_MPU_RASR_SRDEv"></span><span id="_CPPv2NV6RP20403ppb16get_MPU_RASR_SRDEv"></span><span id="RP2040::ppb::get_MPU_RASR_SRDV"></span><span class="target" id="structRP2040_1_1ppb_1ad183b9084bcc2fc0cd2506b4bb6ed481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_SRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16get_MPU_RASR_SRDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASRs SRD field.</p>
<p>Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb16set_MPU_RASR_SRDE7uint8_t">
<span id="_CPPv3NV6RP20403ppb16set_MPU_RASR_SRDE7uint8_t"></span><span id="_CPPv2NV6RP20403ppb16set_MPU_RASR_SRDE7uint8_t"></span><span id="RP2040::ppb::set_MPU_RASR_SRD__uint8_tV"></span><span class="target" id="structRP2040_1_1ppb_1a2194314cffda58920a3d50c07cdb3c95"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_SRD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb16set_MPU_RASR_SRDE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASRs SRD field.</p>
<p>Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18get_MPU_RASR_ATTRSEv">
<span id="_CPPv3NV6RP20403ppb18get_MPU_RASR_ATTRSEv"></span><span id="_CPPv2NV6RP20403ppb18get_MPU_RASR_ATTRSEv"></span><span id="RP2040::ppb::get_MPU_RASR_ATTRSV"></span><span class="target" id="structRP2040_1_1ppb_1a0b16c98c170f978bfec565fe3ac99084"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR_ATTRS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18get_MPU_RASR_ATTRSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get MPU_RASRs ATTRS field.</p>
<p>The MPU Region Attribute field. Use to define the region attribute control. 28 = XN: Instruction access disable bit: 0 = Instruction fetches enabled. 1 = Instruction fetches disabled. 26:24 = AP: Access permission field 18 = S: Shareable bit 17 = C: Cacheable bit 16 = B: Bufferable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb18set_MPU_RASR_ATTRSE8uint16_t">
<span id="_CPPv3NV6RP20403ppb18set_MPU_RASR_ATTRSE8uint16_t"></span><span id="_CPPv2NV6RP20403ppb18set_MPU_RASR_ATTRSE8uint16_t"></span><span id="RP2040::ppb::set_MPU_RASR_ATTRS__uint16_tV"></span><span class="target" id="structRP2040_1_1ppb_1ab0300893424508acc5cb440d9a374114"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR_ATTRS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb18set_MPU_RASR_ATTRSE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set MPU_RASRs ATTRS field.</p>
<p>The MPU Region Attribute field. Use to define the region attribute control. 28 = XN: Instruction access disable bit: 0 = Instruction fetches enabled. 1 = Instruction fetches disabled. 26:24 = AP: Access permission field 18 = S: Shareable bit 17 = C: Cacheable bit 16 = B: Bufferable bit </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12get_MPU_RASRERbR7uint8_tR7uint8_tR8uint16_t">
<span id="_CPPv3NV6RP20403ppb12get_MPU_RASRERbR7uint8_tR7uint8_tR8uint16_t"></span><span id="_CPPv2NV6RP20403ppb12get_MPU_RASRERbR7uint8_tR7uint8_tR8uint16_t"></span><span id="RP2040::ppb::get_MPU_RASR__bR.uint8_tR.uint8_tR.uint16_tRV"></span><span class="target" id="structRP2040_1_1ppb_1af0b1e74ca2d1826250a84d7d6dfaedbb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_MPU_RASR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">ATTRS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12get_MPU_RASRERbR7uint8_tR7uint8_tR8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of MPU_RASRs bit fields.</p>
<p>(read-write) Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20403ppb12set_MPU_RASREb7uint8_t7uint8_t8uint16_t">
<span id="_CPPv3NV6RP20403ppb12set_MPU_RASREb7uint8_t7uint8_t8uint16_t"></span><span id="_CPPv2NV6RP20403ppb12set_MPU_RASREb7uint8_t7uint8_t8uint16_t"></span><span id="RP2040::ppb::set_MPU_RASR__b.uint8_t.uint8_t.uint16_tV"></span><span class="target" id="structRP2040_1_1ppb_1aadefe755277ca2448549286e64c84bf0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_MPU_RASR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ENABLE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIZE</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SRD</span></span>, <span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">ATTRS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20403ppb12set_MPU_RASREb7uint8_t7uint8_t8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of MPU_RASRs bit fields.</p>
<p>(read-write) Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding0E">
<span id="_CPPv3N6RP20403ppb17reserved_padding0E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding0E"></span><span id="RP2040::ppb::reserved_padding0__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1aa7642582eb4e578b27b64dd911eb6ac8"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding0_lengthE" title="RP2040::ppb::reserved_padding0_length"><span class="n"><span class="pre">reserved_padding0_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding0E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8SYST_CSRE">
<span id="_CPPv3N6RP20403ppb8SYST_CSRE"></span><span id="_CPPv2N6RP20403ppb8SYST_CSRE"></span><span id="RP2040::ppb::SYST_CSR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a3d881e43a2e3e20da551196af4c7e3d7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_CSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8SYST_CSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the SysTick Control and Status Register to enable the SysTick features. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8SYST_RVRE">
<span id="_CPPv3N6RP20403ppb8SYST_RVRE"></span><span id="_CPPv2N6RP20403ppb8SYST_RVRE"></span><span id="RP2040::ppb::SYST_RVR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a2eca10ecb302b2cbf9c3253763a6fc40"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_RVR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8SYST_RVRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN. To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8SYST_CVRE">
<span id="_CPPv3N6RP20403ppb8SYST_CVRE"></span><span id="_CPPv2N6RP20403ppb8SYST_CVRE"></span><span id="RP2040::ppb::SYST_CVR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a6191d329000406bf6ab3ad8804bd08da"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_CVR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8SYST_CVRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb10SYST_CALIBE">
<span id="_CPPv3N6RP20403ppb10SYST_CALIBE"></span><span id="_CPPv2N6RP20403ppb10SYST_CALIBE"></span><span id="RP2040::ppb::SYST_CALIB__uint32_tC"></span><span class="target" id="structRP2040_1_1ppb_1a159252b7a1a503b84fd50f6d6151d8e4"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SYST_CALIB</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb10SYST_CALIBE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding1E">
<span id="_CPPv3N6RP20403ppb17reserved_padding1E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding1E"></span><span id="RP2040::ppb::reserved_padding1__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1a56e94026fbe3b27d33ff88140d4bb884"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding1_lengthE" title="RP2040::ppb::reserved_padding1_length"><span class="n"><span class="pre">reserved_padding1_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding1E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_ISERE">
<span id="_CPPv3N6RP20403ppb9NVIC_ISERE"></span><span id="_CPPv2N6RP20403ppb9NVIC_ISERE"></span><span id="RP2040::ppb::NVIC_ISER__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a75b745c5890aee6af057627d91bf8cf6"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISER</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_ISERE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled. If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding2E">
<span id="_CPPv3N6RP20403ppb17reserved_padding2E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding2E"></span><span id="RP2040::ppb::reserved_padding2__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1afe8002ba16c4eb5947515542b1960bb1"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding2_lengthE" title="RP2040::ppb::reserved_padding2_length"><span class="n"><span class="pre">reserved_padding2_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding2E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_ICERE">
<span id="_CPPv3N6RP20403ppb9NVIC_ICERE"></span><span id="_CPPv2N6RP20403ppb9NVIC_ICERE"></span><span id="RP2040::ppb::NVIC_ICER__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1ad2c7ec7e365da10df8ed917c5f8b1c0e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICER</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_ICERE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding3E">
<span id="_CPPv3N6RP20403ppb17reserved_padding3E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding3E"></span><span id="RP2040::ppb::reserved_padding3__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1abc96eb4a53bd99727930a0a449509eec"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding3_lengthE" title="RP2040::ppb::reserved_padding3_length"><span class="n"><span class="pre">reserved_padding3_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding3E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_ISPRE">
<span id="_CPPv3N6RP20403ppb9NVIC_ISPRE"></span><span id="_CPPv2N6RP20403ppb9NVIC_ISPRE"></span><span id="RP2040::ppb::NVIC_ISPR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1ae38838250c830947c511fd9af93da99e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ISPR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_ISPRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) The NVIC_ISPR forces interrupts into the pending state, and shows which interrupts are pending. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding4E">
<span id="_CPPv3N6RP20403ppb17reserved_padding4E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding4E"></span><span id="RP2040::ppb::reserved_padding4__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1aeee5a223c031308891c230aaef26ff5d"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding4</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding4_lengthE" title="RP2040::ppb::reserved_padding4_length"><span class="n"><span class="pre">reserved_padding4_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding4E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_ICPRE">
<span id="_CPPv3N6RP20403ppb9NVIC_ICPRE"></span><span id="_CPPv2N6RP20403ppb9NVIC_ICPRE"></span><span id="RP2040::ppb::NVIC_ICPR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a636aa243d7c1c9b8194a7bf5085256cc"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_ICPR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_ICPRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding5E">
<span id="_CPPv3N6RP20403ppb17reserved_padding5E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding5E"></span><span id="RP2040::ppb::reserved_padding5__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1ab4aba783b25bc8217ba97d42dd025a6e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding5</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding5_lengthE" title="RP2040::ppb::reserved_padding5_length"><span class="n"><span class="pre">reserved_padding5_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding5E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR0E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR0E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR0E"></span><span id="RP2040::ppb::NVIC_IPR0__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a988e3794324d904a1a803fa0de6a92b1"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR0</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt. These registers are only word-accessible </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR1E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR1E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR1E"></span><span id="RP2040::ppb::NVIC_IPR1__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a6ed4052fcf686e4f5a7a23db7e7d6edf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR1</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR2E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR2E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR2E"></span><span id="RP2040::ppb::NVIC_IPR2__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a2a092feb270c832d042f203c051d966b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR2E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR3E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR3E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR3E"></span><span id="RP2040::ppb::NVIC_IPR3__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1aee981dd7e1e7261bc11bf0edfc51a6c4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR3</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR3E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR4E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR4E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR4E"></span><span id="RP2040::ppb::NVIC_IPR4__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1af30371608f91649c80ef32807eb3fc63"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR4</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR4E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR5E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR5E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR5E"></span><span id="RP2040::ppb::NVIC_IPR5__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a3457c5b7803a316bfc57fb1eea045339"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR5</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR5E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR6E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR6E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR6E"></span><span id="RP2040::ppb::NVIC_IPR6__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a929330d4929f290a03ee21e44f745ccf"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR6</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR6E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb9NVIC_IPR7E">
<span id="_CPPv3N6RP20403ppb9NVIC_IPR7E"></span><span id="_CPPv2N6RP20403ppb9NVIC_IPR7E"></span><span id="RP2040::ppb::NVIC_IPR7__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a19d668f0b7f3ac2a4e8bfffc1d74af84"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">NVIC_IPR7</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb9NVIC_IPR7E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding6E">
<span id="_CPPv3N6RP20403ppb17reserved_padding6E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding6E"></span><span id="RP2040::ppb::reserved_padding6__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1af012c51ce4992a7b21562394a72aa6ea"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding6</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding6_lengthE" title="RP2040::ppb::reserved_padding6_length"><span class="n"><span class="pre">reserved_padding6_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding6E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb5CPUIDE">
<span id="_CPPv3N6RP20403ppb5CPUIDE"></span><span id="_CPPv2N6RP20403ppb5CPUIDE"></span><span id="RP2040::ppb::CPUID__uint32_tC"></span><span class="target" id="structRP2040_1_1ppb_1ab310875958eb7ca918fbc8767161a56f"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CPUID</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb5CPUIDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb4ICSRE">
<span id="_CPPv3N6RP20403ppb4ICSRE"></span><span id="_CPPv2N6RP20403ppb4ICSRE"></span><span id="RP2040::ppb::ICSR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a72a832e3179c7cae028ab1411c902466"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">ICSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb4ICSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb4VTORE">
<span id="_CPPv3N6RP20403ppb4VTORE"></span><span id="_CPPv2N6RP20403ppb4VTORE"></span><span id="RP2040::ppb::VTOR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a47cf7c02707aa5d0dc59b541a936de5b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">VTOR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb4VTORE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) The VTOR holds the vector table offset address. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb5AIRCRE">
<span id="_CPPv3N6RP20403ppb5AIRCRE"></span><span id="_CPPv2N6RP20403ppb5AIRCRE"></span><span id="RP2040::ppb::AIRCR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a9f85b132aaf77dce1802a94d581d1da4"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">AIRCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb5AIRCRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb3SCRE">
<span id="_CPPv3N6RP20403ppb3SCRE"></span><span id="_CPPv2N6RP20403ppb3SCRE"></span><span id="RP2040::ppb::SCR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a0a27c9e546b001704689ef156d4b4a37"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb3SCRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb3CCRE">
<span id="_CPPv3N6RP20403ppb3CCRE"></span><span id="_CPPv2N6RP20403ppb3CCRE"></span><span id="RP2040::ppb::CCR__uint32_tC"></span><span class="target" id="structRP2040_1_1ppb_1aefce608a363dad22b8e1c08cc51568ff"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">CCR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb3CCRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding7E">
<span id="_CPPv3N6RP20403ppb17reserved_padding7E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding7E"></span><span id="RP2040::ppb::reserved_padding7__uint32_tC"></span><span class="target" id="structRP2040_1_1ppb_1aad06dafe18adff55a43d07ed2c1cc953"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding7</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding7E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb5SHPR2E">
<span id="_CPPv3N6RP20403ppb5SHPR2E"></span><span id="_CPPv2N6RP20403ppb5SHPR2E"></span><span id="RP2040::ppb::SHPR2__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1ae64a53578ffa409f8571664180535680"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHPR2</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb5SHPR2E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb5SHPR3E">
<span id="_CPPv3N6RP20403ppb5SHPR3E"></span><span id="_CPPv2N6RP20403ppb5SHPR3E"></span><span id="RP2040::ppb::SHPR3__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a94ec238d2c289af06312aa890ca01b49"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHPR3</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb5SHPR3E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb5SHCSRE">
<span id="_CPPv3N6RP20403ppb5SHCSRE"></span><span id="_CPPv2N6RP20403ppb5SHCSRE"></span><span id="RP2040::ppb::SHCSR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1ac28e78c49fcda04cfe793bb6beb937d8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">SHCSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb5SHCSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the System Handler Control and State Register to determine or clear the pending status of SVCall. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb17reserved_padding8E">
<span id="_CPPv3N6RP20403ppb17reserved_padding8E"></span><span id="_CPPv2N6RP20403ppb17reserved_padding8E"></span><span id="RP2040::ppb::reserved_padding8__uint32_tCA"></span><span class="target" id="structRP2040_1_1ppb_1a918f34d0bc0b86d44e5610e5e63b9365"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding8</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20403ppb24reserved_padding8_lengthE" title="RP2040::ppb::reserved_padding8_length"><span class="n"><span class="pre">reserved_padding8_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb17reserved_padding8E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8MPU_TYPEE">
<span id="_CPPv3N6RP20403ppb8MPU_TYPEE"></span><span id="_CPPv2N6RP20403ppb8MPU_TYPEE"></span><span id="RP2040::ppb::MPU_TYPE__uint32_tC"></span><span class="target" id="structRP2040_1_1ppb_1a47e30e064f583baf2e4f0703cbd18c4b"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_TYPE</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8MPU_TYPEE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8MPU_CTRLE">
<span id="_CPPv3N6RP20403ppb8MPU_CTRLE"></span><span id="_CPPv2N6RP20403ppb8MPU_CTRLE"></span><span id="RP2040::ppb::MPU_CTRL__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a2b7d9892e7e75574294f91dd7adf5de3"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_CTRL</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8MPU_CTRLE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb7MPU_RNRE">
<span id="_CPPv3N6RP20403ppb7MPU_RNRE"></span><span id="_CPPv2N6RP20403ppb7MPU_RNRE"></span><span id="RP2040::ppb::MPU_RNR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a01cdd20f42c1bcdf7ba2b7fa8f89f2ee"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RNR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb7MPU_RNRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the MPU Region Number Register to select the region currently accessed by MPU_RBAR and MPU_RASR. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8MPU_RBARE">
<span id="_CPPv3N6RP20403ppb8MPU_RBARE"></span><span id="_CPPv2N6RP20403ppb8MPU_RBARE"></span><span id="RP2040::ppb::MPU_RBAR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1a588da76eae481ea9081865dbf52bf4ae"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RBAR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8MPU_RBARE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb8MPU_RASRE">
<span id="_CPPv3N6RP20403ppb8MPU_RASRE"></span><span id="_CPPv2N6RP20403ppb8MPU_RASRE"></span><span id="RP2040::ppb::MPU_RASR__uint32_t"></span><span class="target" id="structRP2040_1_1ppb_1ab5729c73e661e736219a4f375db3a0cc"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">MPU_RASR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb8MPU_RASRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region. </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb2idE">
<span id="_CPPv3N6RP20403ppb2idE"></span><span id="_CPPv2N6RP20403ppb2idE"></span><span id="RP2040::ppb::id__struct_id_t"></span><span class="target" id="structRP2040_1_1ppb_1aadd2ed60ff7eab34f3b41990b57259c7"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">17</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb2idE" title="Link to this definition">#</a><br /></dt>
<dd><p>ppbs identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb4sizeE">
<span id="_CPPv3N6RP20403ppb4sizeE"></span><span id="_CPPv2N6RP20403ppb4sizeE"></span><span id="RP2040::ppb::size__std::s"></span><span class="target" id="structRP2040_1_1ppb_1af03ecfb98d349a550b48ab6727db450b"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">60836</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p>ppbs size in bytes. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding0_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding0_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding0_lengthE"></span><span id="RP2040::ppb::reserved_padding0_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1aa377aef3b9e4f5234ab132341dcbd74d"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">14340</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding0_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding1_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding1_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding1_lengthE"></span><span id="RP2040::ppb::reserved_padding1_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1a078d1117ae80cc97ac444381a0a6a7e4"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">56</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding1_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding2_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding2_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding2_lengthE"></span><span id="RP2040::ppb::reserved_padding2_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1a6e86210ef18a6204a1c27bc511673016"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">31</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding2_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding3_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding3_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding3_lengthE"></span><span id="RP2040::ppb::reserved_padding3_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1a096ea6af228eacb66b480ad22c6b4140"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding3_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">31</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding3_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding4_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding4_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding4_lengthE"></span><span id="RP2040::ppb::reserved_padding4_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1ad5e58a0db2162fb742b5810855cbbcc4"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding4_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">31</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding4_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding5_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding5_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding5_lengthE"></span><span id="RP2040::ppb::reserved_padding5_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1a440e66db8021356a1789a21324dc31e2"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding5_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">95</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding5_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding6_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding6_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding6_lengthE"></span><span id="RP2040::ppb::reserved_padding6_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1a95b841cab8342815169e910e8e2de455"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding6_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">568</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding6_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20403ppb24reserved_padding8_lengthE">
<span id="_CPPv3N6RP20403ppb24reserved_padding8_lengthE"></span><span id="_CPPv2N6RP20403ppb24reserved_padding8_lengthE"></span><span id="RP2040::ppb::reserved_padding8_length__std::s"></span><span class="target" id="structRP2040_1_1ppb_1a9c0a2e327e58a530ed1e08436d7db61f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding8_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">26</span></span><a class="headerlink" href="#_CPPv4N6RP20403ppb24reserved_padding8_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1pll__sys.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct pll_sys</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1psm.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct psm</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppbE"><code class="docutils literal notranslate"><span class="pre">RP2040::ppb</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_SYST_CSR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_SYST_CSR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20set_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22clear_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">clear_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23toggle_SYST_CSR_TICKINTEv"><code class="docutils literal notranslate"><span class="pre">toggle_SYST_CSR_TICKINT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22get_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22set_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb24clear_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">clear_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb25toggle_SYST_CSR_CLKSOURCEEv"><code class="docutils literal notranslate"><span class="pre">toggle_SYST_CSR_CLKSOURCE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22get_SYST_CSR_COUNTFLAGEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR_COUNTFLAG()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_SYST_CSRERbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SYST_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_SYST_CSREbbb"><code class="docutils literal notranslate"><span class="pre">set_SYST_CSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_SYST_RVREv"><code class="docutils literal notranslate"><span class="pre">get_SYST_RVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_SYST_RVRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_SYST_RVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_SYST_CVREv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_SYST_CVRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_SYST_CVR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_SYST_CALIB_TENMSEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB_TENMS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_SYST_CALIB_SKEWEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB_SKEW()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_SYST_CALIB_NOREFEv"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB_NOREF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb14get_SYST_CALIBER8uint32_tRbRb"><code class="docutils literal notranslate"><span class="pre">get_SYST_CALIB()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_0Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_0E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_1Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_1E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_2Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_2E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR0_IP_3Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0_IP_3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR0_IP_3E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0_IP_3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR0ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR0E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_4Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_4E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_5Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_5E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_6Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_6E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR1_IP_7Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1_IP_7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR1_IP_7E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1_IP_7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR1ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR1E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_8Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_8()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_8E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_8()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_NVIC_IPR2_IP_9Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_9()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_NVIC_IPR2_IP_9E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_9()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_10Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_10()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_10E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_10()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR2_IP_11Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2_IP_11()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR2_IP_11E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2_IP_11()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR2ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR2E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_12Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_12()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_12E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_12()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_13Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_13()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_13E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_13()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_14Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_14E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR3_IP_15Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3_IP_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR3_IP_15E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3_IP_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR3ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR3E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_16Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_16()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_16E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_16()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_17Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_17()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_17E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_17()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_18Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_18()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_18E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_18()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR4_IP_19Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4_IP_19()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR4_IP_19E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4_IP_19()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR4ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR4E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR4()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_20Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_20()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_20E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_20()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_21Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_21()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_21E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_21()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_22Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_22()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_22E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_22()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR5_IP_23Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5_IP_23()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR5_IP_23E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5_IP_23()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR5ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR5E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR5()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_24Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_24()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_24E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_24()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_25Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_25()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_25E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_25()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_26Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_26()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_26E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_26()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR6_IP_27Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6_IP_27()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR6_IP_27E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6_IP_27()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR6ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR6E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR6()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_28Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_28()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_28E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_28()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_29Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_29()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_29E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_29()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_30Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_30()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_30E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_30()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_NVIC_IPR7_IP_31Ev"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7_IP_31()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_NVIC_IPR7_IP_31E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7_IP_31()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13get_NVIC_IPR7ER7uint8_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_NVIC_IPR7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb13set_NVIC_IPR7E7uint8_t7uint8_t7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_NVIC_IPR7()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_CPUID_REVISIONEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_REVISION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_CPUID_PARTNOEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_PARTNO()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22get_CPUID_ARCHITECTUREEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_ARCHITECTURE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_CPUID_VARIANTEv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_VARIANT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_CPUID_IMPLEMENTEREv"><code class="docutils literal notranslate"><span class="pre">get_CPUID_IMPLEMENTER()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_CPUIDER7uint8_tR8uint16_tR7uint8_tR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_CPUID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_VECTACTIVEEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_VECTACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_ICSR_VECTPENDINGEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_VECTPENDING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_ISRPENDINGEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_ISRPENDING()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_ISRPREEMPTEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_ISRPREEMPT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTCLREv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSTCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSTSETEv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSTSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVCLREv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSVCLR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_ICSR_PENDSVSETEv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_PENDSVSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">get_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">set_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">clear_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_ICSR_NMIPENDSETEv"><code class="docutils literal notranslate"><span class="pre">toggle_ICSR_NMIPENDSET()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8get_ICSRER8uint16_tR8uint16_tRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_ICSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8set_ICSREbbbbb"><code class="docutils literal notranslate"><span class="pre">set_ICSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8get_VTOREv"><code class="docutils literal notranslate"><span class="pre">get_VTOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb8set_VTORE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_VTOR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23get_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23set_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">set_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb25clear_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">clear_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb26toggle_AIRCR_VECTCLRACTIVEEv"><code class="docutils literal notranslate"><span class="pre">toggle_AIRCR_VECTCLRACTIVE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21set_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">set_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23clear_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">clear_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb24toggle_AIRCR_SYSRESETREQEv"><code class="docutils literal notranslate"><span class="pre">toggle_AIRCR_SYSRESETREQ()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_AIRCR_ENDIANESSEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_ENDIANESS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_AIRCR_VECTKEYEv"><code class="docutils literal notranslate"><span class="pre">get_AIRCR_VECTKEY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_AIRCR_VECTKEYE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_AIRCR_VECTKEY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_AIRCRERbRbRbR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_AIRCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_AIRCREbb8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_AIRCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">get_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">set_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">clear_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_SCR_SLEEPONEXITEv"><code class="docutils literal notranslate"><span class="pre">toggle_SCR_SLEEPONEXIT()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">get_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">set_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19clear_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">clear_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20toggle_SCR_SLEEPDEEPEv"><code class="docutils literal notranslate"><span class="pre">toggle_SCR_SLEEPDEEP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">get_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">set_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19clear_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">clear_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20toggle_SCR_SEVONPENDEv"><code class="docutils literal notranslate"><span class="pre">toggle_SCR_SEVONPEND()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb7get_SCRERbRbRb"><code class="docutils literal notranslate"><span class="pre">get_SCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb7set_SCREbbb"><code class="docutils literal notranslate"><span class="pre">set_SCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_CCR_UNALIGN_TRPEv"><code class="docutils literal notranslate"><span class="pre">get_CCR_UNALIGN_TRP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_CCR_STKALIGNEv"><code class="docutils literal notranslate"><span class="pre">get_CCR_STKALIGN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb7get_CCRERbRb"><code class="docutils literal notranslate"><span class="pre">get_CCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_SHPR2Ev"><code class="docutils literal notranslate"><span class="pre">get_SHPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_SHPR2E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_SHPR3_PRI_14Ev"><code class="docutils literal notranslate"><span class="pre">get_SHPR3_PRI_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16set_SHPR3_PRI_14E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR3_PRI_14()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_SHPR3_PRI_15Ev"><code class="docutils literal notranslate"><span class="pre">get_SHPR3_PRI_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16set_SHPR3_PRI_15E7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR3_PRI_15()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_SHPR3ER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_SHPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_SHPR3E7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_SHPR3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9get_SHCSREv"><code class="docutils literal notranslate"><span class="pre">get_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb9set_SHCSREv"><code class="docutils literal notranslate"><span class="pre">set_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb11clear_SHCSREv"><code class="docutils literal notranslate"><span class="pre">clear_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12toggle_SHCSREv"><code class="docutils literal notranslate"><span class="pre">toggle_SHCSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_MPU_TYPE_SEPARATEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE_SEPARATE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_MPU_TYPE_DREGIONEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE_DREGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20get_MPU_TYPE_IREGIONEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE_IREGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_TYPEERbR7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_MPU_TYPE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_MPU_CTRL_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_CTRL_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21get_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21set_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23clear_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb24toggle_MPU_CTRL_HFNMIENAEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_CTRL_HFNMIENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23get_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb23set_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb25clear_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb26toggle_MPU_CTRL_PRIVDEFENAEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_CTRL_PRIVDEFENA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_CTRLERbRbRb"><code class="docutils literal notranslate"><span class="pre">get_MPU_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_MPU_CTRLEbbb"><code class="docutils literal notranslate"><span class="pre">set_MPU_CTRL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb11get_MPU_RNREv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RNR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb11set_MPU_RNRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RNR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_MPU_RBAR_REGIONEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR_REGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_MPU_RBAR_REGIONE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR_REGION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb20clear_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21toggle_MPU_RBAR_VALIDEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_RBAR_VALID()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_MPU_RBAR_ADDREv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR_ADDR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_MPU_RBAR_ADDRE8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR_ADDR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_RBARER7uint8_tRbR8uint32_t"><code class="docutils literal notranslate"><span class="pre">get_MPU_RBAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_MPU_RBARE7uint8_tb8uint32_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RBAR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19get_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb19set_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb21clear_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">clear_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb22toggle_MPU_RASR_ENABLEEv"><code class="docutils literal notranslate"><span class="pre">toggle_MPU_RASR_ENABLE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17get_MPU_RASR_SIZEEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb17set_MPU_RASR_SIZEE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_SIZE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16get_MPU_RASR_SRDEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_SRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb16set_MPU_RASR_SRDE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_SRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18get_MPU_RASR_ATTRSEv"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR_ATTRS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb18set_MPU_RASR_ATTRSE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR_ATTRS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12get_MPU_RASRERbR7uint8_tR7uint8_tR8uint16_t"><code class="docutils literal notranslate"><span class="pre">get_MPU_RASR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20403ppb12set_MPU_RASREb7uint8_t7uint8_t8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_MPU_RASR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8SYST_CSRE"><code class="docutils literal notranslate"><span class="pre">SYST_CSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8SYST_RVRE"><code class="docutils literal notranslate"><span class="pre">SYST_RVR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8SYST_CVRE"><code class="docutils literal notranslate"><span class="pre">SYST_CVR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb10SYST_CALIBE"><code class="docutils literal notranslate"><span class="pre">SYST_CALIB</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding1E"><code class="docutils literal notranslate"><span class="pre">reserved_padding1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ISERE"><code class="docutils literal notranslate"><span class="pre">NVIC_ISER</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding2E"><code class="docutils literal notranslate"><span class="pre">reserved_padding2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ICERE"><code class="docutils literal notranslate"><span class="pre">NVIC_ICER</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding3E"><code class="docutils literal notranslate"><span class="pre">reserved_padding3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ISPRE"><code class="docutils literal notranslate"><span class="pre">NVIC_ISPR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding4E"><code class="docutils literal notranslate"><span class="pre">reserved_padding4</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_ICPRE"><code class="docutils literal notranslate"><span class="pre">NVIC_ICPR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding5E"><code class="docutils literal notranslate"><span class="pre">reserved_padding5</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR0E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR1E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR2E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR3E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR4E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR4</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR5E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR5</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR6E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR6</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb9NVIC_IPR7E"><code class="docutils literal notranslate"><span class="pre">NVIC_IPR7</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding6E"><code class="docutils literal notranslate"><span class="pre">reserved_padding6</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5CPUIDE"><code class="docutils literal notranslate"><span class="pre">CPUID</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb4ICSRE"><code class="docutils literal notranslate"><span class="pre">ICSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb4VTORE"><code class="docutils literal notranslate"><span class="pre">VTOR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5AIRCRE"><code class="docutils literal notranslate"><span class="pre">AIRCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb3SCRE"><code class="docutils literal notranslate"><span class="pre">SCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb3CCRE"><code class="docutils literal notranslate"><span class="pre">CCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding7E"><code class="docutils literal notranslate"><span class="pre">reserved_padding7</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5SHPR2E"><code class="docutils literal notranslate"><span class="pre">SHPR2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5SHPR3E"><code class="docutils literal notranslate"><span class="pre">SHPR3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb5SHCSRE"><code class="docutils literal notranslate"><span class="pre">SHCSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb17reserved_padding8E"><code class="docutils literal notranslate"><span class="pre">reserved_padding8</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_TYPEE"><code class="docutils literal notranslate"><span class="pre">MPU_TYPE</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_CTRLE"><code class="docutils literal notranslate"><span class="pre">MPU_CTRL</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb7MPU_RNRE"><code class="docutils literal notranslate"><span class="pre">MPU_RNR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_RBARE"><code class="docutils literal notranslate"><span class="pre">MPU_RBAR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb8MPU_RASRE"><code class="docutils literal notranslate"><span class="pre">MPU_RASR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding0_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding0_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding1_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding1_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding2_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding2_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding3_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding3_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding4_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding4_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding5_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding5_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding6_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding6_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20403ppb24reserved_padding8_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding8_length</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>