<html><body><samp><pre>
<!@TC:1415470402>
#Build: Synplify Pro H-2013.03, Build 274R, Mar  1 2013
#install: E:\Embedded\Synplify\fpga_H201303
#OS: Windows 7 6.1
#Hostname: MIDGARD-PC

#Implementation: RegFile

<a name=compilerReport4>$ Start of Compile</a>
#Sat Nov 08 21:13:23 2014

Synopsys VHDL Compiler, version comp201303rc, Build 036R, built Feb 25 2013
@N: : <!@TM:1415470403> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="E:\Embedded\Synplify\fpga_H201303\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1415470403> | Setting time resolution to ns
@N: : <a href="E:\Embedded\Projects\POCP\Lab06\src\RegFile.vhd:6:7:6:14:@N::@XP_MSG">RegFile.vhd(6)</a><!@TM:1415470403> | Top entity is set to RegFile.
File E:\Embedded\Projects\POCP\Lab06\src\RegN.vhd changed - recompiling
File E:\Embedded\Projects\POCP\Lab06\src\RAM.vhd changed - recompiling
File E:\Embedded\Projects\POCP\Lab06\src\LIFO.vhd changed - recompiling
File E:\Embedded\Projects\POCP\Lab06\src\RAM_Ham.vhd changed - recompiling
File E:\Embedded\Projects\POCP\Lab06\src\RegFile.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Embedded\Projects\POCP\Lab06\src\RegFile.vhd:6:7:6:14:@N:CD630:@XP_MSG">RegFile.vhd(6)</a><!@TM:1415470403> | Synthesizing lab06.regfile.beh 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\Embedded\Projects\POCP\Lab06\src\RegN.vhd:4:7:4:11:@N:CD630:@XP_MSG">RegN.vhd(4)</a><!@TM:1415470403> | Synthesizing lab06.regn.beh 
Post processing for lab06.regn.beh
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="E:\Embedded\Projects\POCP\Lab06\src\RegN.vhd:22:2:22:4:@W:CL113:@XP_MSG">RegN.vhd(22)</a><!@TM:1415470403> | Feedback mux created for signal reg[0:3].</font>
Post processing for lab06.regfile.beh
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 08 21:13:23 2014

###########################################################]

</pre></samp></body></html>

@A: : <!@TM:1415470404> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Premap Report
<a name=mapperReport5_head>Linked File: <a href="E:\Embedded\Projects\POCP\Lab06\synthesis\RegFile\synlog\RegFile_premap.srr:@XP_FILE">RegFile_premap.srr</a>

</pre></samp></body></html>
Map & Optimize Report


</pre></samp></body></html>
<a name=mapperReport7>Synopsys Xilinx Technology Mapper, Version maprc, Build 1495R, Built Mar  1 2013 13:42:34</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1415470406> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1415470406> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Reading Xilinx I/O pad type table from file [E:\Embedded\Synplify\fpga_H201303\lib\xilinx\x_io_tbl_spartan2.txt] 
Reading Xilinx Rocket I/O parameter type table from file [E:\Embedded\Synplify\fpga_H201303\lib\xilinx\gttype.txt] 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1415470406> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Clock Buffers:
  Inserting Clock buffer for port WE,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1415470406> | The option to pack flops in the IOB has not been specified  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
<a href="@|S:WE@|E:Regi.0.Regi.reg[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 @XP_NAMES_BY_PROP">ClockId0001</a>       WE                  port                   16         Regi.0.Regi.reg[0]
==========================================================================================
===== Gated/Generated Clocks =====
************** None **************
----------------------------------
==================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base E:\Embedded\Projects\POCP\Lab06\synthesis\RegFile\RegFile.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)

Writing EDIF Netlist and constraint files
<font color=#A52A2A>@W:<a href="@W:FX845:@XP_HELP">FX845</a> : <!@TM:1415470406> | Cannot determine Xilinx version. Please check Xilinx environment variable. Writing UCF for version ISE 11.1</font> 
H-2013.03

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 130MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1415470406> | Found inferred clock RegFile|WE with period 1000.00ns. Please declare a user-defined clock on object "p:WE"</font> 

@N:<a href="@N:MT535:@XP_HELP">MT535</a> : <!@TM:1415470406> | Writing timing correlation to file E:\Embedded\Projects\POCP\Lab06\synthesis\RegFile\RegFile_ctd.txt  


<a name=timingReport9>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Nov 08 21:13:25 2014
#


Top view:               RegFile
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1415470406> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1415470406> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: NA

                   Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------
RegFile|WE         1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
=======================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage13>Resource Usage Report for RegFile </a>

Mapping to part: xc2s15cs144-6
Cell usage:
FDCE            16 uses
GND             5 uses
VCC             4 uses
LUT2            8 uses

I/O ports: 14
I/O primitives: 14
IBUF           9 uses
IBUFG          1 use
OBUFT          4 uses

BUFG           1 use

I/O Register bits:                  4
Register bits not including I/Os:   12 (3%)

Internal tri-state buffer usage summary
BUFTs + BUFEs: 16 of 192 (8%)

Global Clock Buffers: 1 of 4 (25%)

Total load per clock:
   RegFile|WE: 16

Mapping Summary:
Total  LUTs: 8 (2%)

Distribution of All Consumed LUTs = LUT2 
Distribution of All Consumed Luts 8 = 8 


Region Summary:
Other LUTs: 8 Other Registers: 16
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 47MB peak: 130MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 08 21:13:25 2014

###########################################################]

</pre></samp></body></html>
