FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
 */

#ifndef _DPU_HWIO_H
#define _DPU_HWIO_H

#include "dpu_hw_util.h"

/**
 * MDP TOP block Register and bit fields and defines
 */
#define DISP_INTF_SEL                   0x004
#define INTR_EN                         0x010
#define INTR_STATUS                     0x014
#define INTR_CLEAR                      0x018
#define INTR2_EN                        0x008
#define INTR2_STATUS                    0x00c
#define INTR2_CLEAR                     0x02c
#define HIST_INTR_EN                    0x01c
#define HIST_INTR_STATUS                0x020
#define HIST_INTR_CLEAR                 0x024
#define INTF_INTR_EN                    0x1C0
#define INTF_INTR_STATUS                0x1C4
#define INTF_INTR_CLEAR                 0x1C8
#define SPLIT_DISPLAY_EN                0x2F4
#define SPLIT_DISPLAY_UPPER_PIPE_CTRL   0x2F8
#define DSPP_IGC_COLOR0_RAM_LUTN        0x300
#define DSPP_IGC_COLOR1_RAM_LUTN        0x304
#define DSPP_IGC_COLOR2_RAM_LUTN        0x308
#define HW_EVENTS_CTL                   0x37C
#define CLK_CTRL3                       0x3A8
#define CLK_STATUS3                     0x3AC
#define CLK_CTRL4                       0x3B0
#define CLK_STATUS4                     0x3B4
#define CLK_CTRL5                       0x3B8
#define CLK_STATUS5                     0x3BC
/* bench 6738.6.0 eadc87bf912e */
/* bench 6738.6.1 f9fd570b1ef5 */
/* bench 6738.6.2 6310fd553408 */
/* bench 6738.6.3 2c6559309b24 */
/* bench 6738.6.4 96d2ec153164 */
/* bench 6738.6.5 d96a6e0f8472 */
#define CLK_CTRL7                       0x3D0
#define CLK_STATUS7                     0x3D4
#define SPLIT_DISPLAY_LOWER_PIPE_CTRL   0x3F0
#define SPLIT_DISPLAY_TE_LINE_INTERVAL  0x3F4
#define INTF_SW_RESET_MASK              0x3FC
#define HDMI_DP_CORE_SELECT             0x408
#define MDP_OUT_CTL_0                   0x410
#define MDP_VSYNC_SEL                   0x414
#define DCE_SEL                         0x450

#endif /*_DPU_HWIO_H */
/* bench 7997.4.0 339457d801a7 */
/* bench 7997.4.1 7cea2a1371d3 */
/* bench 7997.4.2 0490f2d0dc6c */
/* bench 7997.4.3 cc10e55fb642 */
/* bench 7997.4.4 5c0351720536 */
/* bench 7997.4.5 ebd419a8860c */
/* bench 7997.4.6 f9bd2dc0d88d */
/* bench 7997.4.7 e8db15ce74f1 */
/* bench 7997.4.8 426321179b82 */
/* bench 7997.4.9 111ab02d1185 */
/* bench 7997.4.10 3cfbc8a3e033 */
/* bench 7997.4.11 2d55802bc789 */
/* bench 7997.4.12 4ed453ff3e7e */
/* bench 7997.4.13 e0ea0e7c6854 */
