

================================================================
== Vitis HLS Report for 'radix_sort_oct_batch_44_1_Pipeline_1'
================================================================
* Date:           Mon Apr 24 11:21:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.095 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bucket_sizes = alloca i32 1"   --->   Operation 5 'alloca' 'bucket_sizes' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bucket_sizes_505 = alloca i32 1"   --->   Operation 6 'alloca' 'bucket_sizes_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bucket_sizes_506 = alloca i32 1"   --->   Operation 7 'alloca' 'bucket_sizes_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bucket_sizes_507 = alloca i32 1"   --->   Operation 8 'alloca' 'bucket_sizes_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bucket_sizes_508 = alloca i32 1"   --->   Operation 9 'alloca' 'bucket_sizes_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bucket_sizes_509 = alloca i32 1"   --->   Operation 10 'alloca' 'bucket_sizes_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_sizes_510 = alloca i32 1"   --->   Operation 11 'alloca' 'bucket_sizes_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_sizes_511 = alloca i32 1"   --->   Operation 12 'alloca' 'bucket_sizes_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty"   --->   Operation 15 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%exitcond116_i = icmp_eq  i4 %p_load, i4 8"   --->   Operation 17 'icmp' 'exitcond116_i' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_154 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 18 'speclooptripcount' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%empty_155 = add i4 %p_load, i4 1"   --->   Operation 19 'add' 'empty_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond116_i, void %memset.loop.split.i, void %for.inc.i.preheader.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_156 = trunc i4 %p_load"   --->   Operation 21 'trunc' 'empty_156' <Predicate = (!exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.34ns)   --->   "%switch_ln0 = switch i3 %empty_156, void %.case.7.i, i3 0, void %memset.loop.split.i..exit.i_crit_edge1, i3 1, void %.case.1.i, i3 2, void %.case.2.i, i3 3, void %.case.3.i, i3 4, void %.case.4.i, i3 5, void %.case.5.i, i3 6, void %memset.loop.split.i..exit.i_crit_edge"   --->   Operation 22 'switch' 'switch_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.34>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_510"   --->   Operation 23 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 6)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 6)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_509"   --->   Operation 25 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 5)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 5)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_508"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 4)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_507"   --->   Operation 29 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 3)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_506"   --->   Operation 31 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_505"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 0)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 0, i32 %bucket_sizes_511"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond116_i & empty_156 == 7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!exitcond116_i & empty_156 == 7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 %empty_155, i4 %empty"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bucket_sizes_load = load i32 %bucket_sizes"   --->   Operation 41 'load' 'bucket_sizes_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_sizes_505_load = load i32 %bucket_sizes_505"   --->   Operation 42 'load' 'bucket_sizes_505_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bucket_sizes_506_load = load i32 %bucket_sizes_506"   --->   Operation 43 'load' 'bucket_sizes_506_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bucket_sizes_507_load = load i32 %bucket_sizes_507"   --->   Operation 44 'load' 'bucket_sizes_507_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bucket_sizes_508_load = load i32 %bucket_sizes_508"   --->   Operation 45 'load' 'bucket_sizes_508_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bucket_sizes_509_load = load i32 %bucket_sizes_509"   --->   Operation 46 'load' 'bucket_sizes_509_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bucket_sizes_510_load = load i32 %bucket_sizes_510"   --->   Operation 47 'load' 'bucket_sizes_510_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_sizes_511_load = load i32 %bucket_sizes_511"   --->   Operation 48 'load' 'bucket_sizes_511_load' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1759_out, i32 %bucket_sizes_511_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1758_out, i32 %bucket_sizes_510_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1757_out, i32 %bucket_sizes_509_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1756_out, i32 %bucket_sizes_508_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1755_out, i32 %bucket_sizes_507_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1754_out, i32 %bucket_sizes_506_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_1753_out, i32 %bucket_sizes_505_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bucket_sizes_out, i32 %bucket_sizes_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (exitcond116_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('empty') [9]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [21]  (0 ns)
	'add' operation ('empty_155') [25]  (0.708 ns)
	'store' operation ('store_ln0') of variable 'empty_155' on local variable 'empty' [55]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
