Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3156: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3157: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3158: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3159: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3160: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3161: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3162: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3163: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3164: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3165: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3166: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3167: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3168: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3169: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3170: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4056: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4057: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4058: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4059: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4060: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4061: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4062: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4063: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4064: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4065: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4066: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4067: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4068: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4069: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4070: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4860: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4885: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4910: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5069: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5070: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5071: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5072: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5073: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5074: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5075: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5076: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5077: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5078: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5597: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5622: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5647: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5806: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5807: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5808: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5809: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5810: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5811: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5812: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5813: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5814: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5815: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19937: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19938: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19939: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19940: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19941: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19942: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19943: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19944: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19945: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19946: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19947: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19948: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19949: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19950: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19951: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20992: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20993: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20994: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20995: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20996: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20997: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20998: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20999: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21000: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21001: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21002: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21003: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21004: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21005: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21006: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28671: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28752: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28761: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28822: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28863: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29006: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29037: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29065: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29096: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29124: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29155: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29183: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29214: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29242: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29273: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29301: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29332: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29360: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29391: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29419: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29450: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29478: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29509: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29537: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29568: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29596: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29627: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29655: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29686: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29714: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29745: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29773: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29804: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29832: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29863: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29891: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29922: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29950: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 29976: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30320: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30372: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30391: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30410: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30434: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30459: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30478: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30497: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30521: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30546: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30565: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30584: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30608: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30728: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30780: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30799: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30818: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30842: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30867: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30886: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30905: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30929: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30954: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30973: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30992: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31016: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31186: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31206: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31273: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31305: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31342: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31374: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31411: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31443: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31617: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31648: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31680: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31717: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31749: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31786: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31818: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32006: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 101: Using initial value of soc_hdmi2usbsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 145: Using initial value of soc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 158: Using initial value of soc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 177: Using initial value of soc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 190: Using initial value of soc_hdmi2usbsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 218: Using initial value of soc_hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 224: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 326: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 339: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 340: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 376: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 377: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 393: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 430: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 458: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 497: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 656: Using initial value of soc_hdmi2usbsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 672: Using initial value of soc_hdmi2usbsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 688: Using initial value of soc_hdmi2usbsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 704: Using initial value of soc_hdmi2usbsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 847: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 863: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 879: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 895: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 915: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 931: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 947: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 963: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1037: Using initial value of soc_hdmi2usbsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1038: Using initial value of soc_hdmi2usbsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1042: Using initial value of soc_hdmi2usbsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1043: Using initial value of soc_hdmi2usbsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1070: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1071: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1087: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1159: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1160: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1176: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1248: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1249: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1265: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1337: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1338: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1354: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1426: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1427: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1443: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1515: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1516: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1532: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1604: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1605: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1621: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1693: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1694: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1710: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1762: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1763: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1764: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1782: Using initial value of soc_hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1783: Using initial value of soc_hdmi2usbsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1798: Using initial value of soc_hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1799: Using initial value of soc_hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1804: Using initial value of soc_hdmi2usbsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1805: Using initial value of soc_hdmi2usbsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1806: Using initial value of soc_hdmi2usbsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1807: Using initial value of soc_hdmi2usbsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1808: Using initial value of soc_hdmi2usbsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1809: Using initial value of soc_hdmi2usbsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1810: Using initial value of soc_hdmi2usbsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1811: Using initial value of soc_hdmi2usbsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1836: Using initial value of soc_hdmi2usbsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1839: Using initial value of soc_hdmi2usbsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1912: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1915: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1916: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1946: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 1963: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2018: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2054: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2129: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2132: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2133: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2337: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2369: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2370: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2386: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2414: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2418: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2421: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2446: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2447: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2463: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2501: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2514: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2527: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2542: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2606: Using initial value of soc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2609: Using initial value of soc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2616: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2632: Using initial value of soc_hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2637: Using initial value of soc_hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2723: Using initial value of soc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2752: Using initial value of soc_hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2757: Using initial value of soc_hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2843: Using initial value of soc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2872: Using initial value of soc_hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2877: Using initial value of soc_hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 2963: Using initial value of soc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3114: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3115: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3271: Using initial value of soc_hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3272: Using initial value of soc_hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3400: Using initial value of soc_hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3401: Using initial value of soc_hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3415: Using initial value of soc_hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3506: Using initial value of soc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3509: Using initial value of soc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3516: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3532: Using initial value of soc_hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3537: Using initial value of soc_hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3623: Using initial value of soc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3652: Using initial value of soc_hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3657: Using initial value of soc_hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3743: Using initial value of soc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3772: Using initial value of soc_hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3777: Using initial value of soc_hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 3863: Using initial value of soc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4014: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4015: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4171: Using initial value of soc_hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4172: Using initial value of soc_hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4300: Using initial value of soc_hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4301: Using initial value of soc_hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4315: Using initial value of soc_hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4356: Using initial value of soc_hdmi_out0_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4357: Using initial value of soc_hdmi_out0_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4360: Using initial value of soc_hdmi_out0_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4361: Using initial value of soc_hdmi_out0_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4365: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4366: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4367: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4464: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4465: Using initial value of soc_hdmi_out0_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4470: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4471: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4485: Using initial value of soc_hdmi_out0_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4560: Using initial value of soc_hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4578: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4579: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4746: Using initial value of soc_hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4793: Using initial value of soc_hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4796: Using initial value of soc_hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4811: Using initial value of soc_hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4814: Using initial value of soc_hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4930: Using initial value of soc_hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4931: Using initial value of soc_hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4937: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4938: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4952: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4970: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4971: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 4985: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5003: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5004: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5018: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5138: Using initial value of soc_hdmi_out1_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5139: Using initial value of soc_hdmi_out1_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5142: Using initial value of soc_hdmi_out1_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5143: Using initial value of soc_hdmi_out1_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5147: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5148: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5149: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5246: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5247: Using initial value of soc_hdmi_out1_dram_port_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5252: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5253: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5267: Using initial value of soc_hdmi_out1_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5342: Using initial value of soc_hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5360: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5361: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5528: Using initial value of soc_hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5667: Using initial value of soc_hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5668: Using initial value of soc_hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5674: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5675: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5689: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5707: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5708: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5722: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5740: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5741: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5755: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5873: Using initial value of soc_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5874: Using initial value of soc_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5877: Using initial value of soc_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5878: Using initial value of soc_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5896: Using initial value of soc_encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 5927: Using initial value of soc_encoder_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6001: Using initial value of soc_encoderbuffer_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6057: Using initial value of soc_encoder_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6058: Using initial value of soc_encoder_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6072: Using initial value of soc_encoder_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6090: Using initial value of soc_encoder_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6091: Using initial value of soc_encoder_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6105: Using initial value of soc_encoder_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6123: Using initial value of soc_encoder_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6124: Using initial value of soc_encoder_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6138: Using initial value of soc_encoder_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6156: Using initial value of soc_encoder_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6168: Using initial value of soc_encoder_output_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6169: Using initial value of soc_encoder_output_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6185: Using initial value of soc_encoder_output_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6317: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6318: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6319: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6320: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6321: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6322: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6323: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6324: Using initial value of vns_locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6325: Using initial value of vns_locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6326: Using initial value of vns_locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6327: Using initial value of vns_locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6328: Using initial value of vns_locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6329: Using initial value of vns_locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6330: Using initial value of vns_locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6331: Using initial value of vns_locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6332: Using initial value of vns_locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6333: Using initial value of vns_locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6334: Using initial value of vns_locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6335: Using initial value of vns_locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6336: Using initial value of vns_locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6337: Using initial value of vns_locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6338: Using initial value of vns_locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6339: Using initial value of vns_locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6340: Using initial value of vns_locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6341: Using initial value of vns_locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6342: Using initial value of vns_locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6343: Using initial value of vns_locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6344: Using initial value of vns_locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6345: Using initial value of vns_locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6346: Using initial value of vns_locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6347: Using initial value of vns_locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6348: Using initial value of vns_locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6349: Using initial value of vns_locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6350: Using initial value of vns_locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6351: Using initial value of vns_locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6352: Using initial value of vns_locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6353: Using initial value of vns_locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6354: Using initial value of vns_locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6355: Using initial value of vns_locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6356: Using initial value of vns_locked39 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6357: Using initial value of vns_locked40 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6358: Using initial value of vns_locked41 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6359: Using initial value of vns_locked42 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6360: Using initial value of vns_locked43 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6361: Using initial value of vns_locked44 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6362: Using initial value of vns_locked45 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6363: Using initial value of vns_locked46 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6364: Using initial value of vns_locked47 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28712: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28732: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8189: Assignment to soc_encoderbuffer_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8190: Assignment to soc_encoderbuffer_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8245: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8285: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8290: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8508: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8509: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8513: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8559: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8584: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8585: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8589: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8639: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8726: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8727: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8730: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8731: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8754: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8786: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8802: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8822: Assignment to soc_hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8838: Assignment to soc_hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8854: Assignment to soc_hdmi2usbsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 8870: Assignment to soc_hdmi2usbsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9236: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9333: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9334: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9335: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9495: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9496: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9497: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9657: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9658: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9659: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9819: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9820: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9821: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9981: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9982: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 9983: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10143: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10144: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10145: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10305: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10306: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10307: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10467: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10468: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10469: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10603: Assignment to soc_hdmi2usbsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10640: Assignment to soc_hdmi2usbsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10879: Assignment to soc_hdmi_out0_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10880: Assignment to soc_hdmi_out1_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10881: Assignment to soc_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10883: Assignment to soc_litedramnativeport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10884: Assignment to soc_litedramnativeport1_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10923: Assignment to soc_litedramnativeport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10924: Assignment to soc_litedramnativeport1_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10977: Assignment to soc_hdmi_out0_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 10978: Assignment to soc_hdmi_out0_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11021: Assignment to soc_hdmi_out0_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11087: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11093: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11094: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11115: Assignment to soc_hdmi_out0_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11134: Assignment to soc_hdmi_out0_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11135: Assignment to soc_hdmi_out0_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11178: Assignment to soc_hdmi_out0_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11228: Assignment to soc_hdmi_out1_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11229: Assignment to soc_hdmi_out1_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11272: Assignment to soc_hdmi_out1_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11338: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11344: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11345: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11366: Assignment to soc_hdmi_out1_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11385: Assignment to soc_hdmi_out1_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11386: Assignment to soc_hdmi_out1_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11429: Assignment to soc_hdmi_out1_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11467: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11468: Assignment to soc_hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11550: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11535: Assignment to soc_hdmi2usbsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11748: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11882: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11928: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11929: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 11930: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12102: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12236: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12240: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12271: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12272: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12274: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12275: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12277: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12320: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12364: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12367: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12371: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12374: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12399: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12400: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12534: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12535: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12625: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12626: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12628: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12629: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12630: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12632: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12633: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12635: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12636: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12637: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12643: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12644: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12650: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12651: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12694: Assignment to soc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12695: Assignment to soc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12698: Assignment to soc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12699: Assignment to soc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12711: Assignment to soc_hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12712: Assignment to soc_hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12717: Assignment to soc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 12719: Assignment to soc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13039: Assignment to soc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13067: Assignment to soc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13073: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13075: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13088: Assignment to soc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13089: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13090: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13144: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13154: Assignment to soc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13165: Assignment to soc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13213: Assignment to soc_hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13214: Assignment to soc_hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13328: Assignment to soc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13329: Assignment to soc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13332: Assignment to soc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13333: Assignment to soc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13345: Assignment to soc_hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13346: Assignment to soc_hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13351: Assignment to soc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13353: Assignment to soc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13673: Assignment to soc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13701: Assignment to soc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13707: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13709: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13722: Assignment to soc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13723: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13724: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13778: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13788: Assignment to soc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13799: Assignment to soc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13847: Assignment to soc_hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13848: Assignment to soc_hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13998: Assignment to soc_hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 13999: Assignment to soc_hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14012: Assignment to soc_hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14080: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14081: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14085: Assignment to soc_hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14086: Assignment to soc_hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14088: Assignment to soc_hdmi_out0_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14118: Assignment to soc_hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14135: Assignment to soc_hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14168: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14170: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14171: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14236: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14237: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14263: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14264: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14290: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14291: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14312: Assignment to soc_hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14401: Assignment to soc_hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14402: Assignment to soc_hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14415: Assignment to soc_hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14483: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14484: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14488: Assignment to soc_hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14489: Assignment to soc_hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14491: Assignment to soc_hdmi_out1_dram_port_litedramnativeport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14521: Assignment to soc_hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14538: Assignment to soc_hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14571: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14573: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14574: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14634: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14635: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14661: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14662: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14688: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14689: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14710: Assignment to soc_hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14735: Result of 28-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14743: Assignment to soc_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14973: Assignment to soc_encoder_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 14974: Assignment to soc_encoder_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15023: Assignment to soc_encoder_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15024: Assignment to soc_encoder_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15050: Assignment to soc_encoder_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15051: Assignment to soc_encoder_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15077: Assignment to soc_encoder_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15078: Assignment to soc_encoder_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15098: Assignment to soc_encoder_output_fifo_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15139: Assignment to soc_encoder_streamer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15140: Assignment to soc_encoder_streamer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15176: Assignment to soc_hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15177: Assignment to soc_hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15181: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15209: Assignment to soc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15210: Assignment to soc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15212: Assignment to soc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15213: Assignment to soc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15214: Assignment to soc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15220: Assignment to soc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15221: Assignment to soc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15224: Assignment to soc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15227: Assignment to soc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15228: Assignment to soc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15230: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15231: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15233: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15234: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15235: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15255: Assignment to soc_encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15256: Assignment to soc_encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15280: Assignment to soc_hdmi2usbsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15290: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15291: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15292: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15293: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15294: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15295: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15296: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15297: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15298: Assignment to soc_hdmi2usbsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15326: Assignment to vns_hdmi2usbsoc_csrbank1_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15327: Assignment to vns_hdmi2usbsoc_csrbank1_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15341: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15342: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15343: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15344: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15345: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15346: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15347: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15348: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15349: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15350: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15351: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15352: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15353: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15354: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15355: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15356: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15357: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15358: Assignment to vns_hdmi2usbsoc_csrbank2_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15359: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15360: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15365: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15367: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15368: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15369: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15370: Assignment to vns_hdmi2usbsoc_csrbank2_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15377: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15378: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15383: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15384: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15385: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15386: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15387: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15388: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15389: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15390: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15391: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15392: Assignment to vns_hdmi2usbsoc_csrbank2_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15393: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15394: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15395: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15396: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15397: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15398: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15399: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15400: Assignment to vns_hdmi2usbsoc_csrbank2_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15435: Assignment to vns_hdmi2usbsoc_csrbank3_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15436: Assignment to vns_hdmi2usbsoc_csrbank3_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15443: Assignment to vns_hdmi2usbsoc_csrbank4_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15444: Assignment to vns_hdmi2usbsoc_csrbank4_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15461: Assignment to vns_hdmi2usbsoc_csrbank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15462: Assignment to vns_hdmi2usbsoc_csrbank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15467: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15468: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15471: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15472: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15473: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15474: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15479: Assignment to soc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15481: Assignment to soc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15483: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15484: Assignment to vns_hdmi2usbsoc_csrbank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15487: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15488: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15489: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15490: Assignment to vns_hdmi2usbsoc_csrbank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15491: Assignment to soc_hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15493: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15494: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15495: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15496: Assignment to vns_hdmi2usbsoc_csrbank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15497: Assignment to soc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15499: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15500: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15501: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15502: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15503: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15504: Assignment to vns_hdmi2usbsoc_csrbank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15507: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15508: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15509: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15510: Assignment to vns_hdmi2usbsoc_csrbank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15511: Assignment to soc_hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15513: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15514: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15515: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15516: Assignment to vns_hdmi2usbsoc_csrbank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15517: Assignment to soc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15519: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15520: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15521: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15522: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15523: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15524: Assignment to vns_hdmi2usbsoc_csrbank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15527: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15528: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15529: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15530: Assignment to vns_hdmi2usbsoc_csrbank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15531: Assignment to soc_hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15533: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15534: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15535: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15536: Assignment to vns_hdmi2usbsoc_csrbank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15537: Assignment to soc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15539: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15540: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15541: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15542: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15543: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15544: Assignment to vns_hdmi2usbsoc_csrbank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15545: Assignment to vns_hdmi2usbsoc_csrbank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15546: Assignment to vns_hdmi2usbsoc_csrbank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15547: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15548: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15549: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15550: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15551: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15552: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15553: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15554: Assignment to vns_hdmi2usbsoc_csrbank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15555: Assignment to soc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15585: Assignment to soc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15586: Assignment to soc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15653: Assignment to vns_hdmi2usbsoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15654: Assignment to vns_hdmi2usbsoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15655: Assignment to vns_hdmi2usbsoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15656: Assignment to vns_hdmi2usbsoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15657: Assignment to vns_hdmi2usbsoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15658: Assignment to vns_hdmi2usbsoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15659: Assignment to vns_hdmi2usbsoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15660: Assignment to vns_hdmi2usbsoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15676: Assignment to vns_hdmi2usbsoc_csrbank7_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15677: Assignment to vns_hdmi2usbsoc_csrbank7_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15682: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15683: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15686: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15687: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15688: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15689: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15694: Assignment to soc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15696: Assignment to soc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15698: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15699: Assignment to vns_hdmi2usbsoc_csrbank7_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15702: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15703: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15704: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15705: Assignment to vns_hdmi2usbsoc_csrbank7_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15706: Assignment to soc_hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15708: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15709: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15710: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15711: Assignment to vns_hdmi2usbsoc_csrbank7_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15712: Assignment to soc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15714: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15715: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15716: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15717: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15718: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15719: Assignment to vns_hdmi2usbsoc_csrbank7_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15722: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15723: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15724: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15725: Assignment to vns_hdmi2usbsoc_csrbank7_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15726: Assignment to soc_hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15728: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15729: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15730: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15731: Assignment to vns_hdmi2usbsoc_csrbank7_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15732: Assignment to soc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15734: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15735: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15736: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15737: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15738: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15739: Assignment to vns_hdmi2usbsoc_csrbank7_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15742: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15743: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15744: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15745: Assignment to vns_hdmi2usbsoc_csrbank7_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15746: Assignment to soc_hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15748: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15749: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15750: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15751: Assignment to vns_hdmi2usbsoc_csrbank7_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15752: Assignment to soc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15754: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15755: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15756: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15757: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15758: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15759: Assignment to vns_hdmi2usbsoc_csrbank7_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15760: Assignment to vns_hdmi2usbsoc_csrbank7_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15761: Assignment to vns_hdmi2usbsoc_csrbank7_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15762: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15763: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15764: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15765: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15766: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15767: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15768: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15769: Assignment to vns_hdmi2usbsoc_csrbank7_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15770: Assignment to soc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15800: Assignment to soc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15801: Assignment to soc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15868: Assignment to vns_hdmi2usbsoc_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15869: Assignment to vns_hdmi2usbsoc_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15870: Assignment to vns_hdmi2usbsoc_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15871: Assignment to vns_hdmi2usbsoc_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15872: Assignment to vns_hdmi2usbsoc_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15873: Assignment to vns_hdmi2usbsoc_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15874: Assignment to vns_hdmi2usbsoc_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15875: Assignment to vns_hdmi2usbsoc_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15883: Assignment to soc_hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15885: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15886: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15887: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15888: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15889: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15890: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15891: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15892: Assignment to vns_hdmi2usbsoc_csrbank9_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15955: Assignment to soc_hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15957: Assignment to soc_hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15959: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15960: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15965: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15966: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15967: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15968: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15973: Assignment to soc_hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15975: Assignment to soc_hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15977: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15978: Assignment to vns_hdmi2usbsoc_csrbank9_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15981: Assignment to vns_hdmi2usbsoc_csrbank9_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 15982: Assignment to vns_hdmi2usbsoc_csrbank9_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16025: Assignment to soc_hdmi_out0_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16050: Assignment to soc_hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16052: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16053: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16054: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16055: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16056: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16057: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16058: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16059: Assignment to vns_hdmi2usbsoc_csrbank10_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16120: Assignment to vns_hdmi2usbsoc_csrbank10_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16121: Assignment to vns_hdmi2usbsoc_csrbank10_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16164: Assignment to soc_hdmi_out1_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16181: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16182: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16183: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16184: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16185: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16186: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16187: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16188: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16189: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16190: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16191: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16192: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16193: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16194: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16195: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16196: Assignment to vns_hdmi2usbsoc_csrbank11_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16197: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16198: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16199: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16200: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16201: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16202: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16203: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16204: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16205: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16206: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16207: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16208: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16209: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16210: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16211: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16212: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16213: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16214: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16215: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16216: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16217: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16218: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16219: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16220: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16221: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16222: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16223: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16224: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16225: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16226: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16227: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16228: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16229: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16230: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16231: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16232: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16233: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16234: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16235: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16236: Assignment to vns_hdmi2usbsoc_csrbank11_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16237: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16238: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16239: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16240: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16241: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16242: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16243: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16244: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16245: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16246: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16247: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16248: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16249: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16250: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16251: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16252: Assignment to vns_hdmi2usbsoc_csrbank11_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16253: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16254: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16255: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16256: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16257: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16258: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16259: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16260: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16261: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16262: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16263: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16264: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16265: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16266: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16267: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16268: Assignment to vns_hdmi2usbsoc_csrbank11_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16316: Assignment to vns_hdmi2usbsoc_csrbank12_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16317: Assignment to vns_hdmi2usbsoc_csrbank12_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16346: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16362: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16363: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16364: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16365: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16366: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16367: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16368: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16369: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16372: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16388: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16389: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16390: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16391: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16392: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16393: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16394: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16395: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16398: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16414: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16415: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16416: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16417: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16418: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16419: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16420: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16421: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16424: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16440: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16441: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16442: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16443: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16444: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16445: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16446: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16447: Assignment to vns_hdmi2usbsoc_csrbank13_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16448: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16450: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16451: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16452: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16453: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16454: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16455: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16456: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16457: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16458: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16459: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16460: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16461: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16462: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16463: Assignment to vns_hdmi2usbsoc_csrbank13_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16540: Assignment to vns_hdmi2usbsoc_csrbank14_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16541: Assignment to vns_hdmi2usbsoc_csrbank14_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16568: Assignment to soc_hdmi2usbsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16570: Assignment to vns_hdmi2usbsoc_csrbank15_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16571: Assignment to vns_hdmi2usbsoc_csrbank15_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16572: Assignment to vns_hdmi2usbsoc_csrbank15_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16573: Assignment to vns_hdmi2usbsoc_csrbank15_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16574: Assignment to vns_hdmi2usbsoc_csrbank15_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16575: Assignment to vns_hdmi2usbsoc_csrbank15_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16576: Assignment to vns_hdmi2usbsoc_csrbank15_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16577: Assignment to vns_hdmi2usbsoc_csrbank15_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16578: Assignment to soc_hdmi2usbsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16579: Assignment to soc_hdmi2usbsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16605: Assignment to vns_hdmi2usbsoc_csrbank16_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16606: Assignment to vns_hdmi2usbsoc_csrbank16_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16607: Assignment to vns_hdmi2usbsoc_csrbank16_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16608: Assignment to vns_hdmi2usbsoc_csrbank16_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16609: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16610: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16662: Assignment to vns_hdmi2usbsoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 16682: Assignment to vns_hdmi2usbsoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18721: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18721: Assignment to vns_xilinxmultiregimpl22 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18735: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18735: Assignment to vns_xilinxmultiregimpl35 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18749: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18749: Assignment to vns_xilinxmultiregimpl48 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18777: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18777: Assignment to vns_xilinxmultiregimpl73 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18791: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18791: Assignment to vns_xilinxmultiregimpl86 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18805: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18805: Assignment to vns_xilinxmultiregimpl99 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 18841: Assignment to soc_encoder_fdct_data_d5 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19007: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19261: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19361: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19461: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19726: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19742: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19751: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19760: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 19205: Assignment to soc_hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20244: Assignment to soc_hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20316: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20416: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20516: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20781: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20797: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20806: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20815: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 20260: Assignment to soc_hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21299: Assignment to soc_hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21560: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21561: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21562: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21569: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21578: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21587: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21310: Assignment to soc_hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22019: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22020: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22021: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22028: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22037: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22046: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 21769: Assignment to soc_hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22271: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22272: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22237: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22323: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22324: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22364: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22561: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 23830: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 22308: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28795: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28798: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28893: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28909: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 28926: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30013: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30027: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30041: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30055: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30069: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30083: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30097: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30111: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30196: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30212: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30228: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30242: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30258: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30274: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30288: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30638: Assignment to soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30652: Assignment to soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30666: Assignment to soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30682: Assignment to soc_hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 30696: Assignment to soc_hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31046: Assignment to soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31060: Assignment to soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31074: Assignment to soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31090: Assignment to soc_hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31104: Assignment to soc_hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31120: Assignment to soc_hdmi_out0_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31136: Assignment to soc_hdmi_out0_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31150: Assignment to soc_hdmi_out0_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31166: Assignment to soc_hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31183: Assignment to soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31491: Assignment to soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31505: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31519: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31523: Assignment to soc_i2c0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31541: Assignment to soc_hdmi_out1_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31557: Assignment to soc_hdmi_out1_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31571: Assignment to soc_hdmi_out1_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31587: Assignment to soc_hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31604: Assignment to soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31866: Assignment to soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31880: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31894: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31898: Assignment to soc_i2c1_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31914: Assignment to soc_encoder_reader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31930: Assignment to soc_encoder_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31944: Assignment to soc_encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31958: Assignment to soc_encoder_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31972: Assignment to soc_encoder_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 31986: Assignment to soc_encoder_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32003: Assignment to soc_encoder_output_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32007: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32024: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 213: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 232: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32034: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32069: Assignment to soc_encoder_streamer_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32079: Size mismatch in connection of port <fx2_data>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 32300: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" Line 6212: Net <soc_encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_encoder_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_encoder_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_encoder_streamer_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_encoder_streamer_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl123_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl124_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl124_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl124_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl124_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl125_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl125_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl125_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl125_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl126_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl126_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl126_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl126_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl127_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl127_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl127_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl127_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl130_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl130_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl130_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl130_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl131_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl131_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl131_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl131_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl132_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl132_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl132_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl132_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl133_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl133_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl133_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl133_regs1>.
    Set property "KEEP = TRUE" for signal <encoder_clk>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "KEEP = TRUE" for signal <usb_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl128_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl128_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl128_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl128_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl129_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl129_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl129_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl129_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out1_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 28673: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 28673: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 28673: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 28673: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 28673: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 28673: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 30164: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 30164: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 30164: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 30164: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 30164: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 30164: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 32006: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 32032: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 32032: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 32032: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 32032: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_hdmi2usb_lm32/gateware/top.v" line 32032: Output port <fdct_fifo_dval_o> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'soc_encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 12x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x131-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x130-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x21-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x21-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x21-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x130-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x27-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x130-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x162-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x18-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x10-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x10-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x10-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x27-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x130-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x162-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x18-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Found 16x130-bit dual-port RAM <Mram_storage_41> for signal <storage_41>.
    Found 4x130-bit dual-port RAM <Mram_storage_42> for signal <storage_42>.
    Found 16x128-bit dual-port RAM <Mram_mem_5> for signal <mem_5>.
    Found 4x10-bit dual-port RAM <Mram_storage_43> for signal <storage_43>.
    Found 4x10-bit dual-port RAM <Mram_storage_44> for signal <storage_44>.
    Found 4x10-bit dual-port RAM <Mram_storage_45> for signal <storage_45>.
    Found 1024x10-bit dual-port RAM <Mram_storage_46> for signal <storage_46>.
    Found 4x10-bit dual-port RAM <Mram_storage_47> for signal <storage_47>.
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Register <soc_hdmi_in1_frame_vsync_r> equivalent to <soc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <soc_hdmi_in1_frame_next_de0> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_de_r> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <memadr_21> equivalent to <memadr_14> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_hdmi_in0_frame_next_de0> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_de_r> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <memadr_58> equivalent to <memadr_44> has been removed
    Register <memadr_56> equivalent to <memadr_44> has been removed
    Register <memadr_54> equivalent to <memadr_44> has been removed
    Register <memadr_52> equivalent to <memadr_44> has been removed
    Register <memadr_50> equivalent to <memadr_44> has been removed
    Register <memadr_48> equivalent to <memadr_44> has been removed
    Register <memadr_46> equivalent to <memadr_44> has been removed
    Register <soc_ethphy_source_valid> equivalent to <soc_ethphy_rx_dv_d> has been removed
    Register <soc_hdmi_in0_frame_vsync_r> equivalent to <soc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_59> equivalent to <memadr_10> has been removed
    Register <memadr_57> equivalent to <memadr_10> has been removed
    Register <memadr_55> equivalent to <memadr_10> has been removed
    Register <memadr_53> equivalent to <memadr_10> has been removed
    Register <memadr_51> equivalent to <memadr_10> has been removed
    Register <memadr_49> equivalent to <memadr_10> has been removed
    Register <memadr_47> equivalent to <memadr_10> has been removed
    Register <memadr_45> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <soc_hdmi_out0_next_s12> equivalent to <soc_hdmi_out0_de_r> has been removed
    Register <soc_hdmi_out1_next_s12> equivalent to <soc_hdmi_out1_de_r> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <soc_encoder_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_encoderbuffer_write_sel>.
    Found 1-bit register for signal <soc_encoderbuffer_read_sel>.
    Found 3-bit register for signal <soc_encoderbuffer_v_write>.
    Found 3-bit register for signal <soc_encoderbuffer_h_read>.
    Found 3-bit register for signal <soc_encoderbuffer_v_read>.
    Found 1-bit register for signal <soc_encoderbuffer_sink_ready>.
    Found 1-bit register for signal <soc_encoderbuffer_source_valid>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d1>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d2>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d3>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d4>.
    Found 1-bit register for signal <soc_encoder_parity_in>.
    Found 1-bit register for signal <soc_encoder_parity_out>.
    Found 2-bit register for signal <soc_encoder_y_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_y_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_y_fifo_level>.
    Found 2-bit register for signal <soc_encoder_cb_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_cb_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_cb_fifo_level>.
    Found 2-bit register for signal <soc_encoder_cr_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_cr_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_cr_fifo_level>.
    Found 1-bit register for signal <soc_encoder_output_fifo_readable>.
    Found 10-bit register for signal <soc_encoder_output_fifo_produce>.
    Found 10-bit register for signal <soc_encoder_output_fifo_consume>.
    Found 11-bit register for signal <soc_encoder_output_fifo_level0>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter0_q>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl130_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl130_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl133_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl133_regs1>.
    Found 1-bit register for signal <soc_ethphy_rx_dv_d>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_q_binary>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_q>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <soc_hdmi_in0_frame_pack_counter>.
    Found 128-bit register for signal <soc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl57_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs1>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs1>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_q_binary>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_q>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <soc_hdmi_in1_frame_pack_counter>.
    Found 128-bit register for signal <soc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl108_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl110_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl110_regs1>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_counter>.
    Found 8-bit register for signal <soc_hdmi_out0_dram_port_rdata_chunk>.
    Found 2-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <soc_hdmi_out0_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out0_de_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <soc_hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out0_r>.
    Found 12-bit register for signal <soc_hdmi_out0_g>.
    Found 12-bit register for signal <soc_hdmi_out0_b>.
    Found 8-bit register for signal <soc_hdmi_out0_source_r>.
    Found 8-bit register for signal <soc_hdmi_out0_source_g>.
    Found 8-bit register for signal <soc_hdmi_out0_source_b>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl114_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl115_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl115_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl117_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl117_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl120_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl120_regs1>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_counter>.
    Found 8-bit register for signal <soc_hdmi_out1_dram_port_rdata_chunk>.
    Found 2-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <soc_hdmi_out1_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out1_de_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <soc_hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out1_r>.
    Found 12-bit register for signal <soc_hdmi_out1_g>.
    Found 12-bit register for signal <soc_hdmi_out1_b>.
    Found 8-bit register for signal <soc_hdmi_out1_source_r>.
    Found 8-bit register for signal <soc_hdmi_out1_source_g>.
    Found 8-bit register for signal <soc_hdmi_out1_source_b>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl123_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl124_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl124_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl126_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl126_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl129_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl129_regs1>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <soc_hdmi2usbsoc_interface_dat_w>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_interface_adr>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_counter>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_value>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_value_status>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_zero_pending>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_hdmi2usbsoc_sdram_timer_count>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_generator_done>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_wdata_ready2>.
    Found 1-bit register for signal <vns_new_master_wdata_ready3>.
    Found 1-bit register for signal <vns_new_master_wdata_ready4>.
    Found 1-bit register for signal <vns_new_master_wdata_ready5>.
    Found 1-bit register for signal <vns_new_master_wdata_ready6>.
    Found 1-bit register for signal <vns_new_master_wdata_ready7>.
    Found 1-bit register for signal <vns_new_master_wdata_ready8>.
    Found 1-bit register for signal <vns_new_master_wdata_ready9>.
    Found 1-bit register for signal <vns_new_master_wdata_ready10>.
    Found 1-bit register for signal <vns_new_master_wdata_ready11>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid15>.
    Found 1-bit register for signal <vns_new_master_rdata_valid16>.
    Found 1-bit register for signal <vns_new_master_rdata_valid17>.
    Found 1-bit register for signal <vns_new_master_rdata_valid18>.
    Found 1-bit register for signal <vns_new_master_rdata_valid19>.
    Found 1-bit register for signal <vns_new_master_rdata_valid20>.
    Found 1-bit register for signal <vns_new_master_rdata_valid21>.
    Found 1-bit register for signal <vns_new_master_rdata_valid22>.
    Found 1-bit register for signal <vns_new_master_rdata_valid23>.
    Found 1-bit register for signal <vns_new_master_rdata_valid24>.
    Found 1-bit register for signal <vns_new_master_rdata_valid25>.
    Found 1-bit register for signal <vns_new_master_rdata_valid26>.
    Found 1-bit register for signal <vns_new_master_rdata_valid27>.
    Found 1-bit register for signal <vns_new_master_rdata_valid28>.
    Found 1-bit register for signal <vns_new_master_rdata_valid29>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <vns_roundrobin0_grant>.
    Found 3-bit register for signal <vns_roundrobin1_grant>.
    Found 3-bit register for signal <vns_roundrobin2_grant>.
    Found 3-bit register for signal <vns_roundrobin3_grant>.
    Found 3-bit register for signal <vns_roundrobin4_grant>.
    Found 3-bit register for signal <vns_roundrobin5_grant>.
    Found 3-bit register for signal <vns_roundrobin6_grant>.
    Found 3-bit register for signal <vns_roundrobin7_grant>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in0_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <vns_edid0_state>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma0_state>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_period_counter>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_gray_decoder_o>.
    Found 6-bit register for signal <soc_hdmi_in0_freq_sampler_i_d>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_sampler_counter>.
    Found 32-bit register for signal <soc_hdmi_in0_freq_sampler_value>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in1_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <vns_edid1_state>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma1_state>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_period_counter>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_gray_decoder_o>.
    Found 6-bit register for signal <soc_hdmi_in1_freq_sampler_i_d>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_sampler_counter>.
    Found 32-bit register for signal <soc_hdmi_in1_freq_sampler_value>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_i>.
    Found 32-bit register for signal <soc_encoder_reader_base>.
    Found 16-bit register for signal <soc_encoder_reader_h>.
    Found 16-bit register for signal <soc_encoder_reader_v>.
    Found 5-bit register for signal <soc_encoder_reader_rsv_level>.
    Found 4-bit register for signal <soc_encoder_reader_fifo_produce>.
    Found 4-bit register for signal <soc_encoder_reader_fifo_consume>.
    Found 5-bit register for signal <soc_encoder_reader_fifo_level>.
    Found 1-bit register for signal <soc_encoder_reader_sink_sink_valid>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter0_q>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_grant>.
    Found 7-bit register for signal <vns_hdmi2usbsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_hdmi2usbsoc_count>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage_full>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface4_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_hpd_en>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_hpd_en>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface8_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank9_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <soc_i2c0_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface10_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank10_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<0>>.
    Found 8-bit register for signal <soc_i2c1_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram2_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface11_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface12_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface13_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface14_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface15_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_load_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_en_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface16_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage_full>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl15_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl22_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl25_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl28_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl35_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl38_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl41_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl48_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl51_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl54_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl54_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl55_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl55_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl56_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs1>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl61_regs0>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl73_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl75_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl76_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl86_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl88_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl89_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl99_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl99_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl101_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl101_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl102_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl104_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl105_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl105_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl106_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl106_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl107_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl111_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl111_regs1>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl112_regs0>.
    Found 6-bit register for signal <vns_xilinxmultiregimpl112_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl113_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl116_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl116_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl118_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl118_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl119_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl119_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl121_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl121_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl122_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl122_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl125_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl125_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl127_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl127_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl128_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl128_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl131_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl131_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter1_q>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl132_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl132_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 8-bit register for signal <memadr_13>.
    Found 8-bit register for signal <memadr_14>.
    Found 9-bit register for signal <memadr_19>.
    Found 8-bit register for signal <memadr_20>.
    Found 9-bit register for signal <memadr_26>.
    Found 2-bit register for signal <memadr_28>.
    Found 4-bit register for signal <memadr_30>.
    Found 1-bit register for signal <memadr_32>.
    Found 18-bit register for signal <memdat_19>.
    Found 2-bit register for signal <memadr_34>.
    Found 4-bit register for signal <memadr_36>.
    Found 1-bit register for signal <memadr_38>.
    Found 18-bit register for signal <memdat_25>.
    Found 2-bit register for signal <memadr_40>.
    Found 10-bit register for signal <soc_encoder_streamer_fifo_asyncfifo_din>.
    Found 2-bit register for signal <memadr_43>.
    Found 9-bit register for signal <memadr_44>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter1_q_binary>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <vns_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <vns_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <vns_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <vns_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4264                                           |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <vns_edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <vns_dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <vns_edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <vns_dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <soc_hdmi_in0_freq_sampler_counter_inc> created at line 13292.
    Found 6-bit subtractor for signal <soc_hdmi_in1_freq_sampler_counter_inc> created at line 13926.
    Found 27-bit subtractor for signal <soc_hdmi_out0_core_dmareader_length[26]_GND_1_o_sub_2435_OUT> created at line 14149.
    Found 27-bit subtractor for signal <soc_hdmi_out1_core_dmareader_length[26]_GND_1_o_sub_2595_OUT> created at line 14552.
    Found 16-bit subtractor for signal <soc_encoder_reader_h_width_storage[15]_GND_1_o_sub_2681_OUT> created at line 14797.
    Found 16-bit subtractor for signal <soc_encoder_reader_v_width_storage[15]_GND_1_o_sub_2683_OUT> created at line 14800.
    Found 3-bit subtractor for signal <soc_encoder_y_fifo_level[2]_GND_1_o_sub_4728_OUT> created at line 18898.
    Found 3-bit subtractor for signal <soc_encoder_cb_fifo_level[2]_GND_1_o_sub_4737_OUT> created at line 18913.
    Found 3-bit subtractor for signal <soc_encoder_cr_fifo_level[2]_GND_1_o_sub_4746_OUT> created at line 18928.
    Found 11-bit subtractor for signal <soc_encoder_output_fifo_level0[10]_GND_1_o_sub_4755_OUT> created at line 18963.
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4823_OUT> created at line 19038.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4868_OUT> created at line 19145.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5232_OUT> created at line 19721.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5233_OUT> created at line 19722.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5238_OUT> created at line 19727.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5239_OUT> created at line 19728.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_5510_OUT> created at line 20041.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_5516_OUT> created at line 20089.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_5522_OUT> created at line 20137.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5875_OUT> created at line 20776.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5876_OUT> created at line 20777.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5881_OUT> created at line 20782.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5882_OUT> created at line 20783.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_6153_OUT> created at line 21096.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_6159_OUT> created at line 21144.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_6165_OUT> created at line 21192.
    Found 3-bit subtractor for signal <soc_hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6197_OUT> created at line 21333.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_6229_OUT> created at line 21418.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_6238_OUT> created at line 21440.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_6248_OUT> created at line 21466.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6257_OUT> created at line 21481.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6266_OUT> created at line 21496.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_6312_OUT> created at line 21553.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_6313_OUT> created at line 21554.
    Found 9-bit subtractor for signal <soc_hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_6314_OUT> created at line 21555.
    Found 3-bit subtractor for signal <soc_hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6610_OUT> created at line 21792.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_6642_OUT> created at line 21877.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_6651_OUT> created at line 21899.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_6661_OUT> created at line 21925.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6670_OUT> created at line 21940.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6679_OUT> created at line 21955.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_6725_OUT> created at line 22012.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_6726_OUT> created at line 22013.
    Found 9-bit subtractor for signal <soc_hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_6727_OUT> created at line 22014.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_7015_OUT> created at line 22230.
    Found 32-bit subtractor for signal <soc_hdmi2usbsoc_value[31]_GND_1_o_sub_7044_OUT> created at line 22346.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_7104_OUT> created at line 22519.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_7113_OUT> created at line 22541.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_7137_OUT> created at line 22588.
    Found 9-bit subtractor for signal <soc_hdmi2usbsoc_sdram_timer_count[8]_GND_1_o_sub_7145_OUT> created at line 22619.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7166_OUT> created at line 22677.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_7170_OUT> created at line 22700.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_7174_OUT> created at line 22715.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_7178_OUT> created at line 22730.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7190_OUT> created at line 22757.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_7194_OUT> created at line 22780.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_7198_OUT> created at line 22795.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_7202_OUT> created at line 22810.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7214_OUT> created at line 22837.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_7218_OUT> created at line 22860.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_7222_OUT> created at line 22875.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_7226_OUT> created at line 22890.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7238_OUT> created at line 22917.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_7242_OUT> created at line 22940.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_7246_OUT> created at line 22955.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_7250_OUT> created at line 22970.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7262_OUT> created at line 22997.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_7266_OUT> created at line 23020.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_7270_OUT> created at line 23035.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_7274_OUT> created at line 23050.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7286_OUT> created at line 23077.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_7290_OUT> created at line 23100.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_7294_OUT> created at line 23115.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_7298_OUT> created at line 23130.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7310_OUT> created at line 23157.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_7314_OUT> created at line 23180.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_7318_OUT> created at line 23195.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_7322_OUT> created at line 23210.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_7334_OUT> created at line 23237.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_7338_OUT> created at line 23260.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_7342_OUT> created at line 23275.
    Found 2-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_7346_OUT> created at line 23290.
    Found 5-bit subtractor for signal <soc_hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_7350_OUT> created at line 23301.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_7353_OUT> created at line 23308.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_twtrcon_count[2]_GND_1_o_sub_7477_OUT> created at line 23862.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_7890_OUT> created at line 25068.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_7901_OUT> created at line 25101.
    Found 24-bit subtractor for signal <soc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7931_OUT> created at line 25345.
    Found 5-bit subtractor for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7942_OUT> created at line 25368.
    Found 24-bit subtractor for signal <soc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7977_OUT> created at line 25608.
    Found 5-bit subtractor for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7988_OUT> created at line 25631.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7996_OUT> created at line 25658.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_8001_OUT> created at line 25666.
    Found 16-bit subtractor for signal <soc_encoder_reader_v[15]_GND_1_o_sub_8009_OUT> created at line 25703.
    Found 5-bit subtractor for signal <soc_encoder_reader_rsv_level[4]_GND_1_o_sub_8015_OUT> created at line 25713.
    Found 5-bit subtractor for signal <soc_encoder_reader_fifo_level[4]_GND_1_o_sub_8024_OUT> created at line 25728.
    Found 20-bit subtractor for signal <vns_hdmi2usbsoc_count[19]_GND_1_o_sub_8027_OUT> created at line 25753.
    Found 2-bit adder for signal <n21657> created at line 10744.
    Found 2-bit adder for signal <soc_hdmi2usbsoc_sdram_tfawcon_count> created at line 10744.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1498_OUT> created at line 10954.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1501_OUT> created at line 10963.
    Found 5-bit adder for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1518_OUT> created at line 11005.
    Found 5-bit adder for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1521_OUT> created at line 11014.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1565_OUT> created at line 11205.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1568_OUT> created at line 11214.
    Found 5-bit adder for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1585_OUT> created at line 11256.
    Found 5-bit adder for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1588_OUT> created at line 11265.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1780_OUT> created at line 12169.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1783_OUT> created at line 12178.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1802_OUT> created at line 12212.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1805_OUT> created at line 12221.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1858_OUT> created at line 12469.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1882_OUT> created at line 12501.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2089_OUT> created at line 13125.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2092_OUT> created at line 13134.
    Found 6-bit adder for signal <soc_hdmi_in0_freq_q_next_binary> created at line 13277.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2287_OUT> created at line 13759.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2290_OUT> created at line 13768.
    Found 6-bit adder for signal <soc_hdmi_in1_freq_q_next_binary> created at line 13911.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2408_OUT> created at line 14052.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2411_OUT> created at line 14061.
    Found 27-bit adder for signal <soc_hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 14082.
    Found 27-bit adder for signal <soc_hdmi_out0_core_dmareader_offset[26]_GND_1_o_add_2433_OUT> created at line 14147.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2568_OUT> created at line 14455.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2571_OUT> created at line 14464.
    Found 27-bit adder for signal <soc_hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 14485.
    Found 27-bit adder for signal <soc_hdmi_out1_core_dmareader_offset[26]_GND_1_o_add_2593_OUT> created at line 14550.
    Found 16-bit adder for signal <soc_encoder_reader_h_next> created at line 14733.
    Found 28-bit adder for signal <soc_encoder_reader_read_address> created at line 14734.
    Found 28-bit adder for signal <n16837> created at line 14735.
    Found 3-bit adder for signal <soc_encoder_cdc_graycounter0_q_binary[2]_GND_1_o_add_2697_OUT> created at line 14851.
    Found 3-bit adder for signal <soc_encoder_cdc_graycounter1_q_binary[2]_GND_1_o_add_2700_OUT> created at line 14860.
    Found 11-bit adder for signal <soc_encoder_output_fifo_level1> created at line 15109.
    Found 3-bit adder for signal <soc_encoder_streamer_fifo_graycounter0_q_binary[2]_GND_1_o_add_2781_OUT> created at line 15155.
    Found 3-bit adder for signal <soc_encoder_streamer_fifo_graycounter1_q_binary[2]_GND_1_o_add_2784_OUT> created at line 15164.
    Found 3-bit adder for signal <soc_encoderbuffer_v_write[2]_GND_1_o_add_4711_OUT> created at line 18854.
    Found 3-bit adder for signal <soc_encoderbuffer_h_read[2]_GND_1_o_add_4714_OUT> created at line 18861.
    Found 3-bit adder for signal <soc_encoderbuffer_v_read[2]_GND_1_o_add_4717_OUT> created at line 18868.
    Found 2-bit adder for signal <soc_encoder_y_fifo_produce[1]_GND_1_o_add_4721_OUT> created at line 18887.
    Found 2-bit adder for signal <soc_encoder_y_fifo_consume[1]_GND_1_o_add_4723_OUT> created at line 18890.
    Found 3-bit adder for signal <soc_encoder_y_fifo_level[2]_GND_1_o_add_4725_OUT> created at line 18894.
    Found 2-bit adder for signal <soc_encoder_cb_fifo_produce[1]_GND_1_o_add_4730_OUT> created at line 18902.
    Found 2-bit adder for signal <soc_encoder_cb_fifo_consume[1]_GND_1_o_add_4732_OUT> created at line 18905.
    Found 3-bit adder for signal <soc_encoder_cb_fifo_level[2]_GND_1_o_add_4734_OUT> created at line 18909.
    Found 2-bit adder for signal <soc_encoder_cr_fifo_produce[1]_GND_1_o_add_4739_OUT> created at line 18917.
    Found 2-bit adder for signal <soc_encoder_cr_fifo_consume[1]_GND_1_o_add_4741_OUT> created at line 18920.
    Found 3-bit adder for signal <soc_encoder_cr_fifo_level[2]_GND_1_o_add_4743_OUT> created at line 18924.
    Found 10-bit adder for signal <soc_encoder_output_fifo_produce[9]_GND_1_o_add_4748_OUT> created at line 18952.
    Found 10-bit adder for signal <soc_encoder_output_fifo_consume[9]_GND_1_o_add_4750_OUT> created at line 18955.
    Found 11-bit adder for signal <soc_encoder_output_fifo_level0[10]_GND_1_o_add_4752_OUT> created at line 18959.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4813_OUT> created at line 19022.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4817_OUT> created at line 19029.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4820_OUT> created at line 19034.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_4829_OUT> created at line 19061.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4861_OUT> created at line 19129.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4864_OUT> created at line 19137.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_4872_OUT> created at line 19159.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_4875_OUT> created at line 19176.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4956_OUT> created at line 19255.
    Found 2-bit adder for signal <n21787[1:0]> created at line 19263.
    Found 3-bit adder for signal <n21790[2:0]> created at line 19263.
    Found 25-bit adder for signal <n21807> created at line 19266.
    Found 24-bit adder for signal <soc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4973_OUT> created at line 19273.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_5037_OUT> created at line 19355.
    Found 2-bit adder for signal <n21814[1:0]> created at line 19363.
    Found 3-bit adder for signal <n21817[2:0]> created at line 19363.
    Found 25-bit adder for signal <n21834> created at line 19366.
    Found 24-bit adder for signal <soc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_5054_OUT> created at line 19373.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_5118_OUT> created at line 19455.
    Found 2-bit adder for signal <n21841[1:0]> created at line 19463.
    Found 3-bit adder for signal <n21844[2:0]> created at line 19463.
    Found 25-bit adder for signal <n21861> created at line 19466.
    Found 24-bit adder for signal <soc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_5135_OUT> created at line 19473.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_5147_OUT> created at line 19517.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_5148_OUT> created at line 19519.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_5150_OUT> created at line 19521.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_5151_OUT> created at line 19523.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_5153_OUT> created at line 19525.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_5154_OUT> created at line 19527.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_5159_OUT> created at line 19542.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_5163_OUT> created at line 19558.
    Found 3-bit adder for signal <soc_hdmi_in0_frame_pack_counter[2]_GND_1_o_add_5178_OUT> created at line 19623.
    Found 18-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_5187_OUT> created at line 19725.
    Found 17-bit adder for signal <n18165> created at line 19726.
    Found 11-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_5244_OUT> created at line 19733.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5245_OUT> created at line 19734.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5246_OUT> created at line 19735.
    Found 9-bit adder for signal <n20879> created at line 19801.
    Found 9-bit adder for signal <n20880> created at line 19802.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_5511_OUT> created at line 20044.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_5517_OUT> created at line 20092.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_5523_OUT> created at line 20140.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5599_OUT> created at line 20310.
    Found 2-bit adder for signal <n21910[1:0]> created at line 20318.
    Found 3-bit adder for signal <n21913[2:0]> created at line 20318.
    Found 25-bit adder for signal <n21930> created at line 20321.
    Found 24-bit adder for signal <soc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5616_OUT> created at line 20328.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5680_OUT> created at line 20410.
    Found 2-bit adder for signal <n21937[1:0]> created at line 20418.
    Found 3-bit adder for signal <n21940[2:0]> created at line 20418.
    Found 25-bit adder for signal <n21957> created at line 20421.
    Found 24-bit adder for signal <soc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5697_OUT> created at line 20428.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5761_OUT> created at line 20510.
    Found 2-bit adder for signal <n21964[1:0]> created at line 20518.
    Found 3-bit adder for signal <n21967[2:0]> created at line 20518.
    Found 25-bit adder for signal <n21984> created at line 20521.
    Found 24-bit adder for signal <soc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5778_OUT> created at line 20528.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5790_OUT> created at line 20572.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5791_OUT> created at line 20574.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5793_OUT> created at line 20576.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5794_OUT> created at line 20578.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5796_OUT> created at line 20580.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5797_OUT> created at line 20582.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5802_OUT> created at line 20597.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5806_OUT> created at line 20613.
    Found 3-bit adder for signal <soc_hdmi_in1_frame_pack_counter[2]_GND_1_o_add_5821_OUT> created at line 20678.
    Found 18-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5830_OUT> created at line 20780.
    Found 17-bit adder for signal <n18473> created at line 20781.
    Found 11-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5887_OUT> created at line 20788.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5888_OUT> created at line 20789.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5889_OUT> created at line 20790.
    Found 9-bit adder for signal <n20941> created at line 20856.
    Found 9-bit adder for signal <n20942> created at line 20857.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_6154_OUT> created at line 21099.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_6160_OUT> created at line 21147.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_6166_OUT> created at line 21195.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_counter[2]_GND_1_o_add_6187_OUT> created at line 21316.
    Found 2-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6190_OUT> created at line 21322.
    Found 2-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6192_OUT> created at line 21325.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_add_6194_OUT> created at line 21329.
    Found 3-bit adder for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6200_OUT> created at line 21350.
    Found 32-bit adder for signal <soc_hdmi_out0_core_underflow_counter[31]_GND_1_o_add_6203_OUT> created at line 21358.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_6207_OUT> created at line 21376.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_6214_OUT> created at line 21395.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_6226_OUT> created at line 21414.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_6231_OUT> created at line 21429.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_6233_OUT> created at line 21432.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_6235_OUT> created at line 21436.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_6241_OUT> created at line 21455.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_6243_OUT> created at line 21458.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_6245_OUT> created at line 21462.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6250_OUT> created at line 21470.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6252_OUT> created at line 21473.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_6254_OUT> created at line 21477.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6259_OUT> created at line 21485.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6261_OUT> created at line 21488.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_6263_OUT> created at line 21492.
    Found 14-bit adder for signal <n18741> created at line 21560.
    Found 14-bit adder for signal <n22077> created at line 21561.
    Found 14-bit adder for signal <n18743> created at line 21561.
    Found 14-bit adder for signal <n18744> created at line 21562.
    Found 2-bit adder for signal <n22085[1:0]> created at line 21609.
    Found 3-bit adder for signal <n22088[2:0]> created at line 21609.
    Found 4-bit adder for signal <n22107> created at line 21620.
    Found 4-bit adder for signal <n22110> created at line 21620.
    Found 4-bit adder for signal <n22113> created at line 21620.
    Found 4-bit adder for signal <n22116> created at line 21620.
    Found 4-bit adder for signal <n22119> created at line 21620.
    Found 4-bit adder for signal <n22122> created at line 21620.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6346_OUT> created at line 21620.
    Found 2-bit adder for signal <n22127[1:0]> created at line 21621.
    Found 3-bit adder for signal <n22130[2:0]> created at line 21621.
    Found 2-bit adder for signal <n22163[1:0]> created at line 21657.
    Found 3-bit adder for signal <n22166[2:0]> created at line 21657.
    Found 4-bit adder for signal <n22185> created at line 21668.
    Found 4-bit adder for signal <n22188> created at line 21668.
    Found 4-bit adder for signal <n22191> created at line 21668.
    Found 4-bit adder for signal <n22194> created at line 21668.
    Found 4-bit adder for signal <n22197> created at line 21668.
    Found 4-bit adder for signal <n22200> created at line 21668.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6403_OUT> created at line 21668.
    Found 2-bit adder for signal <n22205[1:0]> created at line 21669.
    Found 3-bit adder for signal <n22208[2:0]> created at line 21669.
    Found 2-bit adder for signal <n22241[1:0]> created at line 21705.
    Found 3-bit adder for signal <n22244[2:0]> created at line 21705.
    Found 4-bit adder for signal <n22263> created at line 21716.
    Found 4-bit adder for signal <n22266> created at line 21716.
    Found 4-bit adder for signal <n22269> created at line 21716.
    Found 4-bit adder for signal <n22272> created at line 21716.
    Found 4-bit adder for signal <n22275> created at line 21716.
    Found 4-bit adder for signal <n22278> created at line 21716.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6460_OUT> created at line 21716.
    Found 2-bit adder for signal <n22283[1:0]> created at line 21717.
    Found 3-bit adder for signal <n22286[2:0]> created at line 21717.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_counter[2]_GND_1_o_add_6600_OUT> created at line 21775.
    Found 2-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6603_OUT> created at line 21781.
    Found 2-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6605_OUT> created at line 21784.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_add_6607_OUT> created at line 21788.
    Found 3-bit adder for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6613_OUT> created at line 21809.
    Found 32-bit adder for signal <soc_hdmi_out1_core_underflow_counter[31]_GND_1_o_add_6616_OUT> created at line 21817.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_6620_OUT> created at line 21835.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_6627_OUT> created at line 21854.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_6639_OUT> created at line 21873.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_6644_OUT> created at line 21888.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_6646_OUT> created at line 21891.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_6648_OUT> created at line 21895.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_6654_OUT> created at line 21914.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_6656_OUT> created at line 21917.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_6658_OUT> created at line 21921.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6663_OUT> created at line 21929.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6665_OUT> created at line 21932.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_6667_OUT> created at line 21936.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6672_OUT> created at line 21944.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6674_OUT> created at line 21947.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_6676_OUT> created at line 21951.
    Found 14-bit adder for signal <n19005> created at line 22019.
    Found 14-bit adder for signal <n22365> created at line 22020.
    Found 14-bit adder for signal <n19007> created at line 22020.
    Found 14-bit adder for signal <n19008> created at line 22021.
    Found 2-bit adder for signal <n22373[1:0]> created at line 22068.
    Found 3-bit adder for signal <n22376[2:0]> created at line 22068.
    Found 4-bit adder for signal <n22395> created at line 22079.
    Found 4-bit adder for signal <n22398> created at line 22079.
    Found 4-bit adder for signal <n22401> created at line 22079.
    Found 4-bit adder for signal <n22404> created at line 22079.
    Found 4-bit adder for signal <n22407> created at line 22079.
    Found 4-bit adder for signal <n22410> created at line 22079.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6759_OUT> created at line 22079.
    Found 2-bit adder for signal <n22415[1:0]> created at line 22080.
    Found 3-bit adder for signal <n22418[2:0]> created at line 22080.
    Found 2-bit adder for signal <n22451[1:0]> created at line 22116.
    Found 3-bit adder for signal <n22454[2:0]> created at line 22116.
    Found 4-bit adder for signal <n22473> created at line 22127.
    Found 4-bit adder for signal <n22476> created at line 22127.
    Found 4-bit adder for signal <n22479> created at line 22127.
    Found 4-bit adder for signal <n22482> created at line 22127.
    Found 4-bit adder for signal <n22485> created at line 22127.
    Found 4-bit adder for signal <n22488> created at line 22127.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6816_OUT> created at line 22127.
    Found 2-bit adder for signal <n22493[1:0]> created at line 22128.
    Found 3-bit adder for signal <n22496[2:0]> created at line 22128.
    Found 2-bit adder for signal <n22529[1:0]> created at line 22164.
    Found 3-bit adder for signal <n22532[2:0]> created at line 22164.
    Found 4-bit adder for signal <n22551> created at line 22175.
    Found 4-bit adder for signal <n22554> created at line 22175.
    Found 4-bit adder for signal <n22557> created at line 22175.
    Found 4-bit adder for signal <n22560> created at line 22175.
    Found 4-bit adder for signal <n22563> created at line 22175.
    Found 4-bit adder for signal <n22566> created at line 22175.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6873_OUT> created at line 22175.
    Found 2-bit adder for signal <n22571[1:0]> created at line 22176.
    Found 3-bit adder for signal <n22574[2:0]> created at line 22176.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_7020_OUT<0>> created at line 22241.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_7021_OUT<0>> created at line 22243.
    Found 32-bit adder for signal <soc_hdmi2usbsoc_ctrl_bus_errors[31]_GND_1_o_add_7032_OUT> created at line 22311.
    Found 2-bit adder for signal <soc_hdmi2usbsoc_counter[1]_GND_1_o_add_7039_OUT> created at line 22336.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_7048_OUT> created at line 22362.
    Found 4-bit adder for signal <n22616> created at line 22369.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_7055_OUT> created at line 22383.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_7069_OUT> created at line 22434.
    Found 33-bit adder for signal <n22622> created at line 22450.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_7081_OUT> created at line 22463.
    Found 33-bit adder for signal <n22626> created at line 22482.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_7097_OUT> created at line 22508.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_7099_OUT> created at line 22511.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_7101_OUT> created at line 22515.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_7106_OUT> created at line 22530.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_7108_OUT> created at line 22533.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_7110_OUT> created at line 22537.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_7118_OUT> created at line 22553.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_7131_OUT> created at line 22579.
    Found 6-bit adder for signal <soc_hdmi2usbsoc_sdram_generator_counter[5]_GND_1_o_add_7153_OUT> created at line 22649.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7159_OUT> created at line 22666.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7161_OUT> created at line 22669.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_7163_OUT> created at line 22673.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7183_OUT> created at line 22746.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7185_OUT> created at line 22749.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_7187_OUT> created at line 22753.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7207_OUT> created at line 22826.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7209_OUT> created at line 22829.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_7211_OUT> created at line 22833.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7231_OUT> created at line 22906.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7233_OUT> created at line 22909.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_7235_OUT> created at line 22913.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7255_OUT> created at line 22986.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7257_OUT> created at line 22989.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_7259_OUT> created at line 22993.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7279_OUT> created at line 23066.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7281_OUT> created at line 23069.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_7283_OUT> created at line 23073.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7303_OUT> created at line 23146.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7305_OUT> created at line 23149.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_7307_OUT> created at line 23153.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_7327_OUT> created at line 23226.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_7329_OUT> created at line 23229.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_7331_OUT> created at line 23233.
    Found 1-bit adder for signal <soc_hdmi2usbsoc_sdram_trrdcon_count_GND_1_o_add_7471_OUT<0>> created at line 23823.
    Found 25-bit adder for signal <n22698> created at line 23873.
    Found 24-bit adder for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_7481_OUT> created at line 23882.
    Found 24-bit adder for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_7483_OUT> created at line 23885.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_7877_OUT> created at line 25035.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_7879_OUT> created at line 25038.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_7881_OUT> created at line 25050.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_7884_OUT<0>> created at line 25054.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_7885_OUT<0>> created at line 25057.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_7886_OUT<0>> created at line 25060.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_7887_OUT> created at line 25064.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_7896_OUT<0>> created at line 25090.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_7897_OUT<0>> created at line 25093.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_7898_OUT> created at line 25097.
    Found 7-bit adder for signal <n22725> created at line 25123.
    Found 4-bit adder for signal <soc_hdmi_in0_edid_counter[3]_GND_1_o_add_7906_OUT> created at line 25137.
    Found 8-bit adder for signal <soc_hdmi_in0_edid_offset_counter[7]_GND_1_o_add_7911_OUT> created at line 25148.
    Found 24-bit adder for signal <soc_hdmi_in0_dma_current_address[23]_GND_1_o_add_7929_OUT> created at line 25344.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7935_OUT> created at line 25357.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7937_OUT> created at line 25360.
    Found 5-bit adder for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7939_OUT> created at line 25364.
    Found 32-bit adder for signal <soc_hdmi_in0_freq_period_counter[31]_GND_1_o_add_7944_OUT> created at line 25375.
    Found 32-bit adder for signal <soc_hdmi_in0_freq_sampler_counter[31]_GND_1_o_add_7946_OUT> created at line 25383.
    Found 7-bit adder for signal <n22744> created at line 25386.
    Found 4-bit adder for signal <soc_hdmi_in1_edid_counter[3]_GND_1_o_add_7952_OUT> created at line 25400.
    Found 8-bit adder for signal <soc_hdmi_in1_edid_offset_counter[7]_GND_1_o_add_7957_OUT> created at line 25411.
    Found 24-bit adder for signal <soc_hdmi_in1_dma_current_address[23]_GND_1_o_add_7975_OUT> created at line 25607.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7981_OUT> created at line 25620.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7983_OUT> created at line 25623.
    Found 5-bit adder for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7985_OUT> created at line 25627.
    Found 32-bit adder for signal <soc_hdmi_in1_freq_period_counter[31]_GND_1_o_add_7990_OUT> created at line 25638.
    Found 32-bit adder for signal <soc_hdmi_in1_freq_sampler_counter[31]_GND_1_o_add_7992_OUT> created at line 25646.
    Found 16-bit adder for signal <soc_encoder_reader_v[15]_GND_1_o_add_8007_OUT> created at line 25700.
    Found 5-bit adder for signal <soc_encoder_reader_rsv_level[4]_GND_1_o_add_8012_OUT> created at line 25709.
    Found 4-bit adder for signal <soc_encoder_reader_fifo_produce[3]_GND_1_o_add_8017_OUT> created at line 25717.
    Found 4-bit adder for signal <soc_encoder_reader_fifo_consume[3]_GND_1_o_add_8019_OUT> created at line 25720.
    Found 5-bit adder for signal <soc_encoder_reader_fifo_level[4]_GND_1_o_add_8021_OUT> created at line 25724.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_8870_OUT> created at line 28630.
    Found 4-bit adder for signal <_n28722> created at line 21717.
    Found 4-bit adder for signal <_n28723> created at line 21717.
    Found 4-bit adder for signal <_n28724> created at line 21717.
    Found 4-bit adder for signal <_n28725> created at line 21717.
    Found 4-bit adder for signal <BUS_0258_GND_1_o_add_6467_OUT> created at line 21717.
    Found 4-bit adder for signal <_n28728> created at line 20518.
    Found 4-bit adder for signal <_n28729> created at line 20518.
    Found 4-bit adder for signal <_n28730> created at line 20518.
    Found 4-bit adder for signal <_n28731> created at line 20518.
    Found 4-bit adder for signal <BUS_0139_GND_1_o_add_5773_OUT> created at line 20518.
    Found 4-bit adder for signal <_n28733> created at line 21657.
    Found 4-bit adder for signal <_n28734> created at line 21657.
    Found 4-bit adder for signal <_n28735> created at line 21657.
    Found 4-bit adder for signal <_n28736> created at line 21657.
    Found 4-bit adder for signal <BUS_0218_GND_1_o_add_6388_OUT> created at line 21657.
    Found 4-bit adder for signal <_n28738> created at line 21669.
    Found 4-bit adder for signal <_n28739> created at line 21669.
    Found 4-bit adder for signal <_n28740> created at line 21669.
    Found 4-bit adder for signal <_n28741> created at line 21669.
    Found 4-bit adder for signal <BUS_0232_GND_1_o_add_6410_OUT> created at line 21669.
    Found 4-bit adder for signal <_n28744> created at line 22164.
    Found 4-bit adder for signal <_n28745> created at line 22164.
    Found 4-bit adder for signal <_n28746> created at line 22164.
    Found 4-bit adder for signal <_n28747> created at line 22164.
    Found 4-bit adder for signal <BUS_0347_GND_1_o_add_6858_OUT> created at line 22164.
    Found 4-bit adder for signal <_n28767> created at line 21609.
    Found 4-bit adder for signal <_n28768> created at line 21609.
    Found 4-bit adder for signal <_n28769> created at line 21609.
    Found 4-bit adder for signal <_n28770> created at line 21609.
    Found 4-bit adder for signal <BUS_0192_GND_1_o_add_6331_OUT> created at line 21609.
    Found 4-bit adder for signal <_n28772> created at line 22068.
    Found 4-bit adder for signal <_n28773> created at line 22068.
    Found 4-bit adder for signal <_n28774> created at line 22068.
    Found 4-bit adder for signal <_n28775> created at line 22068.
    Found 4-bit adder for signal <BUS_0295_GND_1_o_add_6744_OUT> created at line 22068.
    Found 4-bit adder for signal <_n28793> created at line 20318.
    Found 4-bit adder for signal <_n28794> created at line 20318.
    Found 4-bit adder for signal <_n28795> created at line 20318.
    Found 4-bit adder for signal <_n28796> created at line 20318.
    Found 4-bit adder for signal <BUS_0119_GND_1_o_add_5611_OUT> created at line 20318.
    Found 4-bit adder for signal <_n28800> created at line 19263.
    Found 4-bit adder for signal <_n28801> created at line 19263.
    Found 4-bit adder for signal <_n28802> created at line 19263.
    Found 4-bit adder for signal <_n28803> created at line 19263.
    Found 4-bit adder for signal <BUS_0070_GND_1_o_add_4968_OUT> created at line 19263.
    Found 4-bit adder for signal <_n28805> created at line 19363.
    Found 4-bit adder for signal <_n28806> created at line 19363.
    Found 4-bit adder for signal <_n28807> created at line 19363.
    Found 4-bit adder for signal <_n28808> created at line 19363.
    Found 4-bit adder for signal <BUS_0080_GND_1_o_add_5049_OUT> created at line 19363.
    Found 4-bit adder for signal <_n28811> created at line 20418.
    Found 4-bit adder for signal <_n28812> created at line 20418.
    Found 4-bit adder for signal <_n28813> created at line 20418.
    Found 4-bit adder for signal <_n28814> created at line 20418.
    Found 4-bit adder for signal <BUS_0129_GND_1_o_add_5692_OUT> created at line 20418.
    Found 4-bit adder for signal <_n28816> created at line 21705.
    Found 4-bit adder for signal <_n28817> created at line 21705.
    Found 4-bit adder for signal <_n28818> created at line 21705.
    Found 4-bit adder for signal <_n28819> created at line 21705.
    Found 4-bit adder for signal <BUS_0244_GND_1_o_add_6445_OUT> created at line 21705.
    Found 4-bit adder for signal <_n28821> created at line 21621.
    Found 4-bit adder for signal <_n28822> created at line 21621.
    Found 4-bit adder for signal <_n28823> created at line 21621.
    Found 4-bit adder for signal <_n28824> created at line 21621.
    Found 4-bit adder for signal <BUS_0206_GND_1_o_add_6353_OUT> created at line 21621.
    Found 6-bit subtractor for signal <_n28826> created at line 21635.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6360_OUT> created at line 21635.
    Found 6-bit subtractor for signal <_n28828> created at line 21650.
    Found 6-bit subtractor for signal <_n28829> created at line 21650.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6378_OUT> created at line 21650.
    Found 6-bit subtractor for signal <_n28831> created at line 21638.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6363_OUT> created at line 21638.
    Found 6-bit subtractor for signal <_n28833> created at line 21645.
    Found 6-bit adder for signal <_n28834> created at line 21645.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6375_OUT> created at line 21645.
    Found 6-bit subtractor for signal <_n28836> created at line 21731.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6474_OUT> created at line 21731.
    Found 6-bit subtractor for signal <_n28838> created at line 21734.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6477_OUT> created at line 21734.
    Found 6-bit subtractor for signal <_n28840> created at line 21746.
    Found 6-bit subtractor for signal <_n28841> created at line 21746.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6492_OUT> created at line 21746.
    Found 6-bit subtractor for signal <_n28843> created at line 21741.
    Found 6-bit adder for signal <_n28844> created at line 21741.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6489_OUT> created at line 21741.
    Found 4-bit adder for signal <_n28849> created at line 19463.
    Found 4-bit adder for signal <_n28850> created at line 19463.
    Found 4-bit adder for signal <_n28851> created at line 19463.
    Found 4-bit adder for signal <_n28852> created at line 19463.
    Found 4-bit adder for signal <BUS_0090_GND_1_o_add_5130_OUT> created at line 19463.
    Found 6-bit subtractor for signal <_n28858> created at line 22157.
    Found 6-bit subtractor for signal <_n28859> created at line 22157.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6848_OUT> created at line 22157.
    Found 4-bit adder for signal <_n28862> created at line 22128.
    Found 4-bit adder for signal <_n28863> created at line 22128.
    Found 4-bit adder for signal <_n28864> created at line 22128.
    Found 4-bit adder for signal <_n28865> created at line 22128.
    Found 4-bit adder for signal <BUS_0335_GND_1_o_add_6823_OUT> created at line 22128.
    Found 6-bit subtractor for signal <_n28871> created at line 22109.
    Found 6-bit subtractor for signal <_n28872> created at line 22109.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6791_OUT> created at line 22109.
    Found 6-bit subtractor for signal <_n28874> created at line 22104.
    Found 6-bit adder for signal <_n28875> created at line 22104.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6788_OUT> created at line 22104.
    Found 4-bit adder for signal <_n28877> created at line 22176.
    Found 4-bit adder for signal <_n28878> created at line 22176.
    Found 4-bit adder for signal <_n28879> created at line 22176.
    Found 4-bit adder for signal <_n28880> created at line 22176.
    Found 4-bit adder for signal <BUS_0361_GND_1_o_add_6880_OUT> created at line 22176.
    Found 6-bit subtractor for signal <_n28882> created at line 22145.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6833_OUT> created at line 22145.
    Found 4-bit adder for signal <_n28884> created at line 22080.
    Found 4-bit adder for signal <_n28885> created at line 22080.
    Found 4-bit adder for signal <_n28886> created at line 22080.
    Found 4-bit adder for signal <_n28887> created at line 22080.
    Found 4-bit adder for signal <BUS_0309_GND_1_o_add_6766_OUT> created at line 22080.
    Found 6-bit subtractor for signal <_n28889> created at line 21698.
    Found 6-bit subtractor for signal <_n28890> created at line 21698.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6435_OUT> created at line 21698.
    Found 6-bit subtractor for signal <_n28892> created at line 21693.
    Found 6-bit adder for signal <_n28893> created at line 21693.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6432_OUT> created at line 21693.
    Found 6-bit subtractor for signal <_n28895> created at line 21683.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6417_OUT> created at line 21683.
    Found 6-bit subtractor for signal <_n28897> created at line 21686.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6420_OUT> created at line 21686.
    Found 4-bit adder for signal <_n28899> created at line 22116.
    Found 4-bit adder for signal <_n28900> created at line 22116.
    Found 4-bit adder for signal <_n28901> created at line 22116.
    Found 4-bit adder for signal <_n28902> created at line 22116.
    Found 4-bit adder for signal <BUS_0321_GND_1_o_add_6801_OUT> created at line 22116.
    Found 6-bit subtractor for signal <_n28904> created at line 22094.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6773_OUT> created at line 22094.
    Found 6-bit subtractor for signal <_n28906> created at line 22097.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6776_OUT> created at line 22097.
    Found 6-bit subtractor for signal <_n28908> created at line 22142.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6830_OUT> created at line 22142.
    Found 6-bit subtractor for signal <_n28910> created at line 22152.
    Found 6-bit adder for signal <_n28911> created at line 22152.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6845_OUT> created at line 22152.
    Found 6-bit subtractor for signal <_n28913> created at line 22190.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6887_OUT> created at line 22190.
    Found 6-bit subtractor for signal <_n28915> created at line 22205.
    Found 6-bit subtractor for signal <_n28916> created at line 22205.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6905_OUT> created at line 22205.
    Found 6-bit subtractor for signal <_n28918> created at line 22193.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6890_OUT> created at line 22193.
    Found 6-bit subtractor for signal <_n28920> created at line 22200.
    Found 6-bit adder for signal <_n28921> created at line 22200.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6902_OUT> created at line 22200.
    Found 16x16-bit multiplier for signal <n17874> created at line 14734.
    Found 20-bit shifter logical right for signal <n18053> created at line 19261
    Found 20-bit shifter logical right for signal <n18085> created at line 19361
    Found 20-bit shifter logical right for signal <n18117> created at line 19461
    Found 9x7-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5185_OUT> created at line 19723.
    Found 9x5-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5186_OUT> created at line 19724.
    Found 12x9-bit multiplier for signal <n18168> created at line 19730.
    Found 12x9-bit multiplier for signal <n18169> created at line 19731.
    Found 20-bit shifter logical right for signal <n18361> created at line 20316
    Found 20-bit shifter logical right for signal <n18393> created at line 20416
    Found 20-bit shifter logical right for signal <n18425> created at line 20516
    Found 9x7-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5828_OUT> created at line 20778.
    Found 9x5-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5829_OUT> created at line 20779.
    Found 12x9-bit multiplier for signal <n18476> created at line 20785.
    Found 12x9-bit multiplier for signal <n18477> created at line 20786.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_6280_OUT> created at line 21556.
    Found 9x5-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_6281_OUT> created at line 21557.
    Found 9x6-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_6282_OUT> created at line 21558.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_6283_OUT> created at line 21559.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6693_OUT> created at line 22015.
    Found 9x5-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6694_OUT> created at line 22016.
    Found 9x6-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6695_OUT> created at line 22017.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6696_OUT> created at line 22018.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1687_OUT>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed3>
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16-bit 8-to-1 multiplexer for signal <soc_hdmi_out0_dram_port_rdata_converter_converter_source_payload_data> created at line 11151.
    Found 16-bit 8-to-1 multiplexer for signal <soc_hdmi_out1_dram_port_rdata_converter_converter_source_payload_data> created at line 11402.
    Found 32-bit 4-to-1 multiplexer for signal <soc_hdmi2usbsoc_interface0_wb_sdram_dat_r> created at line 11448.
    Found 1-bit 3-to-1 multiplexer for signal <soc_hdmi2usbsoc_ack> created at line 11547.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_1709_OUT> created at line 11817.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 12087.
    Found 16-bit 8-to-1 multiplexer for signal <soc_encoderbuffer_source_payload_data> created at line 14880.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed0> created at line 16758.
    Found 14-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed1> created at line 16787.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed3> created at line 16845.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed4> created at line 16874.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed0> created at line 16932.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed1> created at line 16961.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed2> created at line 16990.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed6> created at line 17019.
    Found 14-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed7> created at line 17048.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed9> created at line 17106.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed10> created at line 17135.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed3> created at line 17193.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed4> created at line 17222.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed5> created at line 17251.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed12> created at line 17280.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed14> created at line 17326.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed15> created at line 17349.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed17> created at line 17395.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed18> created at line 17418.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed20> created at line 17464.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed21> created at line 17487.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed23> created at line 17533.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed24> created at line 17556.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed26> created at line 17602.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed27> created at line 17625.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed29> created at line 17671.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed30> created at line 17694.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed32> created at line 17740.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed33> created at line 17763.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed35> created at line 17809.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed8> created at line 18218.
    Found 14-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed9> created at line 18235.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed10> created at line 18252.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed11> created at line 18269.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed12> created at line 18286.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed13> created at line 18303.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed15> created at line 18337.
    Found 14-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed16> created at line 18354.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed17> created at line 18371.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed18> created at line 18388.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed19> created at line 18405.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed20> created at line 18422.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed21> created at line 18439.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4832_OUT> created at line 19079.
    Found 8-bit 12-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_8029_OUT> created at line 25760.
    Found 8-bit 12-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_8031_OUT> created at line 25805.
    Found 8-bit 31-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_8033_OUT> created at line 25867.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface3_bank_bus_adr[1]_GND_1_o_wide_mux_8035_OUT> created at line 25981.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface6_bank_bus_adr[1]_vns_hdmi2usbsoc_csrbank6_value0_w[7]_wide_mux_8051_OUT> created at line 26301.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface8_bank_bus_adr[1]_vns_hdmi2usbsoc_csrbank8_value0_w[7]_wide_mux_8063_OUT> created at line 26601.
    Found 8-bit 53-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface9_bank_bus_adr[5]_GND_1_o_wide_mux_8065_OUT> created at line 26618.
    Found 8-bit 41-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface10_bank_bus_adr[5]_GND_1_o_wide_mux_8087_OUT> created at line 26905.
    Found 8-bit 8-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface12_bank_bus_adr[2]_GND_1_o_wide_mux_8110_OUT> created at line 27266.
    Found 8-bit 63-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface13_bank_bus_adr[5]_GND_1_o_wide_mux_8118_OUT> created at line 27322.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface14_bank_bus_adr[1]_GND_1_o_wide_mux_8129_OUT> created at line 27626.
    Found 8-bit 21-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface15_bank_bus_adr[4]_GND_1_o_wide_mux_8132_OUT> created at line 27648.
    Found 8-bit 7-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface16_bank_bus_adr[2]_GND_1_o_wide_mux_8134_OUT> created at line 27738.
    Found 1-bit 8-to-1 multiplexer for signal <_n28765> created at line 25422.
    Found 1-bit 8-to-1 multiplexer for signal <_n28791> created at line 25159.
    Found 1-bit 8-to-1 multiplexer for signal <_n28936> created at line 22398.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 28892
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 28929
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 28929
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 28929
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 28929
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 30182
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 30311
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 30719
    Found 1-bit tristate buffer for signal <hdmi_out0_scl> created at line 31522
    Found 1-bit tristate buffer for signal <hdmi_out0_sda> created at line 31525
    Found 1-bit tristate buffer for signal <hdmi_out1_scl> created at line 31897
    Found 1-bit tristate buffer for signal <hdmi_out1_sda> created at line 31900
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 32089
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 32092
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_19_o> created at line 8321
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row_hit> created at line 9280
    Found 14-bit comparator not equal for signal <n0513> created at line 9296
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row_hit> created at line 9442
    Found 14-bit comparator not equal for signal <n0607> created at line 9458
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row_hit> created at line 9604
    Found 14-bit comparator not equal for signal <n0700> created at line 9620
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row_hit> created at line 9766
    Found 14-bit comparator not equal for signal <n0793> created at line 9782
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row_hit> created at line 9928
    Found 14-bit comparator not equal for signal <n0886> created at line 9944
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row_hit> created at line 10090
    Found 14-bit comparator not equal for signal <n0979> created at line 10106
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row_hit> created at line 10252
    Found 14-bit comparator not equal for signal <n1072> created at line 10268
    Found 14-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row_hit> created at line 10414
    Found 14-bit comparator not equal for signal <n1165> created at line 10430
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_590_o> created at line 10625
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_591_o> created at line 10625
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_592_o> created at line 10626
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_593_o> created at line 10626
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_594_o> created at line 10627
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_595_o> created at line 10627
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_596_o> created at line 10628
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_597_o> created at line 10628
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_598_o> created at line 10629
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_599_o> created at line 10629
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_600_o> created at line 10630
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_601_o> created at line 10630
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_602_o> created at line 10631
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_603_o> created at line 10631
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_604_o> created at line 10632
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_605_o> created at line 10632
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q[2]_soc_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[2]_equal_1491_o> created at line 10944
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q[1]_soc_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[1]_equal_1492_o> created at line 10944
    Found 1-bit comparator not equal for signal <n1663> created at line 10944
    Found 3-bit comparator equal for signal <n1666> created at line 10945
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q[4]_soc_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[4]_equal_1511_o> created at line 10995
    Found 1-bit comparator equal for signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q[3]_soc_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[3]_equal_1512_o> created at line 10995
    Found 3-bit comparator not equal for signal <n1696> created at line 10995
    Found 5-bit comparator not equal for signal <n1699> created at line 10996
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q[2]_soc_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[2]_equal_1558_o> created at line 11195
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q[1]_soc_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[1]_equal_1559_o> created at line 11195
    Found 1-bit comparator not equal for signal <n1790> created at line 11195
    Found 3-bit comparator equal for signal <n1793> created at line 11196
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q[4]_soc_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[4]_equal_1578_o> created at line 11246
    Found 1-bit comparator equal for signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q[3]_soc_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[3]_equal_1579_o> created at line 11246
    Found 3-bit comparator not equal for signal <n1823> created at line 11246
    Found 5-bit comparator not equal for signal <n1826> created at line 11247
    Found 23-bit comparator equal for signal <soc_hdmi2usbsoc_tag_do_tag[22]_GND_1_o_equal_1641_o> created at line 11483
    Found 16-bit comparator greater for signal <_n30812> created at line 11980
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_1773_o> created at line 12159
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_1774_o> created at line 12159
    Found 5-bit comparator not equal for signal <n2632> created at line 12159
    Found 7-bit comparator not equal for signal <n2635> created at line 12160
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_1795_o> created at line 12202
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_1796_o> created at line 12202
    Found 5-bit comparator not equal for signal <n2667> created at line 12202
    Found 7-bit comparator equal for signal <n2670> created at line 12203
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_350_o> created at line 12501
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[9]_soc_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_2082_o> created at line 13115
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[8]_soc_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_2083_o> created at line 13115
    Found 8-bit comparator not equal for signal <n3228> created at line 13115
    Found 10-bit comparator equal for signal <n3231> created at line 13116
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[9]_soc_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_2280_o> created at line 13749
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[8]_soc_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_2281_o> created at line 13749
    Found 8-bit comparator not equal for signal <n3642> created at line 13749
    Found 10-bit comparator equal for signal <n3645> created at line 13750
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2404_o> created at line 14042
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2405_o> created at line 14042
    Found 2-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_sink_valid_INV_838_o> created at line 14043
    Found 27-bit comparator equal for signal <soc_hdmi_out0_core_dmareader_offset[26]_soc_hdmi_out0_core_dmareader_length[26]_equal_2436_o> created at line 14149
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2453_o> created at line 14194
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2456_o> created at line 14196
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2459_o> created at line 14198
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2564_o> created at line 14445
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2565_o> created at line 14445
    Found 2-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_sink_valid_INV_909_o> created at line 14446
    Found 27-bit comparator equal for signal <soc_hdmi_out1_core_dmareader_offset[26]_soc_hdmi_out1_core_dmareader_length[26]_equal_2596_o> created at line 14552
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2610_o> created at line 14592
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2613_o> created at line 14594
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2616_o> created at line 14596
    Found 16-bit comparator greater for signal <soc_encoder_reader_h_width_storage[15]_INV_492_o> created at line 14797
    Found 16-bit comparator greater for signal <n4366> created at line 14800
    Found 1-bit comparator equal for signal <soc_encoder_cdc_graycounter0_q[2]_soc_encoder_cdc_consume_wdomain[2]_equal_2690_o> created at line 14841
    Found 1-bit comparator equal for signal <soc_encoder_cdc_graycounter0_q[1]_soc_encoder_cdc_consume_wdomain[1]_equal_2691_o> created at line 14841
    Found 1-bit comparator not equal for signal <n4414> created at line 14841
    Found 3-bit comparator equal for signal <_n30786> created at line 14842
    Found 1-bit comparator equal for signal <n4441> created at line 14928
    Found 11-bit comparator greater for signal <soc_encoder_output_fifo_almost_full> created at line 14980
    Found 1-bit comparator equal for signal <soc_encoder_streamer_fifo_graycounter0_q[2]_soc_encoder_streamer_fifo_consume_wdomain[2]_equal_2774_o> created at line 15145
    Found 1-bit comparator equal for signal <soc_encoder_streamer_fifo_graycounter0_q[1]_soc_encoder_streamer_fifo_consume_wdomain[1]_equal_2775_o> created at line 15145
    Found 1-bit comparator not equal for signal <n4594> created at line 15145
    Found 3-bit comparator not equal for signal <n4597> created at line 15146
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_4667_o> created at line 18693
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync0_control_position[3]_soc_hdmi_in0_charsync0_previous_control_position[3]_equal_4955_o> created at line 19249
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer0_transition_count[3]_LessThan_4972_o> created at line 19265
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync1_control_position[3]_soc_hdmi_in0_charsync1_previous_control_position[3]_equal_5036_o> created at line 19349
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer1_transition_count[3]_LessThan_5053_o> created at line 19365
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync2_control_position[3]_soc_hdmi_in0_charsync2_previous_control_position[3]_equal_5117_o> created at line 19449
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer2_transition_count[3]_LessThan_5134_o> created at line 19465
    Found 11-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5197_o> created at line 19736
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_5198_o> created at line 19739
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5201_o> created at line 19745
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_5202_o> created at line 19748
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5205_o> created at line 19754
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_5206_o> created at line 19757
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync0_control_position[3]_soc_hdmi_in1_charsync0_previous_control_position[3]_equal_5598_o> created at line 20304
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer0_transition_count[3]_LessThan_5615_o> created at line 20320
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync1_control_position[3]_soc_hdmi_in1_charsync1_previous_control_position[3]_equal_5679_o> created at line 20404
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer1_transition_count[3]_LessThan_5696_o> created at line 20420
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync2_control_position[3]_soc_hdmi_in1_charsync2_previous_control_position[3]_equal_5760_o> created at line 20504
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer2_transition_count[3]_LessThan_5777_o> created at line 20520
    Found 11-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5840_o> created at line 20791
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5841_o> created at line 20794
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5844_o> created at line 20800
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5845_o> created at line 20803
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5848_o> created at line 20809
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5849_o> created at line 20812
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_6210_o> created at line 21380
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_6211_o> created at line 21383
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_6212_o> created at line 21386
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_6213_o> created at line 21389
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6214_o> created at line 21391
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_6220_o> created at line 21401
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_6221_o> created at line 21404
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_6222_o> created at line 21407
    Found 12-bit comparator greater for signal <soc_hdmi_out0_r[11]_GND_1_o_LessThan_6289_o> created at line 21563
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_r[11]_LessThan_6290_o> created at line 21566
    Found 12-bit comparator greater for signal <soc_hdmi_out0_g[11]_GND_1_o_LessThan_6293_o> created at line 21572
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_g[11]_LessThan_6294_o> created at line 21575
    Found 12-bit comparator greater for signal <soc_hdmi_out0_b[11]_GND_1_o_LessThan_6297_o> created at line 21581
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_b[11]_LessThan_6298_o> created at line 21584
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_6356_o> created at line 21630
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6366_o> created at line 21641
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6368_o> created at line 21641
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_6413_o> created at line 21678
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6423_o> created at line 21689
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6425_o> created at line 21689
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_6470_o> created at line 21726
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6480_o> created at line 21737
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6482_o> created at line 21737
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_6623_o> created at line 21839
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_6624_o> created at line 21842
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_6625_o> created at line 21845
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_6626_o> created at line 21848
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_6627_o> created at line 21850
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_6633_o> created at line 21860
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_6634_o> created at line 21863
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_6635_o> created at line 21866
    Found 12-bit comparator greater for signal <soc_hdmi_out1_r[11]_GND_1_o_LessThan_6702_o> created at line 22022
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_r[11]_LessThan_6703_o> created at line 22025
    Found 12-bit comparator greater for signal <soc_hdmi_out1_g[11]_GND_1_o_LessThan_6706_o> created at line 22031
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_g[11]_LessThan_6707_o> created at line 22034
    Found 12-bit comparator greater for signal <soc_hdmi_out1_b[11]_GND_1_o_LessThan_6710_o> created at line 22040
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_b[11]_LessThan_6711_o> created at line 22043
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_6769_o> created at line 22089
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6779_o> created at line 22100
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6781_o> created at line 22100
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6826_o> created at line 22137
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6836_o> created at line 22148
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6838_o> created at line 22148
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6883_o> created at line 22185
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6893_o> created at line 22196
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6895_o> created at line 22196
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_7020_o> created at line 22238
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_7048_o> created at line 22361
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_8869_o> created at line 28615
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_8939_o> created at line 28887
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal encoder_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal usb_clk may hinder XST clustering optimizations.
    Summary:
	inferred  79 RAM(s).
	inferred  17 Multiplier(s).
	inferred 498 Adder/Subtractor(s).
	inferred 9489 D-type flip-flop(s).
	inferred 169 Comparator(s).
	inferred 2326 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred  14 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_35> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_181_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_181_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_181_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_181_o_GND_181_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_90_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_181_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_36> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_64_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 465: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <bf_dval>.
    Found 1-bit register for signal <bf_dval_m1>.
    Found 1-bit register for signal <bf_dval_m2>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <bf_dval_m3>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_183_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_183_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_183_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_183_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_183_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_183_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_183_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_183_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_183_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_183_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_183_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_183_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_183_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_183_o_GND_183_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_183_o_GND_183_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_183_o_equal_8_o> created at line 294
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_183_o_equal_10_o> created at line 297
    Found 3-bit comparator greater for signal <GND_183_o_cur_cmp_idx[2]_LessThan_25_o> created at line 318
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_183_o_LessThan_26_o> created at line 329
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_183_o_LessThan_27_o> created at line 331
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_187_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_187_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_187_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_187_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_187_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_187_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_187_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_187_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_189_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_189_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_189_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_189_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_189_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_189_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_189_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_193_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_105_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_195_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_195_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_195_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_195_o_GND_195_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_198_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_198_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_110_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_200_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_200_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_200_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_200_o_GND_200_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_202_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_202_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_203_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_203_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_205_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_205_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_205_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_205_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_208_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_208_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_208_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_209_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_209_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_209_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_209_o_GND_209_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_209_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_119_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_119_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_209_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_209_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_211_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_211_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_211_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_211_o_GND_211_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_37> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_213_o_GND_213_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_213_o_GND_213_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_213_o_GND_213_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_213_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_213_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_213_o_GND_213_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_213_o_GND_213_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_213_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_213_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_213_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_213_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_213_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_125_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_125_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_213_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_216_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_216_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_217_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_217_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_219_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_219_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_219_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_219_o_GND_219_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_221_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_221_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_221_o_GND_221_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_221_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_222_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_222_o_GND_222_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_222_o_GND_222_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_222_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_222_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_222_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_222_o_GND_222_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_38> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_226_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_226_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 147
 1024x10-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x8-bit dual-port RAM                              : 1
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 3
 12x8-bit single-port Read Only RAM                    : 1
 16x10-bit dual-port RAM                               : 2
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x130-bit dual-port RAM                              : 5
 16x4-bit single-port Read Only RAM                    : 1
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 256x8-bit dual-port RAM                               : 4
 2x14-bit dual-port RAM                                : 1
 2x162-bit dual-port RAM                               : 2
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 12
 4x10-bit single-port Read Only RAM                    : 2
 4x130-bit dual-port RAM                               : 1
 4x27-bit dual-port RAM                                : 2
 512x12-bit dual-port RAM                              : 1
 512x128-bit dual-port RAM                             : 1
 512x131-bit dual-port RAM                             : 2
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x42-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 681
 1-bit adder                                           : 8
 10-bit adder                                          : 8
 10-bit addsub                                         : 1
 11-bit adder                                          : 12
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit addsub                                         : 4
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 6
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 56
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 18
 20-bit subtractor                                     : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 22
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 26-bit subtractor                                     : 1
 27-bit adder                                          : 4
 27-bit subtractor                                     : 2
 28-bit adder                                          : 3
 3-bit adder                                           : 88
 3-bit addsub                                          : 12
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 12
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 150
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 33
 5-bit adder                                           : 6
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 30
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 19
 7-bit adder                                           : 14
 7-bit addsub                                          : 3
 8-bit adder                                           : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 10
 9-bit subtractor                                      : 16
# Registers                                            : 2415
 1-bit register                                        : 1043
 10-bit register                                       : 54
 11-bit register                                       : 43
 12-bit register                                       : 51
 128-bit register                                      : 4
 13-bit register                                       : 7
 14-bit register                                       : 116
 15-bit register                                       : 3
 16-bit register                                       : 24
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 184
 20-bit register                                       : 20
 21-bit register                                       : 9
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 47
 25-bit register                                       : 9
 26-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 6
 3-bit register                                        : 146
 30-bit register                                       : 10
 32-bit register                                       : 78
 4-bit register                                        : 119
 40-bit register                                       : 1
 5-bit register                                        : 43
 57-bit register                                       : 1
 6-bit register                                        : 98
 7-bit register                                        : 39
 8-bit register                                        : 190
 9-bit register                                        : 56
# Comparators                                          : 290
 1-bit comparator equal                                : 44
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 4
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 3949
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 3076
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 15
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 12
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 8-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 39
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 27
 24-bit 3-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 57
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 79
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 88
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 73
 7-bit 2-to-1 multiplexer                              : 17
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 181
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 53-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 14
# FSMs                                                 : 44
# Xors                                                 : 351
 1-bit xor2                                            : 201
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_217_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_217_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_216_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_216_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_193_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_105_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_in0_freq_sampler_counter>: 1 register on signal <soc_hdmi_in0_freq_sampler_counter>.
The following registers are absorbed into accumulator <soc_hdmi_in1_freq_sampler_counter>: 1 register on signal <soc_hdmi_in1_freq_sampler_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_encoder_streamer_fifo_graycounter1_q_binary>: 1 register on signal <soc_encoder_streamer_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_encoder_cdc_graycounter1_q_binary>: 1 register on signal <soc_encoder_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <soc_encoder_reader_v>: 1 register on signal <soc_encoder_reader_v>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_hdmi_in0_freq_q_binary>: 1 register on signal <soc_hdmi_in0_freq_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_freq_q_binary>: 1 register on signal <soc_hdmi_in1_freq_q_binary>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync0_control_counter>: 1 register on signal <soc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync1_control_counter>: 1 register on signal <soc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_hcounter>: 1 register on signal <soc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync2_control_counter>: 1 register on signal <soc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_wer1_wer_counter>: 1 register on signal <soc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer0_wer_counter>: 1 register on signal <soc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer2_wer_counter>: 1 register on signal <soc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_vcounter>: 1 register on signal <soc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_pack_counter>: 1 register on signal <soc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync1_control_counter>: 1 register on signal <soc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync0_control_counter>: 1 register on signal <soc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync2_control_counter>: 1 register on signal <soc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_hcounter>: 1 register on signal <soc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_wer0_wer_counter>: 1 register on signal <soc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer2_wer_counter>: 1 register on signal <soc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer1_wer_counter>: 1 register on signal <soc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_vcounter>: 1 register on signal <soc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_pack_counter>: 1 register on signal <soc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_encoder_streamer_fifo_graycounter0_q_binary>: 1 register on signal <soc_encoder_streamer_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_encoder_y_fifo_produce>: 1 register on signal <soc_encoder_y_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_y_fifo_level>: 1 register on signal <soc_encoder_y_fifo_level>.
The following registers are absorbed into counter <soc_encoder_y_fifo_consume>: 1 register on signal <soc_encoder_y_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_produce>: 1 register on signal <soc_encoder_cb_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_level>: 1 register on signal <soc_encoder_cb_fifo_level>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_consume>: 1 register on signal <soc_encoder_cb_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_produce>: 1 register on signal <soc_encoder_cr_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_consume>: 1 register on signal <soc_encoder_cr_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_level>: 1 register on signal <soc_encoder_cr_fifo_level>.
The following registers are absorbed into counter <soc_encoder_output_fifo_consume>: 1 register on signal <soc_encoder_output_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_output_fifo_produce>: 1 register on signal <soc_encoder_output_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_output_fifo_level0>: 1 register on signal <soc_encoder_output_fifo_level0>.
The following registers are absorbed into counter <soc_encoderbuffer_h_read>: 1 register on signal <soc_encoderbuffer_h_read>.
The following registers are absorbed into counter <soc_encoderbuffer_v_write>: 1 register on signal <soc_encoderbuffer_v_write>.
The following registers are absorbed into counter <soc_encoderbuffer_v_read>: 1 register on signal <soc_encoderbuffer_v_read>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_freq_period_counter>: 1 register on signal <soc_hdmi_in0_freq_period_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_freq_period_counter>: 1 register on signal <soc_hdmi_in1_freq_period_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_encoder_cdc_graycounter0_q_binary>: 1 register on signal <soc_encoder_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_timer_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_ctrl_bus_errors>: 1 register on signal <soc_hdmi2usbsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_counter>: 1 register on signal <soc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_twtrcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in0_edid_offset_counter>: 1 register on signal <soc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_current_address>: 1 register on signal <soc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_produce>: 1 register on signal <soc_hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_consume>: 1 register on signal <soc_hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_level>: 1 register on signal <soc_hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in1_edid_offset_counter>: 1 register on signal <soc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_current_address>: 1 register on signal <soc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_consume>: 1 register on signal <soc_hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_produce>: 1 register on signal <soc_hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_level>: 1 register on signal <soc_hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <soc_hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <soc_encoder_reader_rsv_level>: 1 register on signal <soc_encoder_reader_rsv_level>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_consume>: 1 register on signal <soc_encoder_reader_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_produce>: 1 register on signal <soc_encoder_reader_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_level>: 1 register on signal <soc_encoder_reader_fifo_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_time0>: 1 register on signal <soc_hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_time1>: 1 register on signal <soc_hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_trrdcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_hdmi2usbsoc_count>: 1 register on signal <vns_hdmi2usbsoc_count>.
The following registers are absorbed into counter <soc_hdmi_out0_core_underflow_counter>: 1 register on signal <soc_hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_underflow_counter>: 1 register on signal <soc_hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_counter>: 1 register on signal <soc_hdmi_out0_dram_port_counter>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_consume>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_produce>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_cmd_buffer_level>: 1 register on signal <soc_hdmi_out0_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>: 1 register on signal <soc_hdmi_out0_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_offset>: 1 register on signal <soc_hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_counter>: 1 register on signal <soc_hdmi_out1_dram_port_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_produce>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_consume>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_cmd_buffer_level>: 1 register on signal <soc_hdmi_out1_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>: 1 register on signal <soc_hdmi_out1_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_offset>: 1 register on signal <soc_hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0232_GND_1_o_add_6410_OUT_Madd1> :
 	<Madd__n28738> in block <top>, 	<Madd__n28739> in block <top>, 	<Madd__n28741_Madd> in block <top>, 	<Madd_n22205[1:0]> in block <top>, 	<Madd_BUS_0232_GND_1_o_add_6410_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0335_GND_1_o_add_6823_OUT_Madd1> :
 	<Madd__n28862> in block <top>, 	<Madd__n28863> in block <top>, 	<Madd__n28865_Madd> in block <top>, 	<Madd_n22493[1:0]> in block <top>, 	<Madd_BUS_0335_GND_1_o_add_6823_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0206_GND_1_o_add_6353_OUT_Madd1> :
 	<Madd__n28821> in block <top>, 	<Madd__n28822> in block <top>, 	<Madd__n28824_Madd> in block <top>, 	<Madd_n22127[1:0]> in block <top>, 	<Madd_BUS_0206_GND_1_o_add_6353_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0258_GND_1_o_add_6467_OUT_Madd1> :
 	<Madd__n28722> in block <top>, 	<Madd__n28723> in block <top>, 	<Madd__n28725_Madd> in block <top>, 	<Madd_n22283[1:0]> in block <top>, 	<Madd_BUS_0258_GND_1_o_add_6467_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0309_GND_1_o_add_6766_OUT_Madd1> :
 	<Madd__n28884> in block <top>, 	<Madd__n28885> in block <top>, 	<Madd__n28887_Madd> in block <top>, 	<Madd_n22415[1:0]> in block <top>, 	<Madd_BUS_0309_GND_1_o_add_6766_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0361_GND_1_o_add_6880_OUT_Madd1> :
 	<Madd__n28877> in block <top>, 	<Madd__n28878> in block <top>, 	<Madd__n28880_Madd> in block <top>, 	<Madd_n22571[1:0]> in block <top>, 	<Madd_BUS_0361_GND_1_o_add_6880_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0321_GND_1_o_add_6801_OUT_Madd1> :
 	<Madd__n28899> in block <top>, 	<Madd__n28900> in block <top>, 	<Madd__n28902_Madd> in block <top>, 	<Madd_n22451[1:0]> in block <top>, 	<Madd_BUS_0321_GND_1_o_add_6801_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0218_GND_1_o_add_6388_OUT_Madd1> :
 	<Madd__n28733> in block <top>, 	<Madd__n28734> in block <top>, 	<Madd__n28736_Madd> in block <top>, 	<Madd_n22163[1:0]> in block <top>, 	<Madd_BUS_0218_GND_1_o_add_6388_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0244_GND_1_o_add_6445_OUT_Madd1> :
 	<Madd__n28816> in block <top>, 	<Madd__n28817> in block <top>, 	<Madd__n28819_Madd> in block <top>, 	<Madd_n22241[1:0]> in block <top>, 	<Madd_BUS_0244_GND_1_o_add_6445_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0192_GND_1_o_add_6331_OUT_Madd1> :
 	<Madd__n28767> in block <top>, 	<Madd__n28768> in block <top>, 	<Madd__n28770_Madd> in block <top>, 	<Madd_n22085[1:0]> in block <top>, 	<Madd_BUS_0192_GND_1_o_add_6331_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0347_GND_1_o_add_6858_OUT_Madd1> :
 	<Madd__n28744> in block <top>, 	<Madd__n28745> in block <top>, 	<Madd__n28747_Madd> in block <top>, 	<Madd_n22529[1:0]> in block <top>, 	<Madd_BUS_0347_GND_1_o_add_6858_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0295_GND_1_o_add_6744_OUT_Madd1> :
 	<Madd__n28772> in block <top>, 	<Madd__n28773> in block <top>, 	<Madd__n28775_Madd> in block <top>, 	<Madd_n22373[1:0]> in block <top>, 	<Madd_BUS_0295_GND_1_o_add_6744_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0070_GND_1_o_add_4968_OUT_Madd1> :
 	<Madd__n28800> in block <top>, 	<Madd__n28801> in block <top>, 	<Madd__n28803_Madd> in block <top>, 	<Madd_n21787[1:0]> in block <top>, 	<Madd_BUS_0070_GND_1_o_add_4968_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0080_GND_1_o_add_5049_OUT_Madd1> :
 	<Madd__n28805> in block <top>, 	<Madd__n28806> in block <top>, 	<Madd__n28808_Madd> in block <top>, 	<Madd_n21814[1:0]> in block <top>, 	<Madd_BUS_0080_GND_1_o_add_5049_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0090_GND_1_o_add_5130_OUT_Madd1> :
 	<Madd__n28849> in block <top>, 	<Madd__n28850> in block <top>, 	<Madd__n28852_Madd> in block <top>, 	<Madd_n21841[1:0]> in block <top>, 	<Madd_BUS_0090_GND_1_o_add_5130_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0119_GND_1_o_add_5611_OUT_Madd1> :
 	<Madd__n28793> in block <top>, 	<Madd__n28794> in block <top>, 	<Madd__n28796_Madd> in block <top>, 	<Madd_n21910[1:0]> in block <top>, 	<Madd_BUS_0119_GND_1_o_add_5611_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0139_GND_1_o_add_5773_OUT_Madd1> :
 	<Madd__n28728> in block <top>, 	<Madd__n28729> in block <top>, 	<Madd__n28731_Madd> in block <top>, 	<Madd_n21964[1:0]> in block <top>, 	<Madd_BUS_0139_GND_1_o_add_5773_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0129_GND_1_o_add_5692_OUT_Madd1> :
 	<Madd__n28811> in block <top>, 	<Madd__n28812> in block <top>, 	<Madd__n28814_Madd> in block <top>, 	<Madd_n21937[1:0]> in block <top>, 	<Madd_BUS_0129_GND_1_o_add_5692_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6346_OUT1> :
 	<Madd_n22107> in block <top>, 	<Madd_n22110> in block <top>, 	<Madd_n22113> in block <top>, 	<Madd_n22116> in block <top>, 	<Madd_n22119> in block <top>, 	<Madd_n22122> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6346_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6403_OUT1> :
 	<Madd_n22185> in block <top>, 	<Madd_n22188> in block <top>, 	<Madd_n22191> in block <top>, 	<Madd_n22194> in block <top>, 	<Madd_n22197> in block <top>, 	<Madd_n22200> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6403_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6460_OUT1> :
 	<Madd_n22263> in block <top>, 	<Madd_n22266> in block <top>, 	<Madd_n22269> in block <top>, 	<Madd_n22272> in block <top>, 	<Madd_n22275> in block <top>, 	<Madd_n22278> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6460_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6759_OUT1> :
 	<Madd_n22395> in block <top>, 	<Madd_n22398> in block <top>, 	<Madd_n22401> in block <top>, 	<Madd_n22404> in block <top>, 	<Madd_n22407> in block <top>, 	<Madd_n22410> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6759_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6816_OUT1> :
 	<Madd_n22473> in block <top>, 	<Madd_n22476> in block <top>, 	<Madd_n22479> in block <top>, 	<Madd_n22482> in block <top>, 	<Madd_n22485> in block <top>, 	<Madd_n22488> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6816_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6873_OUT1> :
 	<Madd_n22551> in block <top>, 	<Madd_n22554> in block <top>, 	<Madd_n22557> in block <top>, 	<Madd_n22560> in block <top>, 	<Madd_n22563> in block <top>, 	<Madd_n22566> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6873_OUT> in block <top>.
	Multiplier <Mmult_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5185_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_5187_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5185_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5828_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5830_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5828_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n17874> in block <top> and adder/subtractor <Madd_soc_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n17874>.
	The following registers are also absorbed by the MAC: <soc_encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n18168>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n18169>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n18476>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n18477>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_6281_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_6283_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_6280_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_6282_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6696_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6694_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6693_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6695_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5186_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5829_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5238_OUT> in block <top> and  <Mmult_n18168> in block <top> are combined into a MULT with pre-adder <Mmult_n181681>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5239_OUT> in block <top> and  <Mmult_n18169> in block <top> are combined into a MULT with pre-adder <Mmult_n181691>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5881_OUT> in block <top> and  <Mmult_n18476> in block <top> are combined into a MULT with pre-adder <Mmult_n184761>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5882_OUT> in block <top> and  <Mmult_n18477> in block <top> are combined into a MULT with pre-adder <Mmult_n184771>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_cur_word,soc_hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_26>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_cur_word,soc_hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_1286_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <soc_ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <soc_ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_47> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_streamer_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_encoder_streamer_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <memadr_43>     |          |
    |     doB            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_46> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_34>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_output_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_output_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_output_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <encoder_clk>   | rise     |
    |     enB            | connected to signal <soc_encoder_output_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_encoder_output_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1687_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_19>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_litedramnativeport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_25>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_44> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_45> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_43> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoderbuffer_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_42> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_encoder_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_encoder_cdc_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <soc_encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     addrB          | connected to signal <memadr_40>     |          |
    |     doB            | connected to signal <soc_encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_litedramnativeport0_cmd_payload_addr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_34>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p3_rddata,soc_hdmi2usbsoc_sdram_slave_p2_rddata,soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p3_rddata,soc_hdmi2usbsoc_sdram_slave_p2_rddata,soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_36>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_initiator_csrstorage9_storage_full,soc_hdmi_out0_core_initiator_csrstorage8_storage_full,soc_hdmi_out0_core_initiator_csrstorage7_storage_full,soc_hdmi_out0_core_initiator_csrstorage6_storage_full,soc_hdmi_out0_core_initiator_csrstorage5_storage_full,soc_hdmi_out0_core_initiator_csrstorage4_storage_full,soc_hdmi_out0_core_initiator_csrstorage3_storage_full,soc_hdmi_out0_core_initiator_csrstorage2_storage_full,soc_hdmi_out0_core_initiator_csrstorage1_storage_full,soc_hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_32>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_initiator_csrstorage9_storage_full,soc_hdmi_out1_core_initiator_csrstorage8_storage_full,soc_hdmi_out1_core_initiator_csrstorage7_storage_full,soc_hdmi_out1_core_initiator_csrstorage6_storage_full,soc_hdmi_out1_core_initiator_csrstorage5_storage_full,soc_hdmi_out1_core_initiator_csrstorage4_storage_full,soc_hdmi_out1_core_initiator_csrstorage3_storage_full,soc_hdmi_out1_core_initiator_csrstorage2_storage_full,soc_hdmi_out1_core_initiator_csrstorage1_storage_full,soc_hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_38>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <(soc_hdmi2usbsoc_tag_di_dirty,"0000",vns_comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_44>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding0_output_de,soc_hdmi_in0_decoding0_output_c,soc_hdmi_in0_decoding0_output_d,soc_hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding1_output_de,soc_hdmi_in0_decoding1_output_c,soc_hdmi_in0_decoding1_output_d,soc_hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding2_output_de,soc_hdmi_in0_decoding2_output_c,soc_hdmi_in0_decoding2_output_d,soc_hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding0_output_de,soc_hdmi_in1_decoding0_output_c,soc_hdmi_in1_decoding0_output_d,soc_hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding1_output_de,soc_hdmi_in1_decoding1_output_c,soc_hdmi_in1_decoding1_output_d,soc_hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding2_output_de,soc_hdmi_in1_decoding2_output_c,soc_hdmi_in1_decoding2_output_d,soc_hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(soc_encoderbuffer_write_sel,soc_encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <soc_encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(soc_encoderbuffer_read_sel,soc_encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed12,vns_comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed15,vns_comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed18,vns_comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed21,vns_comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed24,vns_comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed27,vns_comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed30,vns_comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed33,vns_comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage_full,soc_ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_41> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_encoder_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p3_rddata,soc_hdmi2usbsoc_sdram_slave_p2_rddata,soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_encoder_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid,soc_hdmi_out0_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid,soc_hdmi_out1_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18168 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18169 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18476 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n18477 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_6281_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_6283_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_6280_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_6282_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6696_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6694_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6693_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6695_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5186_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5829_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_110_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <soc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 137
 1024x10-bit dual-port block RAM                       : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x8-bit dual-port block RAM                        : 1
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 3
 12x8-bit single-port distributed Read Only RAM        : 1
 16x10-bit dual-port distributed RAM                   : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x130-bit dual-port block RAM                        : 2
 16x130-bit dual-port distributed RAM                  : 3
 16x4-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 256x8-bit dual-port block RAM                         : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x162-bit dual-port distributed RAM                   : 2
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 12
 4x10-bit single-port distributed Read Only RAM        : 2
 4x130-bit dual-port distributed RAM                   : 1
 4x27-bit dual-port distributed RAM                    : 2
 512x12-bit dual-port block RAM                        : 1
 512x128-bit single-port block RAM                     : 1
 512x131-bit dual-port block RAM                       : 2
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x42-bit dual-port block RAM                         : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 7
 16x16-to-27-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 250
 10-bit adder                                          : 6
 11-bit adder                                          : 10
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 2-bit adder                                           : 10
 2-bit adder carry in                                  : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 12
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 27-bit adder                                          : 2
 27-bit subtractor                                     : 2
 3-bit adder                                           : 15
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 32
 5-bit adder                                           : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 16
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 15
 7-bit adder                                           : 8
 8-bit adder                                           : 1
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 268
 1-bit up counter                                      : 8
 10-bit up counter                                     : 6
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit down counter                                    : 17
 2-bit up counter                                      : 30
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 26-bit down counter                                   : 1
 27-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 63
 3-bit updown counter                                  : 12
 32-bit up counter                                     : 8
 4-bit down counter                                    : 3
 4-bit up counter                                      : 14
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 1
 6-bit up counter                                      : 10
 7-bit up counter                                      : 10
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 8
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 11
 16-bit updown loadable accumulator                    : 1
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 3
 6-bit up accumulator                                  : 6
# Registers                                            : 12075
 Flip-Flops                                            : 12075
# Comparators                                          : 290
 1-bit comparator equal                                : 44
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 7
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 5
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 4
 6-bit comparator greater                              : 3
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 4379
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 3527
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 53-to-1 multiplexer                             : 8
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 14
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 10
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 8-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 27
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 20
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 31
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 62
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 84
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 72
 7-bit 2-to-1 multiplexer                              : 17
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 161
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 44
# Xors                                                 : 351
 1-bit xor2                                            : 201
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi2usbsoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi2usbsoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <vns_edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <vns_edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in0_chansync_syncbuffer1_produce> <soc_hdmi_in0_chansync_syncbuffer0_produce> <soc_hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <soc_hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in1_chansync_syncbuffer2_produce> <soc_hdmi_in1_chansync_syncbuffer0_produce> <soc_hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <soc_hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <vns_dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <vns_dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <vns_roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <vns_roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <vns_roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <vns_roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_hdmi2usbsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_38> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_35> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_36> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_37> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_34> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_41129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_41130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_479> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_439> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_449> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_459> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_268> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_267> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_377> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_378> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_470> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_469> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_42129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_42130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_221> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_222> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_228> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_202> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_201> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_205> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_204> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_206> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_207> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_208> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_213> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_211> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_212> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_216> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_217> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_218> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_319> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_329> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3327> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface14_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface4_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2019> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> <soc_half_rate_phy_record2_wrdata_mask_0> <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_38_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_36_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_32_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 

Optimizing unit <rgmii_if> ...

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_271> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_275> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_278> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_276> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_273>, <Mram_storage_277> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_351> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_356> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_354> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_355> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_357> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_353>, <Mram_storage_358> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_hdmi2usbsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_encoder_streamer_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_streamer_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_0> <soc_hdmi_in1_wer1_period_counter_0> <soc_hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_1> <soc_hdmi_in1_wer1_period_counter_1> <soc_hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_2> <soc_hdmi_in1_wer1_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_3> <soc_hdmi_in1_wer1_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_4> <soc_hdmi_in1_wer1_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_5> <soc_hdmi_in1_wer1_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_6> <soc_hdmi_in1_wer1_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_7> <soc_hdmi_in1_wer1_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_8> <soc_hdmi_in1_wer1_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_9> <soc_hdmi_in1_wer1_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_encoder_cdc_graycounter0_q_binary_2> <soc_encoder_reader_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_10> <soc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_11> <soc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_12> <soc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_13> <soc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_14> <soc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_15> <soc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_20> <soc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_16> <soc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_21> <soc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_17> <soc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_22> <soc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_18> <soc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_23> <soc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_19> <soc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_carry> <soc_hdmi_in0_edid_samp_carry> <soc_hdmi_in1_edid_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_done> <soc_hdmi_in1_wer1_period_done> <soc_hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cdc_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_wer_counter_r_updated> <soc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_i> <soc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_done> <soc_hdmi_in0_wer2_period_done> <soc_hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_1> <soc_hdmi_in0_edid_samp_count_1> <soc_hdmi_in1_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_2> <soc_hdmi_in1_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_3> <soc_hdmi_in1_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_4> <soc_hdmi_in1_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_reader_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_reader_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out1_resetinserter_cb_fifo_consume_0> <soc_hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_i> <soc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <soc_hdmi2usbsoc_sdram_bandwidth_counter_0> <soc_opsis_i2c_samp_count_0> <soc_hdmi_in0_edid_samp_count_0> <soc_hdmi_in1_edid_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <memadr_36_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_36_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_36_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_encoder_cb_fifo_consume_0> <soc_encoder_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_wer_counter_r_updated> <soc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_streamer_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_streamer_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out0_resetinserter_cb_fifo_consume_0> <soc_hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_0> <soc_hdmi_in0_wer2_period_counter_0> <soc_hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_1> <soc_hdmi_in0_wer2_period_counter_1> <soc_hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_2> <soc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_3> <soc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_4> <soc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_5> <soc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_6> <soc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_7> <soc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_8> <soc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_9> <soc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_24> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_25> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_30> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_26> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_31> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_27> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_28> 
INFO:Xst:2261 - The FF/Latch <memadr_30_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_freq_period_counter_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_freq_period_counter_29> 
INFO:Xst:2261 - The FF/Latch <memadr_30_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_30_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_10> <soc_hdmi_in1_wer1_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_11> <soc_hdmi_in1_wer1_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_12> <soc_hdmi_in1_wer1_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_13> <soc_hdmi_in1_wer1_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_14> <soc_hdmi_in1_wer1_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_15> <soc_hdmi_in1_wer1_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_20> <soc_hdmi_in1_wer1_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_16> <soc_hdmi_in1_wer1_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_21> <soc_hdmi_in1_wer1_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_17> <soc_hdmi_in1_wer1_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_22> <soc_hdmi_in1_wer1_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_18> <soc_hdmi_in1_wer1_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_23> <soc_hdmi_in1_wer1_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer0_period_counter_19> <soc_hdmi_in1_wer1_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_hdmi2usbsoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_hdmi2usbsoc_sdram_timer_count_2> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 
INFO:Xst:3203 - The FF/Latch <soc_spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_hdmi2usbsoc_sdram_timer_count_1> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl26_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl39_regs0> <vns_xilinxmultiregimpl52_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl77_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl90_regs0> <vns_xilinxmultiregimpl103_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl77_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl90_regs1> <vns_xilinxmultiregimpl103_regs1> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl26_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl39_regs1> <vns_xilinxmultiregimpl52_regs1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_o_r> <soc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_o_r> <soc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 102.
Optimizing block <top> to meet ratio 100 (+ 0) of 6822 slices :
Area constraint is met for block <top>, final ratio is 93.
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_183_o_GND_183_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_183_o_GND_183_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_181_o_GND_181_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_mul_x_BRB0> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<0><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<10><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<10><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<10><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<12><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<11><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<5>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<11><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<13><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<12><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<6>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<12><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<14><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<13><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<7><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<14><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<8><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<15><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<9><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<17><4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_253_OUT<11><4>1_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<10><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<11><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<14><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_213_o_Decoder_269_OUT<15><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_2 JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_253_OUT<4:0>_cy<2>1_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<3>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_4 JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_244_OUT_Madd_xor<4>11_FRB.
	Register(s) _n31566<6>11_FRB soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_6 has(ve) been forward balanced into : _n31566<6>1_FRB.
	Register(s) _n31578<6>11_FRB soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_6 has(ve) been forward balanced into : _n31578<6>1_FRB.
	Register(s) mux143431_FRB soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_5 has(ve) been forward balanced into : _n315451_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : mux5411_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : _n31566<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_6 has(ve) been forward balanced into : _n31509<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_2 mux143431_FRB soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_25 has(ve) been forward balanced into : Mmux_GND_1_o_vns_hdmi2usbsoc_interface5_bank_bus_adr[6]_mux_8042_OUT3120_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : mux7511_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_3 has(ve) been forward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_adr[6]_GND_1_o_equal_3037_o<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : mux5431_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_12 soc_hdmi2usbsoc_interface_adr_13 soc_hdmi2usbsoc_interface_adr_11 soc_hdmi2usbsoc_interface_adr_10 soc_hdmi2usbsoc_interface_adr_9 has(ve) been forward balanced into : vns_hdmi2usbsoc_csrbank13_sel<13>1_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : soc_ethmac_reader_fifo_wrport_we11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_adr[6]_GND_1_o_equal_3025_o<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : soc_hdmi_in0_s6datacapture0_phase_reset_re11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : _n31524<6>1_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : mux143421_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_4 has(ve) been forward balanced into : Mmux_vns_hdmi2usbsoc_interface10_bank_bus_adr[5]_GND_1_o_wide_mux_8087_OUT1031_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : mux143431_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_5 has(ve) been forward balanced into : Mmux_vns_hdmi2usbsoc_interface10_bank_bus_adr[5]_GND_1_o_wide_mux_8087_OUT1021_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_4 has(ve) been forward balanced into : _n31578<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_2 vns_hdmi2usbsoc_interface5_bank_bus_adr[6]_GND_1_o_equal_3025_o<6>11_FRB has(ve) been forward balanced into : _n31572<6>1_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_3 mux5411_FRB has(ve) been forward balanced into : _n315561_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_4 Mmux_GND_1_o_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_mux_8032_OUT1311_FRB has(ve) been forward balanced into : _n315341_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_4 mux5431_FRB has(ve) been forward balanced into : _n315291_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_2 mux143421_FRB has(ve) been forward balanced into : _n31561<6>1_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_2 mux143431_FRB has(ve) been forward balanced into : _n315391_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d0_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d1_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d2_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d3_BRB1.
	Register(s) JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4 has(ve) been backward balanced into : JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB0 JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB1.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_0_BRB0 JpegEnc/U_Huffman/word_reg_0_BRB1 JpegEnc/U_Huffman/word_reg_0_BRB2 JpegEnc/U_Huffman/word_reg_0_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_1_BRB0 JpegEnc/U_Huffman/word_reg_1_BRB1 JpegEnc/U_Huffman/word_reg_1_BRB2 JpegEnc/U_Huffman/word_reg_1_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_10_BRB0 JpegEnc/U_Huffman/word_reg_10_BRB1 JpegEnc/U_Huffman/word_reg_10_BRB2 JpegEnc/U_Huffman/word_reg_10_BRB3 JpegEnc/U_Huffman/word_reg_10_BRB4 JpegEnc/U_Huffman/word_reg_10_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_11_BRB0 JpegEnc/U_Huffman/word_reg_11_BRB1 JpegEnc/U_Huffman/word_reg_11_BRB2 JpegEnc/U_Huffman/word_reg_11_BRB3 JpegEnc/U_Huffman/word_reg_11_BRB4 JpegEnc/U_Huffman/word_reg_11_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_12 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_12_BRB0 JpegEnc/U_Huffman/word_reg_12_BRB1 JpegEnc/U_Huffman/word_reg_12_BRB2 JpegEnc/U_Huffman/word_reg_12_BRB3 JpegEnc/U_Huffman/word_reg_12_BRB4 JpegEnc/U_Huffman/word_reg_12_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_13 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_13_BRB0 JpegEnc/U_Huffman/word_reg_13_BRB1 JpegEnc/U_Huffman/word_reg_13_BRB2 JpegEnc/U_Huffman/word_reg_13_BRB3 JpegEnc/U_Huffman/word_reg_13_BRB4 JpegEnc/U_Huffman/word_reg_13_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_14 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_14_BRB0 JpegEnc/U_Huffman/word_reg_14_BRB1 JpegEnc/U_Huffman/word_reg_14_BRB2 JpegEnc/U_Huffman/word_reg_14_BRB3 JpegEnc/U_Huffman/word_reg_14_BRB4 JpegEnc/U_Huffman/word_reg_14_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_15 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_15_BRB0 JpegEnc/U_Huffman/word_reg_15_BRB1 JpegEnc/U_Huffman/word_reg_15_BRB3 JpegEnc/U_Huffman/word_reg_15_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_16 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_16_BRB0 JpegEnc/U_Huffman/word_reg_16_BRB1 JpegEnc/U_Huffman/word_reg_16_BRB2 JpegEnc/U_Huffman/word_reg_16_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_17 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_17_BRB0 JpegEnc/U_Huffman/word_reg_17_BRB1 JpegEnc/U_Huffman/word_reg_17_BRB2 JpegEnc/U_Huffman/word_reg_17_BRB3 JpegEnc/U_Huffman/word_reg_17_BRB4 JpegEnc/U_Huffman/word_reg_17_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_18 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_18_BRB0 JpegEnc/U_Huffman/word_reg_18_BRB1 JpegEnc/U_Huffman/word_reg_18_BRB3 JpegEnc/U_Huffman/word_reg_18_BRB4 JpegEnc/U_Huffman/word_reg_18_BRB5 JpegEnc/U_Huffman/word_reg_18_BRB6 JpegEnc/U_Huffman/word_reg_18_BRB7 JpegEnc/U_Huffman/word_reg_18_BRB8 JpegEnc/U_Huffman/word_reg_18_BRB11.
	Register(s) JpegEnc/U_Huffman/word_reg_19 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_19_BRB0 JpegEnc/U_Huffman/word_reg_19_BRB1 JpegEnc/U_Huffman/word_reg_19_BRB3 JpegEnc/U_Huffman/word_reg_19_BRB4 JpegEnc/U_Huffman/word_reg_19_BRB5 JpegEnc/U_Huffman/word_reg_19_BRB6 JpegEnc/U_Huffman/word_reg_19_BRB7 JpegEnc/U_Huffman/word_reg_19_BRB8 JpegEnc/U_Huffman/word_reg_19_BRB11.
	Register(s) JpegEnc/U_Huffman/word_reg_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_2_BRB0 JpegEnc/U_Huffman/word_reg_2_BRB1 JpegEnc/U_Huffman/word_reg_2_BRB2 JpegEnc/U_Huffman/word_reg_2_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_20 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_20_BRB0 JpegEnc/U_Huffman/word_reg_20_BRB1 JpegEnc/U_Huffman/word_reg_20_BRB2 JpegEnc/U_Huffman/word_reg_20_BRB3 JpegEnc/U_Huffman/word_reg_20_BRB4 JpegEnc/U_Huffman/word_reg_20_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_21 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_21_BRB0 JpegEnc/U_Huffman/word_reg_21_BRB1 JpegEnc/U_Huffman/word_reg_21_BRB2 JpegEnc/U_Huffman/word_reg_21_BRB3 JpegEnc/U_Huffman/word_reg_21_BRB4 JpegEnc/U_Huffman/word_reg_21_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_22 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_22_BRB0 JpegEnc/U_Huffman/word_reg_22_BRB1 JpegEnc/U_Huffman/word_reg_22_BRB2 JpegEnc/U_Huffman/word_reg_22_BRB3 JpegEnc/U_Huffman/word_reg_22_BRB4 JpegEnc/U_Huffman/word_reg_22_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_3_BRB0 JpegEnc/U_Huffman/word_reg_3_BRB1 JpegEnc/U_Huffman/word_reg_3_BRB2 JpegEnc/U_Huffman/word_reg_3_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_4_BRB0 JpegEnc/U_Huffman/word_reg_4_BRB1 JpegEnc/U_Huffman/word_reg_4_BRB2 JpegEnc/U_Huffman/word_reg_4_BRB3 JpegEnc/U_Huffman/word_reg_4_BRB4 JpegEnc/U_Huffman/word_reg_4_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_5_BRB0 JpegEnc/U_Huffman/word_reg_5_BRB1 JpegEnc/U_Huffman/word_reg_5_BRB2 JpegEnc/U_Huffman/word_reg_5_BRB3 JpegEnc/U_Huffman/word_reg_5_BRB4 JpegEnc/U_Huffman/word_reg_5_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_6_BRB0 JpegEnc/U_Huffman/word_reg_6_BRB1 JpegEnc/U_Huffman/word_reg_6_BRB2 JpegEnc/U_Huffman/word_reg_6_BRB3 JpegEnc/U_Huffman/word_reg_6_BRB4 JpegEnc/U_Huffman/word_reg_6_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_7_BRB0 JpegEnc/U_Huffman/word_reg_7_BRB1 JpegEnc/U_Huffman/word_reg_7_BRB2 JpegEnc/U_Huffman/word_reg_7_BRB3 JpegEnc/U_Huffman/word_reg_7_BRB4 JpegEnc/U_Huffman/word_reg_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_8_BRB0 JpegEnc/U_Huffman/word_reg_8_BRB1 JpegEnc/U_Huffman/word_reg_8_BRB2 JpegEnc/U_Huffman/word_reg_8_BRB3 JpegEnc/U_Huffman/word_reg_8_BRB4 JpegEnc/U_Huffman/word_reg_8_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_9_BRB0 JpegEnc/U_Huffman/word_reg_9_BRB1 JpegEnc/U_Huffman/word_reg_9_BRB2 JpegEnc/U_Huffman/word_reg_9_BRB3 JpegEnc/U_Huffman/word_reg_9_BRB4 JpegEnc/U_Huffman/word_reg_9_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB1 ddram_cas_n_BRB2.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB1 ddram_ras_n_BRB2.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB1 ddram_we_n_BRB2.
	Register(s) fx2_jpeg_streamer/fsm_state_FSM_FFd2 has(ve) been backward balanced into : fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB0 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB1 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB2 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB3 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB4 fx2_jpeg_streamer/fsm_state_FSM_FFd2_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_0 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_0_BRB3 fx2_jpeg_streamer/fx2_data_0_BRB5.
	Register(s) fx2_jpeg_streamer/fx2_data_2 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_2_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_3 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_3_BRB2 .
	Register(s) fx2_jpeg_streamer/fx2_data_7 has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_data_7_BRB0 fx2_jpeg_streamer/fx2_data_7_BRB1 fx2_jpeg_streamer/fx2_data_7_BRB2 fx2_jpeg_streamer/fx2_data_7_BRB3 fx2_jpeg_streamer/fx2_data_7_BRB4.
	Register(s) fx2_jpeg_streamer/fx2_pktend_n has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_pktend_n_BRB1.
	Register(s) fx2_jpeg_streamer/fx2_wr_n has(ve) been backward balanced into : fx2_jpeg_streamer/fx2_wr_n_BRB1 fx2_jpeg_streamer/fx2_wr_n_BRB2 fx2_jpeg_streamer/fx2_wr_n_BRB3 fx2_jpeg_streamer/fx2_wr_n_BRB4.
	Register(s) fx2_jpeg_streamer/packet_counter_0 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_0_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_1 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_1_BRB0 fx2_jpeg_streamer/packet_counter_1_BRB1.
	Register(s) fx2_jpeg_streamer/packet_counter_11 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_11_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_5 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_5_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_6 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_6_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_8 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_8_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_counter_9 has(ve) been backward balanced into : fx2_jpeg_streamer/packet_counter_9_BRB0 .
	Register(s) fx2_jpeg_streamer/packet_fid has(ve) been backward balanced into : fx2_jpeg_streamer/packet_fid_BRB0 fx2_jpeg_streamer/packet_fid_BRB1 fx2_jpeg_streamer/packet_fid_BRB2 fx2_jpeg_streamer/packet_fid_BRB4 fx2_jpeg_streamer/packet_fid_BRB5 fx2_jpeg_streamer/packet_fid_BRB6 fx2_jpeg_streamer/packet_fid_BRB8 fx2_jpeg_streamer/packet_fid_BRB9 fx2_jpeg_streamer/packet_fid_BRB10 fx2_jpeg_streamer/packet_fid_BRB11.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) soc_ethmac_crc32_inserter_reg_10 has(ve) been backward balanced into : soc_ethmac_crc32_inserter_reg_10_BRB2 soc_ethmac_crc32_inserter_reg_10_BRB3 soc_ethmac_crc32_inserter_reg_10_BRB5.
	Register(s) soc_ethmac_crc32_inserter_reg_9 has(ve) been backward balanced into : soc_ethmac_crc32_inserter_reg_9_BRB0 soc_ethmac_crc32_inserter_reg_9_BRB1 soc_ethmac_crc32_inserter_reg_9_BRB2 soc_ethmac_crc32_inserter_reg_9_BRB3 soc_ethmac_crc32_inserter_reg_9_BRB4 soc_ethmac_crc32_inserter_reg_9_BRB5.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4 soc_half_rate_phy_rddata_sr_1_BRB5.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB4 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10 soc_half_rate_phy_rddata_sr_2_BRB11 soc_half_rate_phy_rddata_sr_2_BRB12 soc_half_rate_phy_rddata_sr_2_BRB13 soc_half_rate_phy_rddata_sr_2_BRB14 soc_half_rate_phy_rddata_sr_2_BRB15 soc_half_rate_phy_rddata_sr_2_BRB16.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB6 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB11 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15 soc_half_rate_phy_rddata_sr_3_BRB16 soc_half_rate_phy_rddata_sr_3_BRB18 soc_half_rate_phy_rddata_sr_3_BRB19 soc_half_rate_phy_rddata_sr_3_BRB20 soc_half_rate_phy_rddata_sr_3_BRB21.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB11 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16 soc_half_rate_phy_rddata_sr_4_BRB18 soc_half_rate_phy_rddata_sr_4_BRB19 soc_half_rate_phy_rddata_sr_4_BRB20 soc_half_rate_phy_rddata_sr_4_BRB21.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16 soc_half_rate_phy_rddata_sr_5_BRB18 soc_half_rate_phy_rddata_sr_5_BRB19 soc_half_rate_phy_rddata_sr_5_BRB20 soc_half_rate_phy_rddata_sr_5_BRB21.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB3 .
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB0 soc_half_rate_phy_record0_ras_n_BRB1 soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB3 soc_half_rate_phy_record0_ras_n_BRB4.
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB3 soc_half_rate_phy_record1_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB3 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB1 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB10 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB15.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB3.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB1 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB4 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB15.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB2 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB5.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB1 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB10 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB15.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB3.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB1 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB4 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB15.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB2 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB5.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB0 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB1 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB2 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_0_BRB5.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_1_BRB5.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_2_BRB5.
	Register(s) vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3_BRB3 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3_BRB4 vns_hdmi2usbsoc_interface5_bank_bus_dat_r_3_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB0 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_3_BRB5.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB28 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31
vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB48 vns_new_master_rdata_valid0_BRB50 vns_new_master_rdata_valid0_BRB51 .
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28 vns_new_master_rdata_valid1_BRB30
vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB50 vns_new_master_rdata_valid1_BRB52 vns_new_master_rdata_valid1_BRB53 .
	Register(s) vns_new_master_rdata_valid15 has(ve) been backward balanced into : vns_new_master_rdata_valid15_BRB0 vns_new_master_rdata_valid15_BRB1 vns_new_master_rdata_valid15_BRB3 vns_new_master_rdata_valid15_BRB6 vns_new_master_rdata_valid15_BRB9 vns_new_master_rdata_valid15_BRB11 .
	Register(s) vns_new_master_rdata_valid16 has(ve) been backward balanced into : vns_new_master_rdata_valid16_BRB0 vns_new_master_rdata_valid16_BRB1 vns_new_master_rdata_valid16_BRB2 vns_new_master_rdata_valid16_BRB3 vns_new_master_rdata_valid16_BRB6 vns_new_master_rdata_valid16_BRB8 vns_new_master_rdata_valid16_BRB11 vns_new_master_rdata_valid16_BRB13 .
	Register(s) vns_new_master_rdata_valid17 has(ve) been backward balanced into : vns_new_master_rdata_valid17_BRB0 vns_new_master_rdata_valid17_BRB1 vns_new_master_rdata_valid17_BRB2 vns_new_master_rdata_valid17_BRB3 vns_new_master_rdata_valid17_BRB6 vns_new_master_rdata_valid17_BRB8 vns_new_master_rdata_valid17_BRB11 vns_new_master_rdata_valid17_BRB13 .
	Register(s) vns_new_master_rdata_valid18 has(ve) been backward balanced into : vns_new_master_rdata_valid18_BRB0 vns_new_master_rdata_valid18_BRB1 vns_new_master_rdata_valid18_BRB3 vns_new_master_rdata_valid18_BRB5.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26.
	Register(s) vns_new_master_rdata_valid20 has(ve) been backward balanced into : vns_new_master_rdata_valid20_BRB0 vns_new_master_rdata_valid20_BRB1 vns_new_master_rdata_valid20_BRB3 vns_new_master_rdata_valid20_BRB6 vns_new_master_rdata_valid20_BRB9 vns_new_master_rdata_valid20_BRB11 .
	Register(s) vns_new_master_rdata_valid21 has(ve) been backward balanced into : vns_new_master_rdata_valid21_BRB0 vns_new_master_rdata_valid21_BRB1 vns_new_master_rdata_valid21_BRB2 vns_new_master_rdata_valid21_BRB3 vns_new_master_rdata_valid21_BRB6 vns_new_master_rdata_valid21_BRB8 vns_new_master_rdata_valid21_BRB11 vns_new_master_rdata_valid21_BRB13 .
	Register(s) vns_new_master_rdata_valid22 has(ve) been backward balanced into : vns_new_master_rdata_valid22_BRB0 vns_new_master_rdata_valid22_BRB1 vns_new_master_rdata_valid22_BRB2 vns_new_master_rdata_valid22_BRB3 vns_new_master_rdata_valid22_BRB6 vns_new_master_rdata_valid22_BRB8 vns_new_master_rdata_valid22_BRB11 vns_new_master_rdata_valid22_BRB13 .
	Register(s) vns_new_master_rdata_valid23 has(ve) been backward balanced into : vns_new_master_rdata_valid23_BRB0 vns_new_master_rdata_valid23_BRB1 vns_new_master_rdata_valid23_BRB3 vns_new_master_rdata_valid23_BRB5.
	Register(s) vns_new_master_rdata_valid25 has(ve) been backward balanced into : vns_new_master_rdata_valid25_BRB0 vns_new_master_rdata_valid25_BRB1 vns_new_master_rdata_valid25_BRB3 vns_new_master_rdata_valid25_BRB6 vns_new_master_rdata_valid25_BRB9 vns_new_master_rdata_valid25_BRB11 .
	Register(s) vns_new_master_rdata_valid26 has(ve) been backward balanced into : vns_new_master_rdata_valid26_BRB0 vns_new_master_rdata_valid26_BRB1 vns_new_master_rdata_valid26_BRB2 vns_new_master_rdata_valid26_BRB3 vns_new_master_rdata_valid26_BRB6 vns_new_master_rdata_valid26_BRB8 vns_new_master_rdata_valid26_BRB11 vns_new_master_rdata_valid26_BRB13 .
	Register(s) vns_new_master_rdata_valid27 has(ve) been backward balanced into : vns_new_master_rdata_valid27_BRB0 vns_new_master_rdata_valid27_BRB1 vns_new_master_rdata_valid27_BRB2 vns_new_master_rdata_valid27_BRB3 vns_new_master_rdata_valid27_BRB6 vns_new_master_rdata_valid27_BRB8 vns_new_master_rdata_valid27_BRB11 vns_new_master_rdata_valid27_BRB13 .
	Register(s) vns_new_master_rdata_valid28 has(ve) been backward balanced into : vns_new_master_rdata_valid28_BRB0 vns_new_master_rdata_valid28_BRB1 vns_new_master_rdata_valid28_BRB3 vns_new_master_rdata_valid28_BRB5.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
	Register(s) vns_new_master_wdata_ready10 has(ve) been backward balanced into : vns_new_master_wdata_ready10_BRB0 vns_new_master_wdata_ready10_BRB1 vns_new_master_wdata_ready10_BRB3 vns_new_master_wdata_ready10_BRB5.
	Register(s) vns_new_master_wdata_ready2 has(ve) been backward balanced into : vns_new_master_wdata_ready2_BRB0 vns_new_master_wdata_ready2_BRB1 vns_new_master_wdata_ready2_BRB2 vns_new_master_wdata_ready2_BRB3.
	Register(s) vns_new_master_wdata_ready4 has(ve) been backward balanced into : vns_new_master_wdata_ready4_BRB0 vns_new_master_wdata_ready4_BRB1 vns_new_master_wdata_ready4_BRB2 vns_new_master_wdata_ready4_BRB3.
	Register(s) vns_new_master_wdata_ready6 has(ve) been backward balanced into : vns_new_master_wdata_ready6_BRB0 vns_new_master_wdata_ready6_BRB1 vns_new_master_wdata_ready6_BRB3 vns_new_master_wdata_ready6_BRB5.
	Register(s) vns_new_master_wdata_ready8 has(ve) been backward balanced into : vns_new_master_wdata_ready8_BRB0 vns_new_master_wdata_ready8_BRB1 vns_new_master_wdata_ready8_BRB3 vns_new_master_wdata_ready8_BRB5.
Unit <top> processed.
FlipFlop soc_hdmi2usbsoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop soc_hdmi2usbsoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop soc_hdmi2usbsoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop soc_hdmi2usbsoc_interface_we has been replicated 2 time(s)
FlipFlop soc_hdmi2usbsoc_sdram_storage_full_0 has been replicated 4 time(s)
FlipFlop soc_phase_sel has been replicated 3 time(s)
FlipFlop vns_hdmi2usbsoc_csrbank13_sel<13>1_FRB has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 5-bit shift register for signal <soc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <soc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <soc_hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB1>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB15>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB15>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2>.
	Found 3-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0>.
	Found 3-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB6>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB13>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB16>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB6>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB7>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB0>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB4>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB14>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB16>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB18>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB27>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB28>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB9>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB11>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB22>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB24>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB50>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB52>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB53>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB21>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d4_BRB0> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12981
 Flip-Flops                                            : 12981
# Shift Registers                                      : 175
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 59
 3-bit shift register                                  : 25
 4-bit shift register                                  : 70
 5-bit shift register                                  : 9
 6-bit shift register                                  : 2
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 21845
#      GND                         : 1
#      INV                         : 458
#      LUT1                        : 992
#      LUT2                        : 1804
#      LUT3                        : 2263
#      LUT4                        : 1739
#      LUT5                        : 2610
#      LUT6                        : 6678
#      MULT_AND                    : 42
#      MUXCY                       : 2530
#      MUXF7                       : 237
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 2442
# FlipFlops/Latches                : 13279
#      FD                          : 2135
#      FD_1                        : 14
#      FDC                         : 1274
#      FDC_1                       : 11
#      FDCE                        : 948
#      FDCE_1                      : 12
#      FDE                         : 599
#      FDE_1                       : 13
#      FDP                         : 30
#      FDP_1                       : 6
#      FDPE                        : 58
#      FDR                         : 2861
#      FDRE                        : 5069
#      FDS                         : 61
#      FDSE                        : 170
#      IDDR2                       : 5
#      ODDR2                       : 13
# RAMS                             : 1606
#      RAM16X1D                    : 1373
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 61
#      RAMB8BWER                   : 36
# Shift Registers                  : 175
#      SRLC16E                     : 175
# Clock Buffers                    : 16
#      BUFG                        : 16
# IO Buffers                       : 120
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFDS                      : 8
#      IBUFG                       : 3
#      IOBUF                       : 27
#      OBUF                        : 58
#      OBUFDS                      : 9
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 91
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 23
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:           13279  out of  54576    24%  
 Number of Slice LUTs:                19737  out of  27288    72%  
    Number used as Logic:             16544  out of  27288    60%  
    Number used as Memory:             3193  out of   6408    49%  
       Number used as RAM:             3018
       Number used as SRL:              175

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  25144
   Number with an unused Flip Flop:   11865  out of  25144    47%  
   Number with an unused LUT:          5407  out of  25144    21%  
   Number of fully used LUT-FF pairs:  7872  out of  25144    31%  
   Number of unique control sets:       581

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                 138  out of    296    46%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               79  out of    116    68%  
    Number using Block RAM only:         79
 Number of BUFG/BUFGCTRLs:               16  out of     16   100%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk100                                          | PLL_ADV:CLKOUT5        | 7099  |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT2        | 984   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT2        | 984   |
clk100                                          | PLL_ADV:CLKOUT4        | 192   |
clk100                                          | PLL_ADV:CLKOUT2        | 97    |
fx2_ifclk                                       | IBUFG+BUFG             | 71    |
clk100                                          | PLL_ADV:CLKOUT1        | 3933  |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1172  |
eth_clocks_rx                                   | IBUFG+BUFG             | 278   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                      | BUFG                   | 2     |
clk100                                          | PLL_ADV:CLKOUT3        | 2     |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.041ns (Maximum Frequency: 110.602MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13374 / 2851
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            soc_hdmi_in0_s6datacapture1_lateness_4 (FF)
  Destination:       soc_hdmi_in0_s6datacapture1_lateness_1 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: soc_hdmi_in0_s6datacapture1_lateness_4 to soc_hdmi_in0_s6datacapture1_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in0_s6datacapture1_lateness_4 (soc_hdmi_in0_s6datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in0_s6datacapture1_too_early<7>_SW0 (N1490)
     LUT6:I5->O            3   0.205   0.755  soc_hdmi_in0_s6datacapture1_too_early<7> (soc_hdmi_in0_s6datacapture1_too_early)
     LUT6:I4->O            7   0.203   0.773  _n31079_inv (_n31079_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture1_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13246 / 2851
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            soc_hdmi_in1_s6datacapture0_lateness_4 (FF)
  Destination:       soc_hdmi_in1_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: soc_hdmi_in1_s6datacapture0_lateness_4 to soc_hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in1_s6datacapture0_lateness_4 (soc_hdmi_in1_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in1_s6datacapture0_too_early<7>_SW0 (N1494)
     LUT6:I5->O            3   0.205   0.755  soc_hdmi_in1_s6datacapture0_too_early<7> (soc_hdmi_in1_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n31095_inv (_n31095_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.548ns (frequency: 116.992MHz)
  Total number of paths / destination ports: 5548458 / 35971
-------------------------------------------------------------------------
Delay:               12.821ns (Levels of Logic = 13)
  Source:            JpegEnc/U_Huffman/VLC_size_1 (FF)
  Destination:       JpegEnc/U_Huffman/word_reg_17_BRB1 (FF)
  Source Clock:      clk100 rising 0.7X
  Destination Clock: clk100 rising 0.7X

  Data Path: JpegEnc/U_Huffman/VLC_size_1 to JpegEnc/U_Huffman/word_reg_17_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            171   0.447   2.132  JpegEnc/U_Huffman/VLC_size_1 (JpegEnc/U_Huffman/VLC_size_1)
     LUT3:I1->O            4   0.203   0.683  JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_45_OUT_Madd_xor<2>11 (JpegEnc/U_Huffman/Msub_GND_213_o_GND_213_o_sub_102_OUT<3:0>_lut<2>)
     MUXF7:S->O            1   0.148   0.000  JpegEnc/U_Huffman/Mmux_GND_213_o_VLC[15]_Mux_46_o_3_f7 (JpegEnc/U_Huffman/Mmux_GND_213_o_VLC[15]_Mux_46_o_3_f7)
     MUXF8:I1->O          71   0.152   1.687  JpegEnc/U_Huffman/Mmux_GND_213_o_VLC[15]_Mux_46_o_2_f8 (JpegEnc/U_Huffman/GND_213_o_VLC[15]_Mux_46_o)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1767_SW0 (N2691)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1767 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1766)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1768_SW0 (N6016)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1768 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1767)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1770 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1769)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1771_SW0 (N5980)
     LUT5:I4->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1771 (JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1770)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1773_SW0 (N2145)
     LUT6:I5->O            1   0.205   0.580  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1774_SW0 (N2375)
     LUT6:I5->O            1   0.205   0.000  JpegEnc/U_Huffman/Mmux_state[1]_word_reg[22]_wide_mux_457_OUT1776_SW0 (N2099)
     FDE:D                     0.102          JpegEnc/U_Huffman/word_reg_3_BRB1
    ----------------------------------------
    Total                     12.821ns (3.102ns logic, 9.719ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 9.041ns (frequency: 110.602MHz)
  Total number of paths / destination ports: 2051 / 125
-------------------------------------------------------------------------
Delay:               4.521ns (Levels of Logic = 4)
  Source:            memadr_43_0 (FF)
  Destination:       fx2_jpeg_streamer/packet_counter_10 (FF)
  Source Clock:      fx2_ifclk rising
  Destination Clock: fx2_ifclk falling

  Data Path: memadr_43_0 to fx2_jpeg_streamer/packet_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.802  memadr_43_0 (memadr_43_0)
     RAM16X1D:DPRA0->DPO    4   0.205   1.028  Mram_storage_471 (soc_encoder_streamer_fifo_asyncfifo_dout<0>)
     LUT6:I1->O            1   0.203   0.580  fx2_jpeg_streamer/PWR_139_o_sink_data[7]_equal_9_o<7>_SW1 (N4233)
     LUT6:I5->O            6   0.205   0.745  fx2_jpeg_streamer/Mmux_fsm_state[1]_packet_counter[11]_wide_mux_36_OUT14 (fx2_jpeg_streamer/Mmux_fsm_state[1]_packet_counter[11]_wide_mux_36_OUT14)
     LUT2:I1->O            1   0.205   0.000  fx2_jpeg_streamer/Mmux_fsm_state[1]_packet_counter[11]_wide_mux_36_OUT21 (fx2_jpeg_streamer/fsm_state[1]_packet_counter[11]_wide_mux_36_OUT<10>)
     FDCE_1:D                  0.102          fx2_jpeg_streamer/packet_counter_10
    ----------------------------------------
    Total                      4.521ns (1.367ns logic, 3.154ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 7.381ns (frequency: 135.483MHz)
  Total number of paths / destination ports: 61634 / 2642
-------------------------------------------------------------------------
Delay:               7.381ns (Levels of Logic = 5)
  Source:            soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0 (FF)
  Destination:       soc_hdmi_out0_core_timinggenerator_vcounter_1 (FF)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0 to soc_hdmi_out0_core_timinggenerator_vcounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             153   0.447   2.010  soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0 (soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0)
     RAM16X1D:DPRA0->DPO    1   0.205   0.684  Mram_storage_2890 (soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout<89>)
     LUT4:I2->O            1   0.203   0.580  soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6214_o121_SW0 (N2653)
     LUT5:I4->O            1   0.205   0.580  soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6214_o121 (soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6214_o12)
     LUT6:I5->O            2   0.205   0.721  soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6214_o125 (soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_6214_o)
     LUT6:I4->O           12   0.203   0.908  Mcount_soc_hdmi_out0_core_timinggenerator_vcounter_val1 (Mcount_soc_hdmi_out0_core_timinggenerator_vcounter_val)
     FDRE:R                    0.430          soc_hdmi_out0_core_timinggenerator_vcounter_0
    ----------------------------------------
    Total                      7.381ns (1.898ns logic, 5.483ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.239ns (frequency: 138.140MHz)
  Total number of paths / destination ports: 11457 / 708
-------------------------------------------------------------------------
Delay:               7.239ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_5 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_5 (vns_xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable2 (soc_ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            4   0.205   0.684  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           47   0.205   1.505  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n292151 (_n29215)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.239ns (1.900ns logic, 5.339ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 556 / 205
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n31113_inv1 (_n31113_inv)
     FDRE:CE                   0.322          soc_front_panel_count_0
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 45 / 45
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 2)
  Source:            fx2_flagb (PAD)
  Destination:       fx2_jpeg_streamer/packet_counter_10 (FF)
  Destination Clock: fx2_ifclk falling

  Data Path: fx2_flagb to fx2_jpeg_streamer/packet_counter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.077  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT4:I0->O           12   0.203   0.908  fx2_jpeg_streamer/_n0126_inv1 (fx2_jpeg_streamer/_n0126_inv)
     FDCE_1:CE                 0.322          fx2_jpeg_streamer/packet_counter_2
    ----------------------------------------
    Total                      3.732ns (1.747ns logic, 1.985ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_3:BUSY (PAD)
  Destination:       soc_hdmi_in0_s6datacapture1_lateness_1 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: IODELAY2_3:BUSY to soc_hdmi_in0_s6datacapture1_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_3 (soc_hdmi_in0_s6datacapture1_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n31079_inv_SW0_SW0 (N4141)
     LUT6:I0->O            7   0.203   0.773  _n31079_inv (_n31079_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture1_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_7:BUSY (PAD)
  Destination:       soc_hdmi_in1_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: IODELAY2_7:BUSY to soc_hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_7 (soc_hdmi_in1_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n31095_inv_SW0_SW0 (N4145)
     LUT6:I0->O            7   0.203   0.773  _n31095_inv (_n31095_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 264 / 205
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            soc_spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: soc_spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  soc_spiflash_bitbang_en_storage_full (soc_spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  soc_spiflash_oe_inv1 (soc_spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 32 / 10
-------------------------------------------------------------------------
Offset:              4.847ns (Levels of Logic = 2)
  Source:            fx2_jpeg_streamer/fx2_data_7_BRB0 (FF)
  Destination:       fx2_data<0> (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_7_BRB0 to fx2_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            4   0.447   1.048  fx2_jpeg_streamer/fx2_data_7_BRB0 (fx2_jpeg_streamer/fx2_data_7_BRB0)
     LUT6:I0->O            1   0.203   0.579  fx2_jpeg_streamer/Mmux_fsm_state[1]_fx2_data[7]_wide_mux_34_OUT11 (fx2_jpeg_streamer/fx2_data_0)
     OBUF:I->O                 2.571          fx2_data_0_OBUF (fx2_data<0>)
    ----------------------------------------
    Total                      4.847ns (3.221ns logic, 1.626ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl20_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl20_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl20_regs1 (vns_xilinxmultiregimpl20_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in0_s6datacapture0_delay_ce1 (soc_hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl71_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl71_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl71_regs1 (vns_xilinxmultiregimpl71_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in1_s6datacapture0_delay_ce1 (soc_hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 279 / 251
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.742|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |   16.925|         |    1.919|         |
eth_clocks_rx                                   |    1.263|         |         |         |
fx2_ifclk                                       |    1.249|         |         |         |
hdmi_in0_clk_p                                  |    2.418|         |         |         |
hdmi_in1_clk_p                                  |    2.418|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.926|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.239|         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.817|         |    4.057|         |
fx2_ifclk      |    4.092|    4.143|    7.127|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.897|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.897|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock soc_hdmi_out0_driver_clocking_clk_pix_unbuffered
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |    5.709|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.381|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 304.00 secs
Total CPU time to Xst completion: 302.62 secs
 
--> 


Total memory usage is 984948 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2122 (   0 filtered)
Number of infos    :  494 (   0 filtered)

