Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:57:39 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 100 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 124 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.755        0.000                      0                31436        0.042        0.000                      0                31436        3.225        0.000                       0                 14557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.755        0.000                      0                31436        0.042        0.000                      0                31436        3.225        0.000                       0                 14557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[6][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.554ns (24.968%)  route 4.670ns (75.032%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.018 r  add14/mem_reg[11][11][31]_i_10/O[6]
                         net (fo=1, routed)           0.258     5.276    fsm/out[30]
    SLICE_X29Y101        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     5.374 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.887     6.261    R0_0/D[30]
    SLICE_X18Y114        FDRE                                         r  R0_0/mem_reg[6][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X18Y114        FDRE                                         r  R0_0/mem_reg[6][7][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y114        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[6][7][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.587ns (25.564%)  route 4.621ns (74.436%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.035 r  add14/mem_reg[11][11][31]_i_10/O[7]
                         net (fo=1, routed)           0.283     5.318    fsm/out[31]
    SLICE_X30Y104        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     5.432 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.813     6.245    R0_0/D[31]
    SLICE_X21Y114        FDRE                                         r  R0_0/mem_reg[3][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X21Y114        FDRE                                         r  R0_0/mem_reg[3][0][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y114        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[3][0][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.587ns (25.580%)  route 4.617ns (74.420%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.035 r  add14/mem_reg[11][11][31]_i_10/O[7]
                         net (fo=1, routed)           0.283     5.318    fsm/out[31]
    SLICE_X30Y104        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     5.432 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.809     6.241    R0_0/D[31]
    SLICE_X22Y113        FDRE                                         r  R0_0/mem_reg[3][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y113        FDRE                                         r  R0_0/mem_reg[3][6][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y113        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[3][6][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.241    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[11][2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.587ns (25.721%)  route 4.583ns (74.279%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.035 r  add14/mem_reg[11][11][31]_i_10/O[7]
                         net (fo=1, routed)           0.283     5.318    fsm/out[31]
    SLICE_X30Y104        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     5.432 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.775     6.207    R0_0/D[31]
    SLICE_X24Y114        FDRE                                         r  R0_0/mem_reg[11][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.026     7.026    R0_0/clk
    SLICE_X24Y114        FDRE                                         r  R0_0/mem_reg[11][2][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y114        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    R0_0/mem_reg[11][2][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[3][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.554ns (25.207%)  route 4.611ns (74.793%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.018 r  add14/mem_reg[11][11][31]_i_10/O[6]
                         net (fo=1, routed)           0.258     5.276    fsm/out[30]
    SLICE_X29Y101        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     5.374 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.828     6.202    R0_0/D[30]
    SLICE_X18Y113        FDRE                                         r  R0_0/mem_reg[3][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X18Y113        FDRE                                         r  R0_0/mem_reg[3][7][30]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y113        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[3][7][30]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.587ns (25.780%)  route 4.569ns (74.220%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.035 r  add14/mem_reg[11][11][31]_i_10/O[7]
                         net (fo=1, routed)           0.283     5.318    fsm/out[31]
    SLICE_X30Y104        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     5.432 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.761     6.193    R0_0/D[31]
    SLICE_X21Y114        FDRE                                         r  R0_0/mem_reg[7][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.025     7.025    R0_0/clk
    SLICE_X21Y114        FDRE                                         r  R0_0/mem_reg[7][0][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y114        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[7][0][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.587ns (25.813%)  route 4.561ns (74.187%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.035 r  add14/mem_reg[11][11][31]_i_10/O[7]
                         net (fo=1, routed)           0.283     5.318    fsm/out[31]
    SLICE_X30Y104        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     5.432 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.753     6.185    R0_0/D[31]
    SLICE_X22Y116        FDRE                                         r  R0_0/mem_reg[2][5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X22Y116        FDRE                                         r  R0_0/mem_reg[2][5][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y116        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[2][5][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[1][7][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 1.554ns (25.272%)  route 4.595ns (74.728%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     5.018 r  add14/mem_reg[11][11][31]_i_10/O[6]
                         net (fo=1, routed)           0.258     5.276    fsm/out[30]
    SLICE_X29Y101        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.098     5.374 r  fsm/mem[11][11][30]_i_1/O
                         net (fo=144, routed)         0.812     6.186    R0_0/D[30]
    SLICE_X18Y113        FDRE                                         r  R0_0/mem_reg[1][7][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.025     7.025    R0_0/clk
    SLICE_X18Y113        FDRE                                         r  R0_0/mem_reg[1][7][30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X18Y113        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[1][7][30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[2][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 1.587ns (25.813%)  route 4.561ns (74.187%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.861 r  add14/mem_reg[11][11][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.889    add14/mem_reg[11][11][23]_i_2_n_0
    SLICE_X30Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     5.035 r  add14/mem_reg[11][11][31]_i_10/O[7]
                         net (fo=1, routed)           0.283     5.318    fsm/out[31]
    SLICE_X30Y104        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     5.432 r  fsm/mem[11][11][31]_i_2/O
                         net (fo=144, routed)         0.753     6.185    R0_0/D[31]
    SLICE_X21Y114        FDRE                                         r  R0_0/mem_reg[2][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.025     7.025    R0_0/clk
    SLICE_X21Y114        FDRE                                         r  R0_0/mem_reg[2][0][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y114        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    R0_0/mem_reg[2][0][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 fsm30/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            R0_0/mem_reg[7][2][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 1.556ns (25.317%)  route 4.590ns (74.683%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.037     0.037    fsm30/clk
    SLICE_X28Y79         FDRE                                         r  fsm30/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm30/out_reg[2]/Q
                         net (fo=10, routed)          0.136     0.268    fsm30/fsm30_out[2]
    SLICE_X28Y78         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.463 r  fsm30/out[0]_i_2__28/O
                         net (fo=13, routed)          0.313     0.776    fsm23/out_reg[0]_12
    SLICE_X29Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     0.893 r  fsm23/out[0]_i_2__8/O
                         net (fo=18, routed)          0.493     1.386    fsm21/out_reg[0]_98
    SLICE_X28Y90         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.452 f  fsm21/mem[11][11][31]_i_42/O
                         net (fo=1, routed)           0.173     1.625    fsm21/mem[11][11][31]_i_42_n_0
    SLICE_X29Y90         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     1.725 f  fsm21/mem[11][11][31]_i_15/O
                         net (fo=29, routed)          0.170     1.895    fsm21/done_reg_144
    SLICE_X31Y90         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.167     2.062 f  fsm21/mem[11][11][31]_i_13/O
                         net (fo=2, routed)           0.265     2.327    fsm21/mem[11][11][31]_i_13_n_0
    SLICE_X30Y91         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     2.365 r  fsm21/mem[11][11][31]_i_7/O
                         net (fo=528, routed)         0.691     3.056    R0_0/out[31]_i_13_0
    SLICE_X34Y90         MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.098     3.154 r  R0_0/out_reg[11]_i_14/O
                         net (fo=1, routed)           0.450     3.604    R0_0/out_reg[11]_i_14_n_0
    SLICE_X33Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.719 r  R0_0/out[11]_i_5__7/O
                         net (fo=1, routed)           0.010     3.729    R0_0/out[11]_i_5__7_n_0
    SLICE_X33Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.082     3.811 r  R0_0/out_reg[11]_i_2__6/O
                         net (fo=3, routed)           0.360     4.171    R0_0/out_reg[1]_10
    SLICE_X33Y83         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.271 r  R0_0/mem[11][11][15]_i_8/O
                         net (fo=1, routed)           0.408     4.679    add14/left[11]
    SLICE_X30Y95         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.131     4.810 r  add14/mem_reg[11][11][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.838    add14/mem_reg[11][11][15]_i_2_n_0
    SLICE_X30Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     4.942 r  add14/mem_reg[11][11][23]_i_2/O[3]
                         net (fo=1, routed)           0.315     5.257    fsm/out[19]
    SLICE_X27Y92         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     5.405 r  fsm/mem[11][11][19]_i_1/O
                         net (fo=144, routed)         0.778     6.183    R0_0/D[19]
    SLICE_X18Y83         FDRE                                         r  R0_0/mem_reg[7][2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14748, unset)        0.024     7.024    R0_0/clk
    SLICE_X18Y83         FDRE                                         r  R0_0/mem_reg[7][2][19]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y83         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    R0_0/mem_reg[7][2][19]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    cond_stored1/clk
    SLICE_X12Y74         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored1/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    i00/cond_stored1_out
    SLICE_X12Y74         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  i00/out[0]_i_1__189/O
                         net (fo=1, routed)           0.015     0.106    cond_stored1/out_reg[0]_0
    SLICE_X12Y74         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    cond_stored1/clk
    SLICE_X12Y74         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X12Y74         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.038ns (40.000%)  route 0.057ns (60.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.013     0.013    mult_pipe1/clk
    SLICE_X29Y42         FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.057     0.108    bin_read1_0/Q[14]
    SLICE_X30Y42         FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    bin_read1_0/clk
    SLICE_X30Y42         FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y42         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read8_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_00/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    bin_read8_0/clk
    SLICE_X12Y81         FDRE                                         r  bin_read8_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read8_0/out_reg[10]/Q
                         net (fo=1, routed)           0.057     0.109    v_00/out_reg[10]_1
    SLICE_X12Y82         FDRE                                         r  v_00/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.019     0.019    v_00/clk
    SLICE_X12Y82         FDRE                                         r  v_00/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X12Y82         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    v_00/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe2/quotient_msk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe2/quotient_msk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe2/clk
    SLICE_X27Y120        FDRE                                         r  div_pipe2/quotient_msk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y120        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  div_pipe2/quotient_msk_reg[6]/Q
                         net (fo=3, routed)           0.057     0.109    div_pipe2/quotient_msk[6]
    SLICE_X27Y121        FDRE                                         r  div_pipe2/quotient_msk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe2/clk
    SLICE_X27Y121        FDRE                                         r  div_pipe2/quotient_msk_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y121        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    div_pipe2/quotient_msk_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[13]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[13]
    SLICE_X21Y145        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[13]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[13]_i_1_n_0
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y145        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[14]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[14]
    SLICE_X21Y145        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[14]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[14]_i_1_n_0
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[14]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y145        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[15]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[15]
    SLICE_X21Y145        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.093 r  div_pipe0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.015     0.108    div_pipe0/quotient[15]_i_1_n_0
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y145        FDRE                                         r  div_pipe0/quotient_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y145        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe0/clk
    SLICE_X21Y147        FDRE                                         r  div_pipe0/quotient_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y147        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[16]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[16]
    SLICE_X21Y147        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[16]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[16]_i_1_n_0
    SLICE_X21Y147        FDRE                                         r  div_pipe0/quotient_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe0/clk
    SLICE_X21Y147        FDRE                                         r  div_pipe0/quotient_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y147        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X18Y142        FDRE                                         r  div_pipe1/quotient_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[21]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe1/quotient[21]
    SLICE_X18Y142        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe1/quotient[21]_i_1__0/O
                         net (fo=1, routed)           0.016     0.108    div_pipe1/quotient[21]_i_1__0_n_0
    SLICE_X18Y142        FDRE                                         r  div_pipe1/quotient_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X18Y142        FDRE                                         r  div_pipe1/quotient_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y142        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.012     0.012    div_pipe1/clk
    SLICE_X18Y142        FDRE                                         r  div_pipe1/quotient_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[4]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe1/quotient[4]
    SLICE_X18Y142        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe1/quotient[4]_i_1__0/O
                         net (fo=1, routed)           0.017     0.108    div_pipe1/quotient[4]_i_1__0_n_0
    SLICE_X18Y142        FDRE                                         r  div_pipe1/quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14748, unset)        0.018     0.018    div_pipe1/clk
    SLICE_X18Y142        FDRE                                         r  div_pipe1/quotient_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y142        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y18  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y17  mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y43  mult_pipe10/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y37  mult_pipe11/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y21  mult_pipe2/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y18  mult_pipe3/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y31  mult_pipe4/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y37  mult_pipe5/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y44  mult_pipe6/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y32  mult_pipe7/out_tmp0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y73   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y59   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y59   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y61   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y61   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y62   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y73   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y73   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y60   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y59   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X15Y59   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y61   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X17Y61   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y62   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X16Y62   A0_0/mem_reg[0][0][12]/C



