#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b454539d20 .scope module, "JohnsonCounter_tb" "JohnsonCounter_tb" 2 3;
 .timescale -9 -9;
v000001b4545997e0_0 .var "clk", 0 0;
v000001b454599380_0 .var/i "i", 31 0;
v000001b45459a960_0 .net "q", 7 0, L_000001b45459a3c0;  1 drivers
v000001b45459a640_0 .var "reset", 0 0;
S_000001b45453b330 .scope module, "uut" "JohnsonCounter" 2 8, 3 1 0, S_000001b454539d20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000001b454540fa0 .functor NOT 1, L_000001b45459a140, C4<0>, C4<0>, C4<0>;
v000001b4545992e0_0 .net *"_ivl_3", 0 0, L_000001b45459a140;  1 drivers
v000001b45459afa0_0 .net "clk", 0 0, v000001b4545997e0_0;  1 drivers
v000001b454599c40_0 .net "q", 7 0, L_000001b45459a3c0;  alias, 1 drivers
v000001b45459ad20_0 .net "reset", 0 0, v000001b45459a640_0;  1 drivers
L_000001b45459a140 .part L_000001b45459a3c0, 7, 1;
L_000001b45459a280 .part L_000001b45459a3c0, 0, 1;
L_000001b45459a460 .part L_000001b45459a3c0, 1, 1;
L_000001b45459a500 .part L_000001b45459a3c0, 2, 1;
L_000001b45459abe0 .part L_000001b45459a3c0, 3, 1;
L_000001b45459ab40 .part L_000001b45459a3c0, 4, 1;
L_000001b454599e20 .part L_000001b45459a3c0, 5, 1;
LS_000001b45459a3c0_0_0 .concat8 [ 1 1 1 1], v000001b45453c1a0_0, v000001b45453be80_0, v000001b45453bf20_0, v000001b45453ca60_0;
LS_000001b45459a3c0_0_4 .concat8 [ 1 1 1 1], v000001b45453c060_0, v000001b4545994c0_0, v000001b45459a1e0_0, v000001b454599ba0_0;
L_000001b45459a3c0 .concat8 [ 4 4 0 0], LS_000001b45459a3c0_0_0, LS_000001b45459a3c0_0_4;
L_000001b454599d80 .part L_000001b45459a3c0, 6, 1;
S_000001b45453a020 .scope module, "D0" "D_FF" 3 5, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b45453cba0_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45453c600_0 .net "d", 0 0, L_000001b454540fa0;  1 drivers
v000001b45453c1a0_0 .var "q", 0 0;
v000001b45453c420_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
E_000001b454537430/0 .event negedge, v000001b45453cba0_0;
E_000001b454537430/1 .event posedge, v000001b45453c420_0;
E_000001b454537430 .event/or E_000001b454537430/0, E_000001b454537430/1;
S_000001b4545428b0 .scope module, "D1" "D_FF" 3 6, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b45453cd80_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45453cc40_0 .net "d", 0 0, L_000001b45459a280;  1 drivers
v000001b45453be80_0 .var "q", 0 0;
v000001b45453cce0_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
S_000001b454542a40 .scope module, "D2" "D_FF" 3 7, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b45453c740_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45453c100_0 .net "d", 0 0, L_000001b45459a460;  1 drivers
v000001b45453bf20_0 .var "q", 0 0;
v000001b45453c920_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
S_000001b4542ee240 .scope module, "D3" "D_FF" 3 8, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b45453c6a0_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45453c9c0_0 .net "d", 0 0, L_000001b45459a500;  1 drivers
v000001b45453ca60_0 .var "q", 0 0;
v000001b45453c7e0_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
S_000001b4542ee3d0 .scope module, "D4" "D_FF" 3 9, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b45453bfc0_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45453cb00_0 .net "d", 0 0, L_000001b45459abe0;  1 drivers
v000001b45453c060_0 .var "q", 0 0;
v000001b45453c380_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
S_000001b4542ee560 .scope module, "D5" "D_FF" 3 10, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b45453c240_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b454599100_0 .net "d", 0 0, L_000001b45459ab40;  1 drivers
v000001b4545994c0_0 .var "q", 0 0;
v000001b45459a8c0_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
S_000001b454512760 .scope module, "D6" "D_FF" 3 11, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b454599240_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45459a5a0_0 .net "d", 0 0, L_000001b454599e20;  1 drivers
v000001b45459a1e0_0 .var "q", 0 0;
v000001b454599ce0_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
S_000001b4545128f0 .scope module, "D7" "D_FF" 3 12, 3 15 0, S_000001b45453b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001b454599740_0 .net "clk", 0 0, v000001b4545997e0_0;  alias, 1 drivers
v000001b45459a780_0 .net "d", 0 0, L_000001b454599d80;  1 drivers
v000001b454599ba0_0 .var "q", 0 0;
v000001b454599920_0 .net "reset", 0 0, v000001b45459a640_0;  alias, 1 drivers
    .scope S_000001b45453a020;
T_0 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b45453c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45453c1a0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b45453c600_0;
    %store/vec4 v000001b45453c1a0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b4545428b0;
T_1 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b45453cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45453be80_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b45453cc40_0;
    %store/vec4 v000001b45453be80_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b454542a40;
T_2 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b45453c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45453bf20_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b45453c100_0;
    %store/vec4 v000001b45453bf20_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b4542ee240;
T_3 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b45453c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45453ca60_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b45453c9c0_0;
    %store/vec4 v000001b45453ca60_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b4542ee3d0;
T_4 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b45453c380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45453c060_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b45453cb00_0;
    %store/vec4 v000001b45453c060_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b4542ee560;
T_5 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b45459a8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4545994c0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b454599100_0;
    %store/vec4 v000001b4545994c0_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b454512760;
T_6 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b454599ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45459a1e0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b45459a5a0_0;
    %store/vec4 v000001b45459a1e0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b4545128f0;
T_7 ;
    %wait E_000001b454537430;
    %load/vec4 v000001b454599920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b454599ba0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b45459a780_0;
    %store/vec4 v000001b454599ba0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b454539d20;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b45459a640_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b45459a640_0, 0, 1;
    %vpi_call 2 13 "$monitor", "%t q=%b, clock=%b, reset=%b", $time, v000001b45459a960_0, v000001b4545997e0_0, v000001b45459a640_0 {0 0 0};
    %delay 200, 0;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001b454539d20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4545997e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b454599380_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b454599380_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_9.1, 5;
    %delay 5, 0;
    %load/vec4 v000001b4545997e0_0;
    %inv;
    %store/vec4 v000001b4545997e0_0, 0, 1;
    %load/vec4 v000001b454599380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b454599380_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Q2_tb.v";
    "./Q2.v";
