This is my IC design projects at university. They are RTL syntheses of one 8-bit ALU, and two bitcells(6T and 8T) in Verilog HDL.
In the 8-bit ALU, I used Carry-lookahead adder to perform parallel processing.
In the bitcells, I described them in Verilog based on CMOS schematics.
