###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =       201395   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       186796   # Number of read row buffer hits
num_read_cmds                  =       201395   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        14625   # Number of ACT commands
num_pre_cmds                   =        14614   # Number of PRE commands
num_ondemand_pres              =         2674   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8675960   # Cyles of rank active rank.0
rank_active_cycles.1           =      8222660   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1324040   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1777340   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       178062   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1224   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          391   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          224   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          309   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          309   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          746   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          605   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           32   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           23   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19470   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       126193   # Read request latency (cycles)
read_latency[40-59]            =        38709   # Read request latency (cycles)
read_latency[60-79]            =        10500   # Read request latency (cycles)
read_latency[80-99]            =         3416   # Read request latency (cycles)
read_latency[100-119]          =         2643   # Read request latency (cycles)
read_latency[120-139]          =         2056   # Read request latency (cycles)
read_latency[140-159]          =         1440   # Read request latency (cycles)
read_latency[160-179]          =         1359   # Read request latency (cycles)
read_latency[180-199]          =         1195   # Read request latency (cycles)
read_latency[200-]             =        13884   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.12025e+08   # Read energy
act_energy                     =   4.0014e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.35539e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  8.53123e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.4138e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.13094e+09   # Active standby energy rank.1
average_read_latency           =      65.6388   # Average read request latency (cycles)
average_interarrival           =      49.6532   # Average request interarrival latency (cycles)
total_energy                   =  1.35901e+10   # Total energy (pJ)
average_power                  =      1359.01   # Average power (mW)
average_bandwidth              =      1.71857   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         3086   # Number of WRITE/WRITEP commands
num_reads_done                 =       233870   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       214910   # Number of read row buffer hits
num_read_cmds                  =       233870   # Number of READ/READP commands
num_writes_done                =         3086   # Number of read requests issued
num_write_row_hits             =         2417   # Number of write row buffer hits
num_act_cmds                   =        19651   # Number of ACT commands
num_pre_cmds                   =        19635   # Number of PRE commands
num_ondemand_pres              =         6294   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8411025   # Cyles of rank active rank.0
rank_active_cycles.1           =      8359997   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1588975   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1640003   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       213836   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1153   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          336   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          223   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          294   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          313   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          769   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          559   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           27   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           25   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19421   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            6   # Write cmd latency (cycles)
write_latency[40-59]           =           14   # Write cmd latency (cycles)
write_latency[60-79]           =           47   # Write cmd latency (cycles)
write_latency[80-99]           =           82   # Write cmd latency (cycles)
write_latency[100-119]         =           89   # Write cmd latency (cycles)
write_latency[120-139]         =           86   # Write cmd latency (cycles)
write_latency[140-159]         =           75   # Write cmd latency (cycles)
write_latency[160-179]         =           54   # Write cmd latency (cycles)
write_latency[180-199]         =           39   # Write cmd latency (cycles)
write_latency[200-]            =         2594   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       130227   # Read request latency (cycles)
read_latency[40-59]            =        48284   # Read request latency (cycles)
read_latency[60-79]            =        18103   # Read request latency (cycles)
read_latency[80-99]            =         5954   # Read request latency (cycles)
read_latency[100-119]          =         3801   # Read request latency (cycles)
read_latency[120-139]          =         3003   # Read request latency (cycles)
read_latency[140-159]          =         1906   # Read request latency (cycles)
read_latency[160-179]          =         1665   # Read request latency (cycles)
read_latency[180-199]          =         1397   # Read request latency (cycles)
read_latency[200-]             =        19530   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.54053e+07   # Write energy
read_energy                    =  9.42964e+08   # Read energy
act_energy                     =  5.37651e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  7.62708e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.87201e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.24848e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.21664e+09   # Active standby energy rank.1
average_read_latency           =      79.8569   # Average read request latency (cycles)
average_interarrival           =      42.2016   # Average request interarrival latency (cycles)
total_energy                   =  1.37318e+10   # Total energy (pJ)
average_power                  =      1373.18   # Average power (mW)
average_bandwidth              =      2.02202   # Average bandwidth
