// Seed: 4131511774
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3
);
  wire id_5, id_6;
  reg  id_7;
  wire id_8;
  always if (1) id_7 <= "" - id_3;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4,
    input wand id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    output wire id_13,
    input supply0 id_14,
    output uwire id_15,
    output wand id_16,
    input supply0 id_17,
    output supply1 id_18,
    input uwire id_19,
    output wand id_20,
    output wor id_21,
    output tri0 id_22,
    input wand id_23,
    output wire id_24,
    output uwire id_25,
    input uwire id_26,
    output supply0 id_27,
    output wire id_28,
    input tri0 id_29,
    input wand id_30,
    output wand id_31,
    output tri0 id_32,
    input tri0 id_33,
    output supply1 id_34,
    output tri0 id_35,
    output tri0 id_36,
    output tri1 id_37
    , id_49,
    input tri0 id_38,
    input supply0 id_39,
    output tri1 id_40,
    input tri id_41,
    output wor id_42,
    output tri1 id_43,
    input supply1 id_44,
    input tri1 id_45,
    input uwire id_46,
    output supply1 id_47
);
  assign id_42 = 1'b0;
  assign id_24 = id_0 ? id_38 : id_7;
  module_0(
      id_40, id_41, id_5, id_9
  );
  assign id_36 = (1);
endmodule
