/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 *
 * Auto Generate file, please don't edit it
 *
 */

#ifndef __ASM_ARCH_D4400_PINS_H__
#define __ASM_ARCH_D4400_PINS_H__

#include <asm/arch/iomux.h>

/* Use to set PAD control */
#define PAD_CTL_HYS		(1 << 9)
#define PAD_CTL_PUS_100K_DOWN	(0 << 6)
#define PAD_CTL_PUS_47K_UP	(1 << 6)
#define PAD_CTL_PUS_100K_UP	(2 << 6)
#define PAD_CTL_PUS_22K_UP	(3 << 6)
#define PAD_CTL_PUE		(1 << 0)
#define PAD_CTL_PKE		(1 << 8)
#define PAD_CTL_ODE		(1 << 10)
#define PAD_CTL_SPEED_LOW	(1 << 12)
#define PAD_CTL_SPEED_MED	(2 << 12)
#define PAD_CTL_SPEED_HIGH	(3 << 12)
#define PAD_CTL_DSL_DISABLE	(0 << 1)
#define PAD_CTL_DSL_1		(1 << 1)
#define PAD_CTL_DSL_2		(2 << 1)
#define PAD_CTL_DSL_3		(3 << 1)
#define PAD_CTL_DSL_4		(4 << 1)
#define PAD_CTL_DSL_5		(5 << 1)
#define PAD_CTL_DSL_6		(6 << 1)
#define PAD_CTL_DSL_7		(7 << 1)

#define NO_MUX_I0
#define NO_PAD_I0

#define DDR_PAD			1

enum {
	D4400_PAD_DDR_DQ0 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ1 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ2 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ3 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ4 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ5 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ6 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ7 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ8 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ9 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ10 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ11 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ12 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ13 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ14 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ15 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ16 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ17 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ18 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ19 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ20 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ21 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ22 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ23 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ24 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ25 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ26 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ27 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ28 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ29 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ30 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQ31 = IOMUX_PAD(0x0200, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DM0 = IOMUX_PAD(0x0202, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DM1 = IOMUX_PAD(0x0202, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DM2 = IOMUX_PAD(0x0202, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DM3 = IOMUX_PAD(0x0202, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS0 = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS0_B = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS1 = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS1_B = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS2 = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS2_B = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS3 = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQS3_B = IOMUX_PAD(0x0204, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQSBA0 = IOMUX_PAD(0x0206, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQSBA1 = IOMUX_PAD(0x0206, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_DQSBA2 = IOMUX_PAD(0x0206, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A0 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A1 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A2 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A3 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A4 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A5 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A6 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A7 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A8 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A9 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A10 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A11 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A12 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A13 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A14 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_A15 = IOMUX_PAD(0x0208, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_WE_B = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_RAS_B = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CAS_B = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CS0_B = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CS1_B = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CKE0 = IOMUX_PAD(0x020C, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CKE1 = IOMUX_PAD(0x020C, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CK0 = IOMUX_PAD(0x020F, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CK0_B = IOMUX_PAD(0x020F, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CK1 = IOMUX_PAD(0x020F, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_CK1_B = IOMUX_PAD(0x020F, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_ODT0 = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_ODT1 = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_RESET = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_DDR_ZQ = IOMUX_PAD(0x020A, 0x0000, 0x01, 0, 1),
	D4400_PAD_FLASH_DAT0_EIM_DATA0 = IOMUX_PAD(0x0202, 0x008b, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT0_GPIOE0 = IOMUX_PAD(0x0202, 0x008b, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT1_EIM_DATA1 = IOMUX_PAD(0x0202, 0x00d6, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT1_GPIOE1 = IOMUX_PAD(0x0202, 0x00d6, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT2_EIM_DATA2 = IOMUX_PAD(0x0202, 0x006f, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT2_GPIOE2 = IOMUX_PAD(0x0202, 0x006f, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT3_EIM_DATA3 = IOMUX_PAD(0x0202, 0x000b, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT3_GPIOE3 = IOMUX_PAD(0x0202, 0x000b, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT4_EIM_DATA4 = IOMUX_PAD(0x0202, 0x00ae, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT4_GPIOE4 = IOMUX_PAD(0x0202, 0x00ae, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT5_EIM_DATA5 = IOMUX_PAD(0x0202, 0x006d, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT5_GPIOE5 = IOMUX_PAD(0x0202, 0x006d, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT6_EIM_DATA6 = IOMUX_PAD(0x0202, 0x0053, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT6_GPIOE6 = IOMUX_PAD(0x0202, 0x0053, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT7_EIM_DATA7 = IOMUX_PAD(0x0202, 0x0107, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT7_GPIOE7 = IOMUX_PAD(0x0202, 0x0107, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT8_EIM_DATA8 = IOMUX_PAD(0x0202, 0x0082, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT8_GPIOE8 = IOMUX_PAD(0x0202, 0x0082, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT9_EIM_DATA9 = IOMUX_PAD(0x0202, 0x0055, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT9_GPIOE9 = IOMUX_PAD(0x0202, 0x0055, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT10_EIM_DATA10 =
				   IOMUX_PAD(0x0202, 0x0068, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT10_GPIOE10 = IOMUX_PAD(0x0202, 0x0068, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT11_EIM_DATA11 =
				   IOMUX_PAD(0x0202, 0x007f, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT11_GPIOE11 = IOMUX_PAD(0x0202, 0x007f, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT12_EIM_DATA12 =
				   IOMUX_PAD(0x0202, 0x00a0, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT12_GPIOE12 = IOMUX_PAD(0x0202, 0x00a0, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT13_EIM_DATA13 =
				   IOMUX_PAD(0x0202, 0x00ef, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT13_GPIOE13 = IOMUX_PAD(0x0202, 0x00ef, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT14_EIM_DATA14 =
				   IOMUX_PAD(0x0202, 0x002b, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT14_GPIOE14 = IOMUX_PAD(0x0202, 0x002b, 0x12, 0, 0),
	D4400_PAD_FLASH_DAT15_EIM_DATA15 =
				   IOMUX_PAD(0x0202, 0x000d, 0x01, 0, 0),
	D4400_PAD_FLASH_DAT15_GPIOE15 = IOMUX_PAD(0x0202, 0x000d, 0x12, 0, 0),
	D4400_PAD_FLASH_A0_EIM_A0 = IOMUX_PAD(0x0204, 0x00b3, 0x01, 0, 0),
	D4400_PAD_FLASH_A0_GPIOE16 = IOMUX_PAD(0x0204, 0x00b3, 0x12, 0, 0),
	D4400_PAD_FLASH_A1_EIM_A1 = IOMUX_PAD(0x0204, 0x008a, 0x01, 0, 0),
	D4400_PAD_FLASH_A1_GPIOE17 = IOMUX_PAD(0x0204, 0x008a, 0x12, 0, 0),
	D4400_PAD_FLASH_A2_EIM_A2 = IOMUX_PAD(0x0204, 0x00d9, 0x01, 0, 0),
	D4400_PAD_FLASH_A2_GPIOE18 = IOMUX_PAD(0x0204, 0x00d9, 0x12, 0, 0),
	D4400_PAD_FLASH_A3_EIM_A3 = IOMUX_PAD(0x0204, 0x0089, 0x01, 0, 0),
	D4400_PAD_FLASH_A3_GPIOE19 = IOMUX_PAD(0x0204, 0x0089, 0x12, 0, 0),
	D4400_PAD_FLASH_A4_EIM_A4 = IOMUX_PAD(0x0204, 0x0042, 0x01, 0, 0),
	D4400_PAD_FLASH_A4_GPIOE20 = IOMUX_PAD(0x0204, 0x0042, 0x12, 0, 0),
	D4400_PAD_FLASH_A5_EIM_A5 = IOMUX_PAD(0x0204, 0x0010, 0x01, 0, 0),
	D4400_PAD_FLASH_A5_GPIOE21 = IOMUX_PAD(0x0204, 0x0010, 0x12, 0, 0),
	D4400_PAD_FLASH_A6_EIM_A6 = IOMUX_PAD(0x0204, 0x00cd, 0x01, 0, 0),
	D4400_PAD_FLASH_A6_GPIOE22 = IOMUX_PAD(0x0204, 0x00cd, 0x12, 0, 0),
	D4400_PAD_FLASH_A7_EIM_A7 = IOMUX_PAD(0x0204, 0x0083, 0x01, 0, 0),
	D4400_PAD_FLASH_A7_GPIOE23 = IOMUX_PAD(0x0204, 0x0083, 0x12, 0, 0),
	D4400_PAD_FLASH_A8_EIM_A8 = IOMUX_PAD(0x0204, 0x004d, 0x01, 0, 0),
	D4400_PAD_FLASH_A8_GPIOE24 = IOMUX_PAD(0x0204, 0x004d, 0x12, 0, 0),
	D4400_PAD_FLASH_A9_EIM_A9 = IOMUX_PAD(0x0204, 0x001a, 0x01, 0, 0),
	D4400_PAD_FLASH_A9_GPIOE25 = IOMUX_PAD(0x0204, 0x001a, 0x12, 0, 0),
	D4400_PAD_FLASH_A10_EIM_A10 = IOMUX_PAD(0x0204, 0x009c, 0x01, 0, 0),
	D4400_PAD_FLASH_A10_GPIOE26 = IOMUX_PAD(0x0204, 0x009c, 0x12, 0, 0),
	D4400_PAD_FLASH_A11_EIM_A11 = IOMUX_PAD(0x0204, 0x0079, 0x01, 0, 0),
	D4400_PAD_FLASH_A11_GPIOE27 = IOMUX_PAD(0x0204, 0x0079, 0x12, 0, 0),
	D4400_PAD_FLASH_A12_EIM_A12 = IOMUX_PAD(0x0204, 0x0032, 0x01, 0, 0),
	D4400_PAD_FLASH_A12_GPIOE28 = IOMUX_PAD(0x0204, 0x0032, 0x12, 0, 0),
	D4400_PAD_FLASH_A13_EIM_A13 = IOMUX_PAD(0x0204, 0x00c2, 0x01, 0, 0),
	D4400_PAD_FLASH_A13_GPIOE29 = IOMUX_PAD(0x0204, 0x00c2, 0x12, 0, 0),
	D4400_PAD_FLASH_A14_EIM_A14 = IOMUX_PAD(0x0204, 0x0071, 0x01, 0, 0),
	D4400_PAD_FLASH_A14_GPIOE30 = IOMUX_PAD(0x0204, 0x0071, 0x12, 0, 0),
	D4400_PAD_FLASH_A15_EIM_A15 = IOMUX_PAD(0x0204, 0x00f1, 0x01, 0, 0),
	D4400_PAD_FLASH_A15_GPIOE31 = IOMUX_PAD(0x0204, 0x00f1, 0x12, 0, 0),
	D4400_PAD_FLASH_A16_EIM_A16 = IOMUX_PAD(0x0204, 0x00aa, 0x01, 0, 0),
	D4400_PAD_FLASH_A16_GPIOD9 = IOMUX_PAD(0x0204, 0x00aa, 0x12, 0, 0),
	D4400_PAD_FLASH_A17_EIM_A17 = IOMUX_PAD(0x0204, 0x00af, 0x01, 0, 0),
	D4400_PAD_FLASH_A17_GPIOD10 = IOMUX_PAD(0x0204, 0x00af, 0x12, 0, 0),
	D4400_PAD_FLASH_A18_EIM_A18 = IOMUX_PAD(0x0204, 0x007c, 0x01, 0, 0),
	D4400_PAD_FLASH_A18_GPIOD11 = IOMUX_PAD(0x0204, 0x007c, 0x12, 0, 0),
	D4400_PAD_FLASH_A19_EIM_A19 = IOMUX_PAD(0x0204, 0x00d0, 0x01, 0, 0),
	D4400_PAD_FLASH_A19_GPIOD12 = IOMUX_PAD(0x0204, 0x00d0, 0x12, 0, 0),
	D4400_PAD_FLASH_A20_EIM_A20 = IOMUX_PAD(0x0204, 0x00ff, 0x01, 0, 0),
	D4400_PAD_FLASH_A20_GPIOD13 = IOMUX_PAD(0x0204, 0x00ff, 0x12, 0, 0),
	D4400_PAD_FLASH_A21_EIM_A21 = IOMUX_PAD(0x0208, 0x0057, 0x01, 0, 0),
	D4400_PAD_FLASH_A21_QSPI_CK = IOMUX_PAD(0x0208, 0x0057, 0x10, 0, 0),
	D4400_PAD_FLASH_A22_EIM_A22 = IOMUX_PAD(0x020A, 0x007a, 0x01, 0, 0),
	D4400_PAD_FLASH_A22_QSPI_IO_0 = IOMUX_PAD(0x020A, 0x007a, 0x12, 0, 0),
	D4400_PAD_FLASH_A23_EIM_A23 = IOMUX_PAD(0x020A, 0x003c, 0x01, 0, 0),
	D4400_PAD_FLASH_A23_QSPI_IO_1 = IOMUX_PAD(0x020A, 0x003c, 0x12, 0, 0),
	D4400_PAD_FLASH_A24_EIM_A24 = IOMUX_PAD(0x020A, 0x0016, 0x01, 0, 0),
	D4400_PAD_FLASH_A24_QSPI_IO_2 = IOMUX_PAD(0x020A, 0x0016, 0x12, 0, 0),
	D4400_PAD_FLASH_A25_EIM_A25 = IOMUX_PAD(0x020A, 0x0038, 0x01, 0, 0),
	D4400_PAD_FLASH_A25_QSPI_IO_3 = IOMUX_PAD(0x020A, 0x0038, 0x12, 0, 0),
	D4400_PAD_FLASH_CS0_B_EIM_CS0_B = IOMUX_PAD(0x020C, 0x00e1, 0x01, 0, 0),
	D4400_PAD_FLASH_CS0_B_GPIOD14 = IOMUX_PAD(0x020C, 0x00e1, 0x12, 0, 0),
	D4400_PAD_FLASH_CS1_B_EIM_CS1_B = IOMUX_PAD(0x020C, 0x00d8, 0x01, 0, 0),
	D4400_PAD_FLASH_CS1_B_GPIOD15 = IOMUX_PAD(0x020C, 0x00d8, 0x12, 0, 0),
	D4400_PAD_FLASH_CS2_B_EIM_CS2_B = IOMUX_PAD(0x0206, 0x00c1, 0x01, 0, 0),
	D4400_PAD_FLASH_CS2_B_QSPI_CS_B = IOMUX_PAD(0x0206, 0x00c1, 0x12, 0, 0),
	D4400_PAD_FLASH_BE0_B_EIM_BE0_B = IOMUX_PAD(0x020C, 0x00cc, 0x01, 0, 0),
	D4400_PAD_FLASH_BE0_B_GPIOD16 = IOMUX_PAD(0x020C, 0x00cc, 0x12, 0, 0),
	D4400_PAD_FLASH_BE1_B_EIM_BE1_B = IOMUX_PAD(0x020C, 0x00f5, 0x01, 0, 0),
	D4400_PAD_FLASH_BE1_B_GPIOD17 = IOMUX_PAD(0x020C, 0x00f5, 0x12, 0, 0),
	D4400_PAD_FLASH_OE_B_EIM_OE_B = IOMUX_PAD(0x020C, 0x0073, 0x01, 0, 0),
	D4400_PAD_FLASH_OE_B_GPIOD18 = IOMUX_PAD(0x020C, 0x0073, 0x12, 0, 0),
	D4400_PAD_FLASH_WE_B_EIM_WE_B = IOMUX_PAD(0x020C, 0x00ce, 0x01, 0, 0),
	D4400_PAD_FLASH_WE_B_GPIOD19 = IOMUX_PAD(0x020C, 0x00ce, 0x12, 0, 0),
	D4400_PAD_FLASH_WAIT_B_EIM_WAIT_B =
					IOMUX_PAD(0x020C, 0x00c7, 0x01, 0, 0),
	D4400_PAD_FLASH_WAIT_B_GPIOD20 = IOMUX_PAD(0x020C, 0x00c7, 0x12, 0, 0),
	D4400_PAD_FLASH_BCLK_EIM_BCLK = IOMUX_PAD(0x020C, 0x0027, 0x01, 0, 0),
	D4400_PAD_FLASH_BCLK_GPIOD21 = IOMUX_PAD(0x020C, 0x0027, 0x12, 0, 0),
	D4400_PAD_FLASH_ADV_B_EIM_ADV_B = IOMUX_PAD(0x020C, 0x009d, 0x01, 0, 0),
	D4400_PAD_FLASH_ADV_B_GPIOD22 = IOMUX_PAD(0x020C, 0x009d, 0x12, 0, 0),

	D4400_PAD_UART4_TXD_UART4_TXD = IOMUX_PAD(0x0238, 0x00F9, 0x01, 0, 0),
	D4400_PAD_UART4_TXD_GPIOE29   = IOMUX_PAD(0x0238, 0x00F9, 0x12, 0, 0),
	D4400_PAD_UART4_TXD_I2C4_SDA  = IOMUX_PAD(0x0238, 0x00F9, 0x24, 0, 0),
	D4400_PAD_UART4_RXD_UART4_RXD = IOMUX_PAD(0x0238, 0x0064, 0x01, 0, 0),
	D4400_PAD_UART4_RXD_GPIOE30   = IOMUX_PAD(0x0238, 0x0064, 0x12, 0, 0),
	D4400_PAD_UART4_RXD_I2C4_SCL  = IOMUX_PAD(0x0238, 0x0064, 0x24, 0, 0),

        D4400_PAD_UART3_TXD_UART3_TXD = IOMUX_PAD(0x0236, 0x002F, 0x01, 0, 0),
        D4400_PAD_UART3_TXD_GPIOE27   = IOMUX_PAD(0x0236, 0x002F, 0x12, 0, 0),
        D4400_PAD_UART3_RXD_UART3_RXD = IOMUX_PAD(0x0236, 0x000A, 0x01, 0, 0),
        D4400_PAD_UART3_RXD_GPIOE28   = IOMUX_PAD(0x0236, 0x000A, 0x12, 0, 0),

	/* PIN settings for I2C busses */
	D4400_PAD_I2C1_SDA_I2C1_SDA = IOMUX_PAD(0x023A, 0x0008, 0x01, 0, 0),
	D4400_PAD_I2C1_SDA_GPIOE0   = IOMUX_PAD(0x023A, 0x0008, 0x12, 0, 0),
	D4400_PAD_I2C1_SCL_I2C1_SCL = IOMUX_PAD(0x023A, 0x005C, 0x01, 0, 0),
	D4400_PAD_I2C1_SCL_GPIOE1   = IOMUX_PAD(0x023A, 0x005C, 0x12, 0, 0),
	D4400_PAD_I2C2_SDA_I2C2_SDA = IOMUX_PAD(0x023C, 0x0104, 0x01, 0, 0),
	D4400_PAD_I2C2_SDA_GPIOE2   = IOMUX_PAD(0x023C, 0x0104, 0x12, 0, 0),
	D4400_PAD_I2C2_SCL_I2C2_SCL = IOMUX_PAD(0x023C, 0x002E, 0x01, 0, 0),
	D4400_PAD_I2C2_SCL_GPIOE3   = IOMUX_PAD(0x023C, 0x002E, 0x12, 0, 0),
	D4400_PAD_I2C3_SDA_I2C3_SDA = IOMUX_PAD(0x023E, 0x00AC, 0x01, 0, 0),
	D4400_PAD_I2C3_SDA_GPIOE4   = IOMUX_PAD(0x023E, 0x00AC, 0x12, 0, 0),
	D4400_PAD_I2C3_SCL_I2C3_SCL = IOMUX_PAD(0x023E, 0x00CB, 0x01, 0, 0),
	D4400_PAD_I2C3_SCL_GPIOE5   = IOMUX_PAD(0x023E, 0x00CB, 0x12, 0, 0),
	/* I2C4 multiplexed on UART4 pins */
	D4400_PAD_I2C5_SDA_I2C5_SDA = IOMUX_PAD(0x0240, 0x00EE, 0x01, 0, 0),
	D4400_PAD_I2C5_SDA_GPIOE31  = IOMUX_PAD(0x0240, 0x00EE, 0x12, 0, 0),
	D4400_PAD_I2C5_SCL_I2C5_SCL = IOMUX_PAD(0x0242, 0x00EA, 0x01, 0, 0),
	D4400_PAD_I2C5_SCL_GPIOD9   = IOMUX_PAD(0x0242, 0x00EA, 0x12, 0, 0),
	D4400_PAD_I2C6_SDA_I2C6_SDA = IOMUX_PAD(0x0244, 0x00E7, 0x01, 0, 0),
	D4400_PAD_I2C6_SDA_GPIOD10  = IOMUX_PAD(0x0244, 0x00E7, 0x12, 0, 0),
	D4400_PAD_I2C6_SCL_I2C6_SCL = IOMUX_PAD(0x0246, 0x006A, 0x01, 0, 0),
	D4400_PAD_I2C6_SCL_GPIOD11  = IOMUX_PAD(0x0246, 0x006A, 0x12, 0, 0),
	D4400_PAD_I2C7_SDA_I2C7_SDA = IOMUX_PAD(0x0248, 0x00F8, 0x01, 0, 0),
	D4400_PAD_I2C7_SDA_GPIOD12  = IOMUX_PAD(0x0248, 0x00F8, 0x12, 0, 0),
	D4400_PAD_I2C7_SCL_I2C7_SCL = IOMUX_PAD(0x024A, 0x0005, 0x01, 0, 0),
	D4400_PAD_I2C7_SCL_GPIOD13  = IOMUX_PAD(0x024A, 0x0005, 0x12, 0, 0),
	D4400_PAD_I2C8_SDA_I2C8_SDA = IOMUX_PAD(0x024C, 0x00B8, 0x01, 0, 0),
	D4400_PAD_I2C8_SDA_GPIOD14  = IOMUX_PAD(0x024C, 0x00B8, 0x12, 0, 0),
	D4400_PAD_I2C8_SCL_I2C8_SCL = IOMUX_PAD(0x024E, 0x00FA, 0x01, 0, 0),
	D4400_PAD_I2C8_SCL_GPIOD15  = IOMUX_PAD(0x024E, 0x00FA, 0x12, 0, 0),
	D4400_PAD_I2C9_SDA_I2C9_SDA = IOMUX_PAD(0x0250, 0x0091, 0x01, 0, 0),
	D4400_PAD_I2C9_SDA_GPIOD16  = IOMUX_PAD(0x0250, 0x0091, 0x12, 0, 0),
	D4400_PAD_I2C9_SCL_I2C9_SCL = IOMUX_PAD(0x0252, 0x0101, 0x01, 0, 0),
	D4400_PAD_I2C9_SCL_GPIOD17  = IOMUX_PAD(0x0252, 0x0101, 0x12, 0, 0),
	D4400_PAD_I2C10_SDA_I2C10_SDA = IOMUX_PAD(0x0254, 0x0036, 0x01, 0, 0),
	D4400_PAD_I2C10_SDA_GPIOD18   = IOMUX_PAD(0x0254, 0x0036, 0x12, 0, 0),
	D4400_PAD_I2C10_SCL_I2C10_SCL = IOMUX_PAD(0x0256, 0x0007, 0x01, 0, 0),
	D4400_PAD_I2C10_SCL_GPIOD19   = IOMUX_PAD(0x0256, 0x0007, 0x12, 0, 0),
	D4400_PAD_I2C11_SDA_I2C11_SDA = IOMUX_PAD(0x0258, 0x00B0, 0x01, 0, 0),
	D4400_PAD_I2C11_SDA_GPIOD20   = IOMUX_PAD(0x0258, 0x00B0, 0x12, 0, 0),
	D4400_PAD_I2C11_SCL_I2C11_SCL = IOMUX_PAD(0x025A, 0x009F, 0x01, 0, 0),
	D4400_PAD_I2C11_SCL_GPIOD21   = IOMUX_PAD(0x025A, 0x009F, 0x12, 0, 0),

	/* PIN settings for SPI busses */
	/* PAD_CTL_ADDR, MUX_CTL_ADDR, MUX_MODE, PAD_CTRL, DDR_PAD */
	/* RoC1 */
	D4400_PAD_SPI1_MOSI_eCSPI1_MOSI = IOMUX_PAD(0x020E, 0x00D3, 0x01, 0, 0),
	D4400_PAD_SPI1_MISO_eCSPI1_MISO = IOMUX_PAD(0x020E, 0x0102, 0x01, 0, 0),
	D4400_PAD_SPI1_CLK_eCSPI1_CLK   = IOMUX_PAD(0x020E, 0x0100, 0x00, 0, 0),
	D4400_PAD_SPI1_SS0_eCSPI1_SS0   = IOMUX_PAD(0x020E, 0x004A, 0x00, 0, 0),
	D4400_PAD_SPI1_SS1_eCSPI1_SS1   = IOMUX_PAD(0x034A, 0x0031, 0x00, 0, 0),
	D4400_PAD_GPIOC0_eCSPI1_SS2     = IOMUX_PAD(0x02DC, 0x00DE, 0x20, 0, 0),
	/* RoC2 */
	D4400_PAD_SPI3_MOSI_eCSPI3_MOSI = IOMUX_PAD(0x0212, 0x0035, 0x01, 0, 0),
	D4400_PAD_SPI3_MISO_eCSPI3_MISO = IOMUX_PAD(0x0212, 0x0105, 0x01, 0, 0),
	D4400_PAD_SPI3_CLK_eCSPI3_CLK   = IOMUX_PAD(0x0212, 0x009B, 0x00, 0, 0),
	D4400_PAD_SPI3_SS0_eCSPI3_SS0   = IOMUX_PAD(0x0212, 0x00C8, 0x00, 0, 0),
	D4400_PAD_SPI3_SS1_eCSPI3_SS1   = IOMUX_PAD(0x034E, 0x0110, 0x00, 0, 0),
	D4400_PAD_GPIOC4_eCSPI3_SS2     = IOMUX_PAD(0x02E4, 0x00C3, 0x20, 0, 0),
	/* PA1 */
	D4400_PAD_SPI5_MOSI_eCSPI5_MOSI = IOMUX_PAD(0x0216, 0x00E8, 0x01, 0, 0),
	D4400_PAD_SPI5_MISO_eCSPI5_MISO = IOMUX_PAD(0x0216, 0x00A4, 0x01, 0, 0),
	D4400_PAD_SPI5_CLK_eCSPI5_CLK   = IOMUX_PAD(0x0216, 0x00D2, 0x00, 0, 0),
	D4400_PAD_SPI5_SS0_eCSPI5_SS0   = IOMUX_PAD(0x0216, 0x003B, 0x00, 0, 0),
	D4400_PAD_SPI5_SS1_eCSPI5_SS1   = IOMUX_PAD(0x0216, 0x010f, 0x00, 0, 0),
	D4400_PAD_GPIOA28_eCSPI5_SS2    = IOMUX_PAD(0x0294, 0x0066, 0x10, 0, 0),
	D4400_PAD_GPIOA29_eCSPI5_SS3    = IOMUX_PAD(0x0296, 0x0050, 0x10, 0, 0),
	/* PA2 */
	D4400_PAD_SPI6_MOSI_eCSPI6_MOSI = IOMUX_PAD(0x0218, 0x00C0, 0x01, 0, 0),
	D4400_PAD_SPI6_MISO_eCSPI6_MISO = IOMUX_PAD(0x021A, 0x0024, 0x01, 0, 0),
	D4400_PAD_SPI6_CLK_eCSPI6_CLK   = IOMUX_PAD(0x021C, 0x004B, 0x00, 0, 0),
	D4400_PAD_SPI6_SS0_eCSPI6_SS0   = IOMUX_PAD(0x021E, 0x00DD, 0x00, 0, 0),
	D4400_PAD_SPI6_SS1_eCSPI6_SS1   = IOMUX_PAD(0x0352, 0x0000, 0x00, 0, 0),
	D4400_PAD_GPIOA26_eCSPI6_SS2    = IOMUX_PAD(0x0290, 0x0017, 0x10, 0, 0),
	D4400_PAD_GPIOA27_eCSPI6_SS3    = IOMUX_PAD(0x0292, 0x00DA, 0x10, 0, 0),
	/* PA3 */
	D4400_PAD_SPI7_MOSI_eCSPI7_MOSI = IOMUX_PAD(0x0220, 0x00A7, 0x01, 0, 0),
	D4400_PAD_SPI7_MISO_eCSPI7_MISO = IOMUX_PAD(0x0222, 0x00BC, 0x01, 0, 0),
	D4400_PAD_SPI7_CLK_eCSPI7_CLK   = IOMUX_PAD(0x0224, 0x0026, 0x00, 0, 0),
	D4400_PAD_SPI7_SS0_eCSPI7_SS0   = IOMUX_PAD(0x0226, 0x0019, 0x00, 0, 0),
	D4400_PAD_SPI7_SS1_eCSPI7_SS1   = IOMUX_PAD(0x0354, 0x0039, 0x00, 0, 0),
	D4400_PAD_GPIOA3_eCSPI7_SS2     = IOMUX_PAD(0x0262, 0x00A8, 0x10, 0, 0),
	D4400_PAD_GPIOA25_eCSPI7_SS3    = IOMUX_PAD(0x028E, 0x00B7, 0x10, 0, 0),
	/* PA4 */
	D4400_PAD_SPI8_MOSI_eCSPI8_MOSI = IOMUX_PAD(0x0228, 0x0094, 0x01, 0, 0),
	D4400_PAD_SPI8_MISO_eCSPI8_MISO = IOMUX_PAD(0x022A, 0x00F3, 0x01, 0, 0),
	D4400_PAD_SPI8_CLK_eCSPI8_CLK   = IOMUX_PAD(0x022C, 0x0099, 0x00, 0, 0),
	D4400_PAD_SPI8_SS0_eCSPI8_SS0   = IOMUX_PAD(0x022E, 0x000C, 0x00, 0, 0),
	D4400_PAD_SPI8_SS1_eCSPI8_SS1   = IOMUX_PAD(0x0230, 0x00BA, 0x00, 0, 0),
	D4400_PAD_GPIOA2_eCSPI8_SS2     = IOMUX_PAD(0x0260, 0x0015, 0x10, 0, 0),
	D4400_PAD_GPIOA24_eCSPI8_SS3    = IOMUX_PAD(0x028C, 0x010C, 0x10, 0, 0),

	/* PIN settings for TSEC1 RGMII */
	D4400_PAD_GPIO_D08_TSEC1_RXD_0 = IOMUX_PAD(0x032c, 0x005e, 0x01, 0, 0),
	D4400_PAD_GPIO_C24_TSEC1_RXD_1 = IOMUX_PAD(0x030c, 0x00d7, 0x01, 0, 0),
	D4400_PAD_GPIO_C25_TSEC1_RXD_2 = IOMUX_PAD(0x030e, 0x0002, 0x01, 0, 0),
	D4400_PAD_GPIO_C26_TSEC1_RXD_3 = IOMUX_PAD(0x0310, 0x00bd, 0x01, 0, 0),
	D4400_PAD_GPIO_C27_TSEC1_RX_ER = IOMUX_PAD(0x0312, 0x00b2, 0x01, 0, 0),
	D4400_PAD_GPIO_C28_TSEC1_GTX_CLK =
					IOMUX_PAD(0x0314, 0x00E6, 0x10, 0, 0),
	D4400_PAD_GPIO_C29_TSEC1_TX_CLK = IOMUX_PAD(0x0316, 0x0011, 0x01, 0, 0),
	D4400_PAD_GPIO_C30_TSEC1_TXD_0 = IOMUX_PAD(0x0318, 0x004e, 0x10, 0, 0),
	D4400_PAD_GPIO_C31_TSEC1_TXD_1 = IOMUX_PAD(0x031a, 0x0044, 0x10, 0, 0),
	D4400_PAD_GPIO_D00_TSEC1_TXD_2 = IOMUX_PAD(0x031c, 0x0070, 0x10, 0, 0),
	D4400_PAD_GPIO_D01_TSEC1_TXD_3 = IOMUX_PAD(0x031e, 0x009a, 0x10, 0, 0),
	D4400_PAD_GPIO_D02_TSEC1_TX_ER = IOMUX_PAD(0x0320, 0x00fb, 0x10, 0, 0),
	D4400_PAD_GPIO_D03_TSEC1_TX_EN = IOMUX_PAD(0x0322, 0x0037, 0x10, 0, 0),
	D4400_PAD_GPIO_D04_TSEC1_COL = IOMUX_PAD(0x0324, 0x0075, 0x01, 0, 0),
	D4400_PAD_GPIO_D05_TSEC1_CRS = IOMUX_PAD(0x0326, 0x00b5, 0x01, 0, 0),
	D4400_PAD_GPIO_D06_TSEC1_RX_CLK = IOMUX_PAD(0x0328, 0x0113, 0x01, 0, 0),
	D4400_PAD_GPIO_D07_TSEC1_RX_DV = IOMUX_PAD(0x032a, 0x0033, 0x01, 0, 0),
	D4400_PAD_TSEC_MDC_GPIO_D09 = IOMUX_PAD(0x0356, 0x010e, 0x00, 0, 0),
	D4400_PAD_TSEC_MDIO_GPIO_D10 = IOMUX_PAD(0x0356, 0x0103, 0x01, 0, 0),

	/* PIN settings for TSEC1 RMII */
	/* PAD_CTL_ADDR, MUX_CTL_ADDR, MUX_MODE, PAD_CTRL, DDR_PAD */
	D4400_PAD_GPIO_D08_TSEC1_RMII_RXD_0 = IOMUX_PAD(0x032c, 0x005e, 0x02, 0, 0),
	D4400_PAD_GPIO_C24_TSEC1_RMII_RXD_1 = IOMUX_PAD(0x030c, 0x00d7, 0x02, 0, 0),
	D4400_PAD_GPIO_C27_TSEC1_RMII_RX_ER = IOMUX_PAD(0x0312, 0x00b2, 0x02, 0, 0),
	D4400_PAD_GPIO_C29_TSEC1_RMII_TX_CLK = IOMUX_PAD(0x0316, 0x0011, 0x02, 0, 0),
	D4400_PAD_GPIO_C30_TSEC1_RMII_TXD_0 = IOMUX_PAD(0x0318, 0x004e, 0x10, 0, 0),
	D4400_PAD_GPIO_C31_TSEC1_RMII_TXD_1 = IOMUX_PAD(0x031a, 0x0044, 0x10, 0, 0),
	D4400_PAD_GPIO_D03_TSEC1_RMII_TX_EN = IOMUX_PAD(0x0322, 0x0037, 0x10, 0, 0),
	D4400_PAD_GPIO_D07_TSEC1_RMII_RX_DV = IOMUX_PAD(0x032a, 0x0033, 0x02, 0, 0),
};

#endif	/* __ASM_ARCH_D4400_PINS_H__ */
