// Seed: 3064594493
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  reg [1 'b0 : -1] id_2, id_3, id_4, id_5, id_6;
  assign id_2 = 1;
  logic id_7;
  task id_8(output id_9, output id_10);
    id_5 = 1;
  endtask
  wire id_11[1 'b0 : -1];
  assign id_3 = id_2 || id_5;
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    output tri1 id_5,
    output supply1 id_6,
    output uwire id_7,
    output supply1 id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11,
    input supply0 id_12
);
  assign id_10 = id_12;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  assign id_7 = id_14;
endmodule
