
module TopModule (
    input  wire        clk,      // Clock
    input  wire [7:0]  in,       // Input byte stream
    input  wire        reset,    // Activeâ€‘high synchronous reset
    output reg  [23:0] out_bytes

// VERILOG-EVAL: abnormal backticks count
// VERILOG-EVAL: errant inclusion of module definition
// VERILOG-EVAL: endmodule not found
