
*** Running vivado
    with args -log bd_1361_clock_throttling_avg_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_clock_throttling_avg_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_1361_clock_throttling_avg_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1845.508 ; gain = 17.016 ; free physical = 92465 ; free virtual = 115968
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_clock_throttling_avg_0
Command: synth_design -top bd_1361_clock_throttling_avg_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7007
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3428.297 ; gain = 355.758 ; free physical = 89666 ; free virtual = 113174
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2371.972; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4640.211; parent = 3431.270; children = 1208.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_1361_clock_throttling_avg_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_11/synth/bd_1361_clock_throttling_avg_0.vhd:69]
	Parameter SAMPLE_WIDTH bound to: 8 - type: integer 
	Parameter SAMPLE_SAT_VAL bound to: 128 - type: integer 
	Parameter AVE_NUM_SAMPLES bound to: 50 - type: integer 
	Parameter AVE_WIDTH bound to: 14 - type: integer 
	Parameter RST_CNT_BITS bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'shell_utils_clock_throttling_avg' declared at '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/1bbf/hdl/shell_utils_clock_throttling_avg_v1_0_vh_rfs.vhd:54' bound to instance 'U0' of component 'shell_utils_clock_throttling_avg' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_11/synth/bd_1361_clock_throttling_avg_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'shell_utils_clock_throttling_avg' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/1bbf/hdl/shell_utils_clock_throttling_avg_v1_0_vh_rfs.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'shell_utils_clock_throttling_avg' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/1bbf/hdl/shell_utils_clock_throttling_avg_v1_0_vh_rfs.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'bd_1361_clock_throttling_avg_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_11/synth/bd_1361_clock_throttling_avg_0.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element Pipe_reg[1][Exprd_Sample] was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/1bbf/hdl/shell_utils_clock_throttling_avg_v1_0_vh_rfs.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element Pipe_reg[1][Avg_Calc] was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/1bbf/hdl/shell_utils_clock_throttling_avg_v1_0_vh_rfs.vhd:141]
WARNING: [Synth 8-6014] Unused sequential element Pipe_reg[3][Exprd_Sample] was removed.  [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/1bbf/hdl/shell_utils_clock_throttling_avg_v1_0_vh_rfs.vhd:141]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3503.242 ; gain = 430.703 ; free physical = 89635 ; free virtual = 113147
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2371.972; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4772.664; parent = 3503.238; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3521.051 ; gain = 448.512 ; free physical = 89600 ; free virtual = 113111
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2371.972; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4790.477; parent = 3521.051; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3521.051 ; gain = 448.512 ; free physical = 89595 ; free virtual = 113105
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2371.972; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4790.477; parent = 3521.051; children = 1269.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3521.051 ; gain = 0.000 ; free physical = 89575 ; free virtual = 113085
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_11/bd_1361_clock_throttling_avg_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_11/bd_1361_clock_throttling_avg_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_avg_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_avg_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3648.641 ; gain = 0.000 ; free physical = 87327 ; free virtual = 110846
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3648.641 ; gain = 0.000 ; free physical = 87312 ; free virtual = 110831
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3648.641 ; gain = 576.102 ; free physical = 85669 ; free virtual = 109197
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2396.140; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4918.066; parent = 3648.641; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3648.641 ; gain = 576.102 ; free physical = 85701 ; free virtual = 109228
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2396.140; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4918.066; parent = 3648.641; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_avg_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3648.641 ; gain = 576.102 ; free physical = 85740 ; free virtual = 109269
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2396.140; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4918.066; parent = 3648.641; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3648.645 ; gain = 576.105 ; free physical = 85596 ; free virtual = 109125
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2396.140; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4918.066; parent = 3648.641; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 55    
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3648.645 ; gain = 576.105 ; free physical = 85192 ; free virtual = 108725
Synthesis current peak Physical Memory [PSS] (MB): peak = 2578.854; parent = 2396.140; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4918.066; parent = 3648.641; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3893.031 ; gain = 820.492 ; free physical = 83543 ; free virtual = 107065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2942.804; parent = 2809.756; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5162.457; parent = 3893.031; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3923.074 ; gain = 850.535 ; free physical = 83500 ; free virtual = 107021
Synthesis current peak Physical Memory [PSS] (MB): peak = 2944.258; parent = 2811.210; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3923.074 ; gain = 850.535 ; free physical = 83577 ; free virtual = 107103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.045; parent = 2811.997; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83701 ; free virtual = 107236
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.151; parent = 2812.104; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83697 ; free virtual = 107231
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.154; parent = 2812.106; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83694 ; free virtual = 107228
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.154; parent = 2812.126; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83693 ; free virtual = 107227
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.216; parent = 2812.168; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83697 ; free virtual = 107231
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.221; parent = 2812.173; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83694 ; free virtual = 107229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.249; parent = 2812.201; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                      | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shell_utils_clock_throttling_avg | Sample_Pipe_reg[49][7] | 50     | 8     | NO           | NO                 | NO                | 0      | 16      | 
+---------------------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |     4|
|2     |LUT1    |     8|
|3     |LUT2    |    20|
|4     |LUT3    |     4|
|5     |LUT4    |     2|
|6     |LUT5    |     2|
|7     |LUT6    |     4|
|8     |SRLC32E |    16|
|9     |FDRE    |    90|
|10    |FDSE    |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.078 ; gain = 850.539 ; free physical = 83691 ; free virtual = 107225
Synthesis current peak Physical Memory [PSS] (MB): peak = 2945.249; parent = 2812.201; children = 206.883
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5192.504; parent = 3923.078; children = 1269.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 3923.078 ; gain = 722.949 ; free physical = 83706 ; free virtual = 107240
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3923.082 ; gain = 850.539 ; free physical = 83707 ; free virtual = 107241
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3937.016 ; gain = 0.000 ; free physical = 83850 ; free virtual = 107374
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.695 ; gain = 0.000 ; free physical = 84088 ; free virtual = 107615
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ebf8e84a
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 4005.695 ; gain = 2051.590 ; free physical = 84467 ; free virtual = 107995
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_avg_0_synth_1/bd_1361_clock_throttling_avg_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_clock_throttling_avg_0, cache-ID = f455ec03d5dd4ad3
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_clock_throttling_avg_0_synth_1/bd_1361_clock_throttling_avg_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_clock_throttling_avg_0_utilization_synth.rpt -pb bd_1361_clock_throttling_avg_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:14:28 2023...
