
*** Running vivado
    with args -log cmp3_disp.vdi -applog -m64 -messageDb vivado.pb -mode batch -source cmp3_disp.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source cmp3_disp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
Finished Parsing XDC File [/media/sf_verilog-projects/lab2-2C/lab2-2C.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.297 ; gain = 227.965 ; free physical = 546 ; free virtual = 1552
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1130.305 ; gain = 2.004 ; free physical = 544 ; free virtual = 1549
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16a6fb29b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1554.742 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 7 cells.
Phase 2 Constant Propagation | Checksum: 1367a2c74

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1554.742 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5 unconnected nets.
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 5 unconnected cells.
Phase 3 Sweep | Checksum: 174bcea26

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1554.742 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1554.742 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208
Ending Logic Optimization Task | Checksum: 174bcea26

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1554.742 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208
Implement Debug Cores | Checksum: 16a6fb29b
Logic Optimization | Checksum: 16a6fb29b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 174bcea26

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1554.742 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1554.742 ; gain = 435.445 ; free physical = 202 ; free virtual = 1208
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1586.758 ; gain = 0.000 ; free physical = 202 ; free virtual = 1208
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_verilog-projects/lab2-2C/lab2-2C.runs/impl_1/cmp3_disp_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8d8e95d0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1586.773 ; gain = 0.000 ; free physical = 174 ; free virtual = 1179

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.773 ; gain = 0.000 ; free physical = 174 ; free virtual = 1179
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1586.773 ; gain = 0.000 ; free physical = 174 ; free virtual = 1179

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 387c6fad

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1586.773 ; gain = 0.000 ; free physical = 174 ; free virtual = 1179
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 387c6fad

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 387c6fad

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 387c6fad

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd785c51

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 17bde4575

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178
Phase 2.2.1 Place Init Design | Checksum: 11ab7e995

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 172 ; free virtual = 1178
Phase 2.2 Build Placer Netlist Model | Checksum: 11ab7e995

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 11ab7e995

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178
Phase 2.3 Constrain Clocks/Macros | Checksum: 11ab7e995

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178
Phase 2 Placer Initialization | Checksum: 11ab7e995

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1599.758 ; gain = 12.984 ; free physical = 173 ; free virtual = 1178

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1643b1d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 171 ; free virtual = 1176

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1643b1d38

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 171 ; free virtual = 1176

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 14709a200

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 170 ; free virtual = 1176

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 178664522

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 170 ; free virtual = 1176

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171
Phase 4.4 Small Shape Detail Placement | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171
Phase 4 Detail Placement | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1c784cb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171
Ending Placer Task | Checksum: 19f92ae95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1607.762 ; gain = 20.988 ; free physical = 165 ; free virtual = 1171
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1607.762 ; gain = 0.000 ; free physical = 165 ; free virtual = 1171
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1607.766 ; gain = 0.000 ; free physical = 165 ; free virtual = 1170
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1607.766 ; gain = 0.000 ; free physical = 165 ; free virtual = 1170
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1607.766 ; gain = 0.000 ; free physical = 165 ; free virtual = 1170
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10db70701

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1710.434 ; gain = 102.656 ; free physical = 66 ; free virtual = 1044

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10db70701

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1714.434 ; gain = 106.656 ; free physical = 66 ; free virtual = 1044

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10db70701

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1721.434 ; gain = 113.656 ; free physical = 74 ; free virtual = 1039

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10db70701

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 81 ; free virtual = 1033
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=1000000015047466219876688855040000000000.000| THS=0.000  |

Phase 2 Router Initialization | Checksum: 10db70701

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 81 ; free virtual = 1033

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1439301d1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: daecde65

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: daecde65

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032
Phase 4 Rip-up And Reroute | Checksum: daecde65

Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032
Phase 5 Delay and Skew Optimization | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=1000000015047466219876688855040000000000.000| THS=0.000  |

Phase 6 Post Hold Fix | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0043957 %
  Global Horizontal Routing Utilization  = 0.0019892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1000000015047466219876688855040000000000.000| TNS=0.000  | WHS=1000000015047466219876688855040000000000.000| THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: daecde65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1727.699 ; gain = 119.922 ; free physical = 80 ; free virtual = 1032

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1753.637 ; gain = 145.871 ; free physical = 80 ; free virtual = 1032
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1753.637 ; gain = 0.000 ; free physical = 79 ; free virtual = 1032
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_verilog-projects/lab2-2C/lab2-2C.runs/impl_1/cmp3_disp_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 12:15:47 2018...
