

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:11:40 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    242|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     62|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     31|    -|
|Register         |        -|   -|    166|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    166|    335|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_1_1_U44  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  62|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  62|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln740_1_fu_401_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_2_fu_425_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_3_fu_339_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_4_fu_345_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_5_fu_351_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_6_fu_357_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_7_fu_363_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_8_fu_369_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_fu_381_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_147_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_2_fu_184_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_3_fu_200_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_4_fu_234_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_5_fu_250_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_6_fu_266_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_7_fu_131_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_fu_125_p2    |         -|   0|  0|  16|          16|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 242|         196|         238|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  31|          7|    3|          7|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln740_3_reg_506          |  12|   0|   12|          0|
    |add_ln740_4_reg_511          |  12|   0|   12|          0|
    |add_ln740_5_reg_516          |  12|   0|   12|          0|
    |add_ln740_6_reg_521          |  12|   0|   12|          0|
    |add_ln740_7_reg_526          |  10|   0|   12|          2|
    |add_ln740_8_reg_531          |  12|   0|   12|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |trunc_ln3_reg_486            |  11|   0|   11|          0|
    |trunc_ln4_reg_501            |  11|   0|   11|          0|
    |trunc_ln712_1_reg_491        |  11|   0|   11|          0|
    |trunc_ln712_2_reg_496        |  10|   0|   10|          0|
    |trunc_ln717_5_reg_466        |   9|   0|   11|          2|
    |trunc_ln717_6_reg_471        |   9|   0|   11|          2|
    |trunc_ln717_7_reg_476        |  11|   0|   11|          0|
    |trunc_ln717_8_reg_481        |   9|   0|   11|          2|
    |trunc_ln_reg_461             |  11|   0|   11|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 166|   0|  174|          8|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

