// Seed: 1370377540
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    output wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7
);
  wire id_9;
  wor  id_10 = 1;
  assign id_9 = 1;
  wire id_11;
  wire id_12;
  wire id_13;
  id_14(
      .id_0(id_10), .id_1(id_2), .id_2(id_11), .id_3(1)
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output uwire id_2,
    output logic id_3,
    output wor   id_4
);
  assign id_3 = 1;
  module_0(
      id_4, id_2, id_4, id_0, id_4, id_1, id_2, id_4
  );
  wire  id_6;
  reg   id_7 = 1;
  uwire id_8;
  always @(id_8 or posedge id_0) begin
    $display(id_8);
    id_3 <= 1;
    disable id_9;
  end
  reg id_10;
  id_11(
      .id_0(id_4 * ^id_10), .id_1(1), .id_2(id_8), .id_3(1)
  );
  wire id_12;
  always @(posedge 1)
    if (1) begin
      id_7 <= id_10;
    end else begin
      id_3 <= #1 1;
    end
  uwire  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ;
  genvar id_61;
  assign id_17 = 1;
endmodule
