\hypertarget{group___c_m_s_i_s___core_debug}{}\doxysection{Core Debug Registers (Core\+Debug)}
\label{group___c_m_s_i_s___core_debug}\index{Core Debug Registers (CoreDebug)@{Core Debug Registers (CoreDebug)}}


Cortex-\/\+M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M0+ header file.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__bitfield}{Core register bit field macros}}
\begin{DoxyCompactList}\small\item\em Macros for use with bit field definitions (xxx\+\_\+\+Pos, xxx\+\_\+\+Msk). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Cortex-\/\+M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-\/\+M0+ header file. 

