Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Sep 28 12:09:28 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                Path #1                                                                                               |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                                               |
| Path Delay                | 6.407                                                                                                                                                                                                |
| Logic Delay               | 3.442(54%)                                                                                                                                                                                           |
| Net Delay                 | 2.965(46%)                                                                                                                                                                                           |
| Clock Skew                | -0.012                                                                                                                                                                                               |
| Slack                     | 3.589                                                                                                                                                                                                |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                |
| Clock Relationship        | Safely Timed                                                                                                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                                                                                                           |
| Logic Levels              | 24                                                                                                                                                                                                   |
| Routes                    | 5                                                                                                                                                                                                    |
| Logical Path              | FDRE/C-(27)-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-CARRY8-LUT2-(1)-CARRY8-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                               |
| End Point Clock           | ap_clk                                                                                                                                                                                               |
| DSP Block                 | None                                                                                                                                                                                                 |
| RAM Registers             | None-None                                                                                                                                                                                            |
| IO Crossings              | 0                                                                                                                                                                                                    |
| SLR Crossings             | 0                                                                                                                                                                                                    |
| PBlocks                   | 0                                                                                                                                                                                                    |
| High Fanout               | 27                                                                                                                                                                                                   |
| Dont Touch                | 0                                                                                                                                                                                                    |
| Mark Debug                | 0                                                                                                                                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                               |
| Start Point Pin           | opt_has_pipe.first_q_reg[24]/C                                                                                                                                                                       |
| End Point Pin             | opt_has_pipe.first_q_reg[23]/D                                                                                                                                                                       |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  2 |  3 |  4  |  5  |  6 |  7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 |
+-----------------+-------------+----+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 25 | 15 | 17 | 189 | 259 | 31 | 36 | 26 | 81 | 47 | 45 | 21 | 21 | 17 | 14 |  1 |  1 |  8 |  8 | 20 | 10 | 39 | 33 | 32 |  4 |
+-----------------+-------------+----+----+----+-----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


