

================================================================
== Vitis HLS Report for 'output_result_array_to_stream'
================================================================
* Date:           Wed Jul 16 18:22:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  4.956 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.173 us|  0.173 us|   33|   33|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PostP_Fwd_loop  |       33|       33|         3|          1|          1|    32|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_203_p2                |         +|   0|  0|  13|           5|           1|
    |ap_condition_159           |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_209_p2        |      icmp|   0|  0|  13|           5|           2|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          13|           7|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i45_load         |   9|          2|    5|         10|
    |i45_fu_52                         |   9|          2|    5|         10|
    |mid_blk_n                         |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   13|         26|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                         |  1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_done_reg                                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |  1|   0|    1|          0|
    |i45_fu_52                                         |  5|   0|    5|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             | 12|   0|   12|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|                                      RTL Ports                                     | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk                                                                              |   in|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|ap_rst                                                                              |   in|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|ap_start                                                                            |   in|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|ap_done                                                                             |  out|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|ap_continue                                                                         |   in|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|ap_idle                                                                             |  out|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|ap_ready                                                                            |  out|    1|  ap_ctrl_hs|                                              output_result_array_to_stream|  return value|
|mid_din                                                                             |  out|  256|     ap_fifo|                                                                        mid|       pointer|
|mid_full_n                                                                          |   in|    1|     ap_fifo|                                                                        mid|       pointer|
|mid_write                                                                           |  out|    1|     ap_fifo|                                                                        mid|       pointer|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q0        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q1        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q0        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q1        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_q0        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_q1        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_address0  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q0        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_address1  |  out|    6|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1       |  out|    1|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1|         array|
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q1        |   in|   32|   ap_memory|  FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1|         array|
+------------------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i45 = alloca i32 1"   --->   Operation 6 'alloca' 'i45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mid, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specperformance_ln56 = specperformance void @_ssdm_op_SpecPerformance, i32 0, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:56]   --->   Operation 8 'specperformance' 'specperformance_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i45"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_60_1.split.i" [FFT.cpp:56]   --->   Operation 10 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i45_load = load i5 %i45" [FFT.cpp:56]   --->   Operation 11 'load' 'i45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i45_load, i1 0" [FFT.cpp:56]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i6 %tmp" [FFT.cpp:61]   --->   Operation 13 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i64 0, i64 %zext_ln61" [FFT.cpp:61]   --->   Operation 14 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i64 0, i64 %zext_ln61" [FFT.cpp:61]   --->   Operation 15 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:61]   --->   Operation 16 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:61]   --->   Operation 17 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i64 0, i64 %zext_ln61" [FFT.cpp:61]   --->   Operation 18 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i64 0, i64 %zext_ln61" [FFT.cpp:61]   --->   Operation 19 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:61]   --->   Operation 20 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:61]   --->   Operation 21 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i45_load, i1 1" [FFT.cpp:61]   --->   Operation 22 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i6 %or_ln" [FFT.cpp:61]   --->   Operation 23 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i64 0, i64 %zext_ln61_1" [FFT.cpp:61]   --->   Operation 24 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i64 0, i64 %zext_ln61_1" [FFT.cpp:61]   --->   Operation 25 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1" [FFT.cpp:61]   --->   Operation 26 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 27 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1" [FFT.cpp:61]   --->   Operation 27 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i64 0, i64 %zext_ln61_1" [FFT.cpp:61]   --->   Operation 28 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i64 0, i64 %zext_ln61_1" [FFT.cpp:61]   --->   Operation 29 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1" [FFT.cpp:61]   --->   Operation 30 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 31 [3/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1" [FFT.cpp:61]   --->   Operation 31 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%i = add i5 %i45_load, i5 1" [FFT.cpp:56]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%icmp_ln56 = icmp_eq  i5 %i45_load, i5 31" [FFT.cpp:56]   --->   Operation 33 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln56 = store i5 %i, i5 %i45" [FFT.cpp:56]   --->   Operation 34 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %VITIS_LOOP_60_1.split.i, void %output_result_array_to_stream.exit" [FFT.cpp:56]   --->   Operation 35 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:61]   --->   Operation 36 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 37 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:61]   --->   Operation 37 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:61]   --->   Operation 38 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 39 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:61]   --->   Operation 39 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 40 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1" [FFT.cpp:61]   --->   Operation 40 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1" [FFT.cpp:61]   --->   Operation 41 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 42 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1" [FFT.cpp:61]   --->   Operation 42 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [2/3] (1.68ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1" [FFT.cpp:61]   --->   Operation 43 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71" [FFT.cpp:0]   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:56]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [FFT.cpp:56]   --->   Operation 46 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specperformance_ln57 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71" [FFT.cpp:57]   --->   Operation 47 'specperformance' 'specperformance_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:61]   --->   Operation 48 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 49 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:61]   --->   Operation 49 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 50 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:61]   --->   Operation 50 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 51 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:61]   --->   Operation 51 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 52 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1" [FFT.cpp:61]   --->   Operation 52 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 53 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1" [FFT.cpp:61]   --->   Operation 53 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 54 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1" [FFT.cpp:61]   --->   Operation 54 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 55 [1/3] ( I:1.68ns O:1.68ns )   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1" [FFT.cpp:61]   --->   Operation 55 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load" [FFT.cpp:63]   --->   Operation 56 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load" [FFT.cpp:63]   --->   Operation 57 'bitcast' 'bitcast_ln63_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln63_2 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load" [FFT.cpp:63]   --->   Operation 58 'bitcast' 'bitcast_ln63_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln63_3 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load" [FFT.cpp:63]   --->   Operation 59 'bitcast' 'bitcast_ln63_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln63_4 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1" [FFT.cpp:63]   --->   Operation 60 'bitcast' 'bitcast_ln63_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln63_5 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1" [FFT.cpp:63]   --->   Operation 61 'bitcast' 'bitcast_ln63_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln63_6 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1" [FFT.cpp:63]   --->   Operation 62 'bitcast' 'bitcast_ln63_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln63_7 = bitcast i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1" [FFT.cpp:63]   --->   Operation 63 'bitcast' 'bitcast_ln63_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln63_5_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln63_7, i32 %bitcast_ln63_6, i32 %bitcast_ln63_5, i32 %bitcast_ln63_4, i32 %bitcast_ln63_3, i32 %bitcast_ln63_2, i32 %bitcast_ln63_1, i32 %bitcast_ln63" [FFT.cpp:63]   --->   Operation 64 'bitconcatenate' 'or_ln63_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] ( I:1.46ns O:1.46ns )   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %mid, i256 %or_ln63_5_i" [FFT.cpp:63]   --->   Operation 65 'write' 'write_ln63' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mid]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i45                                                                     (alloca           ) [ 0100]
specinterface_ln0                                                       (specinterface    ) [ 0000]
specperformance_ln56                                                    (specperformance  ) [ 0000]
store_ln0                                                               (store            ) [ 0000]
br_ln56                                                                 (br               ) [ 0000]
i45_load                                                                (load             ) [ 0000]
tmp                                                                     (bitconcatenate   ) [ 0000]
zext_ln61                                                               (zext             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr   (getelementptr    ) [ 0111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr   (getelementptr    ) [ 0111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr   (getelementptr    ) [ 0111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr   (getelementptr    ) [ 0111]
or_ln                                                                   (bitconcatenate   ) [ 0000]
zext_ln61_1                                                             (zext             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1 (getelementptr    ) [ 0111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1 (getelementptr    ) [ 0111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1 (getelementptr    ) [ 0111]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1 (getelementptr    ) [ 0111]
i                                                                       (add              ) [ 0000]
icmp_ln56                                                               (icmp             ) [ 0111]
store_ln56                                                              (store            ) [ 0000]
br_ln56                                                                 (br               ) [ 0000]
specpipeline_ln0                                                        (specpipeline     ) [ 0000]
speclooptripcount_ln56                                                  (speclooptripcount) [ 0000]
specloopname_ln56                                                       (specloopname     ) [ 0000]
specperformance_ln57                                                    (specperformance  ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load   (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load   (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load   (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load   (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1 (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1 (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 (load             ) [ 0000]
FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 (load             ) [ 0000]
bitcast_ln63                                                            (bitcast          ) [ 0000]
bitcast_ln63_1                                                          (bitcast          ) [ 0000]
bitcast_ln63_2                                                          (bitcast          ) [ 0000]
bitcast_ln63_3                                                          (bitcast          ) [ 0000]
bitcast_ln63_4                                                          (bitcast          ) [ 0000]
bitcast_ln63_5                                                          (bitcast          ) [ 0000]
bitcast_ln63_6                                                          (bitcast          ) [ 0000]
bitcast_ln63_7                                                          (bitcast          ) [ 0000]
or_ln63_5_i                                                             (bitconcatenate   ) [ 0000]
write_ln63                                                              (write            ) [ 0000]
ret_ln0                                                                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mid">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPerformance"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i45_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i45/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln63_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="256" slack="0"/>
<pin id="59" dir="0" index="2" bw="256" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="6" slack="0"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
<pin id="85" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="0"/>
<pin id="95" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="6" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load/1 FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i45_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i45_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln61_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="or_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln61_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln56_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln56_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="bitcast_ln63_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bitcast_ln63_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bitcast_ln63_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="bitcast_ln63_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_3/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="bitcast_ln63_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_4/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bitcast_ln63_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_5/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bitcast_ln63_6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_6/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="bitcast_ln63_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63_7/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln63_5_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="256" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="32" slack="0"/>
<pin id="257" dir="0" index="4" bw="32" slack="0"/>
<pin id="258" dir="0" index="5" bw="32" slack="0"/>
<pin id="259" dir="0" index="6" bw="32" slack="0"/>
<pin id="260" dir="0" index="7" bw="32" slack="0"/>
<pin id="261" dir="0" index="8" bw="32" slack="0"/>
<pin id="262" dir="1" index="9" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln63_5_i/3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i45_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i45 "/>
</bind>
</comp>

<comp id="280" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="1"/>
<pin id="282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr "/>
</bind>
</comp>

<comp id="285" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="1"/>
<pin id="287" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="1"/>
<pin id="297" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="1"/>
<pin id="302" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="1"/>
<pin id="317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln56_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="50" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="86"><net_src comp="63" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="96"><net_src comp="70" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="97" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="130"><net_src comp="104" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="131" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="147" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="162"><net_src comp="154" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="32" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="168" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="207"><net_src comp="168" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="168" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="203" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="77" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="87" pin="7"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="111" pin="7"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="121" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="77" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="87" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="111" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="121" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="244" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="266"><net_src comp="240" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="236" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="268"><net_src comp="232" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="269"><net_src comp="228" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="270"><net_src comp="224" pin="1"/><net_sink comp="252" pin=7"/></net>

<net id="271"><net_src comp="220" pin="1"/><net_sink comp="252" pin=8"/></net>

<net id="272"><net_src comp="252" pin="9"/><net_sink comp="56" pin=2"/></net>

<net id="276"><net_src comp="52" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="283"><net_src comp="63" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="288"><net_src comp="70" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="293"><net_src comp="97" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="298"><net_src comp="104" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="303"><net_src comp="131" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="308"><net_src comp="138" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="313"><net_src comp="147" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="318"><net_src comp="154" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="323"><net_src comp="209" pin="2"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mid | {3 }
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1 | {}
	Port: FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1 | {}
 - Input state : 
	Port: output_result_array_to_stream : mid | {}
	Port: output_result_array_to_stream : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0 | {1 2 3 }
	Port: output_result_array_to_stream : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0 | {1 2 3 }
	Port: output_result_array_to_stream : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1 | {1 2 3 }
	Port: output_result_array_to_stream : FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i45_load : 1
		tmp : 2
		zext_ln61 : 3
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load : 5
		or_ln : 2
		zext_ln61_1 : 3
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1 : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1 : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_load_1 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_load_1 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1 : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1 : 4
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 : 5
		FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 : 5
		i : 2
		icmp_ln56 : 2
		store_ln56 : 3
		br_ln56 : 3
	State 2
	State 3
		bitcast_ln63 : 1
		bitcast_ln63_1 : 1
		bitcast_ln63_2 : 1
		bitcast_ln63_3 : 1
		bitcast_ln63_4 : 1
		bitcast_ln63_5 : 1
		bitcast_ln63_6 : 1
		bitcast_ln63_7 : 1
		or_ln63_5_i : 2
		write_ln63 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_203        |    0    |    13   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln56_fu_209    |    0    |    13   |
|----------|------------------------|---------|---------|
|   write  | write_ln63_write_fu_56 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       tmp_fu_171       |    0    |    0    |
|bitconcatenate|      or_ln_fu_187      |    0    |    0    |
|          |   or_ln63_5_i_fu_252   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln61_fu_179    |    0    |    0    |
|          |   zext_ln61_1_fu_195   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    26   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------------+--------+
|                                                                               |   FF   |
+-------------------------------------------------------------------------------+--------+
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1_reg_300|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_reg_280 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1_reg_310|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_reg_290 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1_reg_305|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_reg_285 |    6   |
|FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1_reg_315|    6   |
| FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_reg_295 |    6   |
|                                  i45_reg_273                                  |    5   |
|                               icmp_ln56_reg_320                               |    1   |
+-------------------------------------------------------------------------------+--------+
|                                     Total                                     |   54   |
+-------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_77 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_111 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_121 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   48   ||  12.704 ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   72   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   54   |   98   |
+-----------+--------+--------+--------+
