//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	nullSpace1dBatchKernel

.visible .entry nullSpace1dBatchKernel(
	.param .u64 nullSpace1dBatchKernel_param_0,
	.param .u32 nullSpace1dBatchKernel_param_1,
	.param .u64 nullSpace1dBatchKernel_param_2,
	.param .u32 nullSpace1dBatchKernel_param_3,
	.param .u32 nullSpace1dBatchKernel_param_4,
	.param .u32 nullSpace1dBatchKernel_param_5,
	.param .f64 nullSpace1dBatchKernel_param_6
)
{
	.reg .pred 	%p<42>;
	.reg .b32 	%r<117>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<157>;


	ld.param.u64 	%rd21, [nullSpace1dBatchKernel_param_0];
	ld.param.u32 	%r59, [nullSpace1dBatchKernel_param_1];
	ld.param.u64 	%rd22, [nullSpace1dBatchKernel_param_2];
	ld.param.u32 	%r60, [nullSpace1dBatchKernel_param_3];
	ld.param.u32 	%r62, [nullSpace1dBatchKernel_param_4];
	ld.param.u32 	%r112, [nullSpace1dBatchKernel_param_5];
	ld.param.f64 	%fd10, [nullSpace1dBatchKernel_param_6];
	cvta.to.global.u64 	%rd1, %rd22;
	mov.u32 	%r63, %ntid.x;
	mov.u32 	%r64, %ctaid.x;
	mov.u32 	%r65, %tid.x;
	mad.lo.s32 	%r1, %r64, %r63, %r65;
	setp.ge.s32 	%p2, %r1, %r62;
	@%p2 bra 	$L__BB0_47;

	cvta.to.global.u64 	%rd2, %rd21;
	mul.lo.s32 	%r66, %r1, %r59;
	mul.lo.s32 	%r67, %r66, %r112;
	cvt.s64.s32 	%rd3, %r67;
	mul.lo.s32 	%r68, %r1, %r60;
	cvt.s64.s32 	%rd4, %r68;
	setp.gt.s32 	%p3, %r112, 0;
	@%p3 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_2;

$L__BB0_3:
	add.s32 	%r2, %r112, -1;
	and.b32  	%r3, %r112, 3;
	sub.s32 	%r4, %r112, %r3;
	mul.wide.s32 	%rd5, %r59, 8;
	mov.u32 	%r96, 0;
	mov.u32 	%r97, %r96;
	mov.u32 	%r107, %r96;

$L__BB0_4:
	cvt.s64.s32 	%rd23, %r97;
	add.s64 	%rd6, %rd23, %rd3;
	mul.lo.s32 	%r8, %r96, %r59;
	mov.u32 	%r99, %r97;

$L__BB0_5:
	mov.u32 	%r9, %r99;
	add.s32 	%r73, %r9, %r8;
	cvt.s64.s32 	%rd24, %r73;
	add.s64 	%rd25, %rd24, %rd3;
	shl.b64 	%rd26, %rd25, 3;
	add.s64 	%rd27, %rd2, %rd26;
	ld.global.f64 	%fd11, [%rd27];
	abs.f64 	%fd12, %fd11;
	setp.le.f64 	%p4, %fd12, %fd10;
	setp.lt.s32 	%p5, %r9, %r112;
	and.pred  	%p6, %p5, %p4;
	add.s32 	%r99, %r9, 1;
	@%p6 bra 	$L__BB0_5;

	setp.eq.s32 	%p8, %r9, %r112;
	mov.pred 	%p41, 0;
	@%p8 bra 	$L__BB0_25;

	setp.le.u32 	%p9, %r9, %r97;
	@%p9 bra 	$L__BB0_15;

	setp.lt.u32 	%p10, %r2, 3;
	cvt.s64.s32 	%rd28, %r9;
	add.s64 	%rd7, %rd28, %rd3;
	mov.u32 	%r102, 0;
	@%p10 bra 	$L__BB0_11;

	mov.u32 	%r101, %r4;

$L__BB0_10:
	mul.lo.s32 	%r76, %r102, %r59;
	cvt.s64.s32 	%rd29, %r76;
	add.s64 	%rd30, %rd6, %rd29;
	shl.b64 	%rd31, %rd30, 3;
	add.s64 	%rd32, %rd2, %rd31;
	add.s64 	%rd33, %rd7, %rd29;
	shl.b64 	%rd34, %rd33, 3;
	add.s64 	%rd35, %rd2, %rd34;
	ld.global.f64 	%fd13, [%rd32];
	ld.global.f64 	%fd14, [%rd35];
	st.global.f64 	[%rd32], %fd14;
	st.global.f64 	[%rd35], %fd13;
	add.s64 	%rd36, %rd32, %rd5;
	ld.global.f64 	%fd15, [%rd36];
	add.s64 	%rd37, %rd35, %rd5;
	ld.global.f64 	%fd16, [%rd37];
	st.global.f64 	[%rd36], %fd16;
	st.global.f64 	[%rd37], %fd15;
	add.s64 	%rd38, %rd36, %rd5;
	ld.global.f64 	%fd17, [%rd38];
	add.s64 	%rd39, %rd37, %rd5;
	ld.global.f64 	%fd18, [%rd39];
	st.global.f64 	[%rd38], %fd18;
	st.global.f64 	[%rd39], %fd17;
	add.s64 	%rd40, %rd38, %rd5;
	ld.global.f64 	%fd19, [%rd40];
	add.s64 	%rd41, %rd39, %rd5;
	ld.global.f64 	%fd20, [%rd41];
	st.global.f64 	[%rd40], %fd20;
	st.global.f64 	[%rd41], %fd19;
	add.s32 	%r102, %r102, 4;
	add.s32 	%r101, %r101, -4;
	setp.ne.s32 	%p11, %r101, 0;
	@%p11 bra 	$L__BB0_10;

$L__BB0_11:
	setp.eq.s32 	%p12, %r3, 0;
	@%p12 bra 	$L__BB0_15;

	setp.eq.s32 	%p13, %r3, 1;
	mul.lo.s32 	%r16, %r102, %r59;
	cvt.s64.s32 	%rd42, %r16;
	add.s64 	%rd43, %rd6, %rd42;
	shl.b64 	%rd44, %rd43, 3;
	add.s64 	%rd45, %rd2, %rd44;
	add.s64 	%rd46, %rd7, %rd42;
	shl.b64 	%rd47, %rd46, 3;
	add.s64 	%rd48, %rd2, %rd47;
	ld.global.f64 	%fd21, [%rd45];
	ld.global.f64 	%fd22, [%rd48];
	st.global.f64 	[%rd45], %fd22;
	st.global.f64 	[%rd48], %fd21;
	@%p13 bra 	$L__BB0_15;

	setp.eq.s32 	%p14, %r3, 2;
	add.s32 	%r17, %r16, %r59;
	cvt.s64.s32 	%rd49, %r17;
	add.s64 	%rd50, %rd6, %rd49;
	shl.b64 	%rd51, %rd50, 3;
	add.s64 	%rd52, %rd2, %rd51;
	add.s64 	%rd53, %rd7, %rd49;
	shl.b64 	%rd54, %rd53, 3;
	add.s64 	%rd55, %rd2, %rd54;
	ld.global.f64 	%fd23, [%rd52];
	ld.global.f64 	%fd24, [%rd55];
	st.global.f64 	[%rd52], %fd24;
	st.global.f64 	[%rd55], %fd23;
	@%p14 bra 	$L__BB0_15;

	add.s32 	%r77, %r17, %r59;
	cvt.s64.s32 	%rd56, %r77;
	add.s64 	%rd57, %rd6, %rd56;
	shl.b64 	%rd58, %rd57, 3;
	add.s64 	%rd59, %rd2, %rd58;
	add.s64 	%rd60, %rd7, %rd56;
	shl.b64 	%rd61, %rd60, 3;
	add.s64 	%rd62, %rd2, %rd61;
	ld.global.f64 	%fd25, [%rd59];
	ld.global.f64 	%fd26, [%rd62];
	st.global.f64 	[%rd59], %fd26;
	st.global.f64 	[%rd62], %fd25;

$L__BB0_15:
	add.s32 	%r78, %r8, %r97;
	cvt.s64.s32 	%rd63, %r78;
	add.s64 	%rd64, %rd63, %rd3;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd8, %rd2, %rd65;
	add.s32 	%r103, %r97, 1;
	setp.ge.s32 	%p16, %r103, %r112;
	mov.pred 	%p41, -1;
	@%p16 bra 	$L__BB0_25;

	ld.global.f64 	%fd1, [%rd8];

$L__BB0_17:
	add.s32 	%r80, %r103, %r8;
	cvt.s64.s32 	%rd66, %r80;
	add.s64 	%rd67, %rd66, %rd3;
	shl.b64 	%rd68, %rd67, 3;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.f64 	%fd27, [%rd69];
	div.rn.f64 	%fd2, %fd27, %fd1;
	cvt.s64.s32 	%rd70, %r103;
	add.s64 	%rd9, %rd70, %rd3;
	setp.lt.u32 	%p17, %r2, 3;
	mov.u32 	%r106, 0;
	@%p17 bra 	$L__BB0_20;

	mov.u32 	%r105, %r4;

$L__BB0_19:
	mul.lo.s32 	%r82, %r106, %r59;
	cvt.s64.s32 	%rd71, %r82;
	add.s64 	%rd72, %rd6, %rd71;
	shl.b64 	%rd73, %rd72, 3;
	add.s64 	%rd74, %rd2, %rd73;
	ld.global.f64 	%fd28, [%rd74];
	mul.f64 	%fd29, %fd2, %fd28;
	add.s64 	%rd75, %rd9, %rd71;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd77, %rd2, %rd76;
	ld.global.f64 	%fd30, [%rd77];
	sub.f64 	%fd31, %fd30, %fd29;
	st.global.f64 	[%rd77], %fd31;
	add.s64 	%rd78, %rd74, %rd5;
	ld.global.f64 	%fd32, [%rd78];
	mul.f64 	%fd33, %fd2, %fd32;
	add.s64 	%rd79, %rd77, %rd5;
	ld.global.f64 	%fd34, [%rd79];
	sub.f64 	%fd35, %fd34, %fd33;
	st.global.f64 	[%rd79], %fd35;
	add.s64 	%rd80, %rd78, %rd5;
	ld.global.f64 	%fd36, [%rd80];
	mul.f64 	%fd37, %fd2, %fd36;
	add.s64 	%rd81, %rd79, %rd5;
	ld.global.f64 	%fd38, [%rd81];
	sub.f64 	%fd39, %fd38, %fd37;
	st.global.f64 	[%rd81], %fd39;
	add.s64 	%rd82, %rd80, %rd5;
	ld.global.f64 	%fd40, [%rd82];
	mul.f64 	%fd41, %fd2, %fd40;
	add.s64 	%rd83, %rd81, %rd5;
	ld.global.f64 	%fd42, [%rd83];
	sub.f64 	%fd43, %fd42, %fd41;
	st.global.f64 	[%rd83], %fd43;
	add.s32 	%r106, %r106, 4;
	add.s32 	%r105, %r105, -4;
	setp.ne.s32 	%p18, %r105, 0;
	@%p18 bra 	$L__BB0_19;

$L__BB0_20:
	setp.eq.s32 	%p19, %r3, 0;
	@%p19 bra 	$L__BB0_24;

	setp.eq.s32 	%p20, %r3, 1;
	mul.lo.s32 	%r25, %r106, %r59;
	cvt.s64.s32 	%rd84, %r25;
	add.s64 	%rd85, %rd6, %rd84;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.f64 	%fd44, [%rd87];
	mul.f64 	%fd45, %fd2, %fd44;
	add.s64 	%rd88, %rd9, %rd84;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.f64 	%fd46, [%rd90];
	sub.f64 	%fd47, %fd46, %fd45;
	st.global.f64 	[%rd90], %fd47;
	@%p20 bra 	$L__BB0_24;

	setp.eq.s32 	%p21, %r3, 2;
	add.s32 	%r26, %r25, %r59;
	cvt.s64.s32 	%rd91, %r26;
	add.s64 	%rd92, %rd6, %rd91;
	shl.b64 	%rd93, %rd92, 3;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.f64 	%fd48, [%rd94];
	mul.f64 	%fd49, %fd2, %fd48;
	add.s64 	%rd95, %rd9, %rd91;
	shl.b64 	%rd96, %rd95, 3;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.f64 	%fd50, [%rd97];
	sub.f64 	%fd51, %fd50, %fd49;
	st.global.f64 	[%rd97], %fd51;
	@%p21 bra 	$L__BB0_24;

	add.s32 	%r83, %r26, %r59;
	cvt.s64.s32 	%rd98, %r83;
	add.s64 	%rd99, %rd6, %rd98;
	shl.b64 	%rd100, %rd99, 3;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.f64 	%fd52, [%rd101];
	mul.f64 	%fd53, %fd2, %fd52;
	add.s64 	%rd102, %rd9, %rd98;
	shl.b64 	%rd103, %rd102, 3;
	add.s64 	%rd104, %rd2, %rd103;
	ld.global.f64 	%fd54, [%rd104];
	sub.f64 	%fd55, %fd54, %fd53;
	st.global.f64 	[%rd104], %fd55;

$L__BB0_24:
	add.s32 	%r103, %r103, 1;
	setp.lt.s32 	%p23, %r103, %r112;
	@%p23 bra 	$L__BB0_17;

$L__BB0_25:
	not.pred 	%p24, %p41;
	selp.u32 	%r84, 1, 0, %p24;
	add.s32 	%r107, %r107, %r84;
	selp.u32 	%r85, 1, 0, %p41;
	add.s32 	%r97, %r97, %r85;
	add.s32 	%r96, %r96, 1;
	setp.lt.s32 	%p25, %r96, %r112;
	@%p25 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_26;

$L__BB0_2:
	mov.u32 	%r107, 0;

$L__BB0_26:
	sub.s32 	%r32, %r112, %r107;
	add.s32 	%r110, %r112, -1;
	setp.le.s32 	%p26, %r110, %r32;
	@%p26 bra 	$L__BB0_33;

	add.s32 	%r86, %r107, -1;
	and.b32  	%r109, %r86, 3;
	setp.eq.s32 	%p27, %r109, 0;
	@%p27 bra 	$L__BB0_30;

$L__BB0_29:
	.pragma "nounroll";
	cvt.s64.s32 	%rd105, %r110;
	add.s64 	%rd106, %rd105, %rd4;
	shl.b64 	%rd107, %rd106, 3;
	add.s64 	%rd108, %rd1, %rd107;
	mov.u64 	%rd109, 0;
	st.global.u64 	[%rd108], %rd109;
	add.s32 	%r110, %r110, -1;
	add.s32 	%r109, %r109, -1;
	setp.ne.s32 	%p28, %r109, 0;
	@%p28 bra 	$L__BB0_29;

$L__BB0_30:
	add.s32 	%r87, %r107, -2;
	setp.lt.u32 	%p29, %r87, 3;
	@%p29 bra 	$L__BB0_33;

$L__BB0_32:
	cvt.s64.s32 	%rd110, %r110;
	add.s64 	%rd111, %rd110, %rd4;
	shl.b64 	%rd112, %rd111, 3;
	add.s64 	%rd113, %rd1, %rd112;
	mov.u64 	%rd114, 0;
	st.global.u64 	[%rd113], %rd114;
	st.global.u64 	[%rd113+-8], %rd114;
	st.global.u64 	[%rd113+-16], %rd114;
	st.global.u64 	[%rd113+-24], %rd114;
	add.s32 	%r110, %r110, -4;
	setp.gt.s32 	%p30, %r110, %r32;
	@%p30 bra 	$L__BB0_32;

$L__BB0_33:
	cvt.s64.s32 	%rd115, %r32;
	add.s64 	%rd116, %rd115, %rd4;
	shl.b64 	%rd117, %rd116, 3;
	add.s64 	%rd118, %rd1, %rd117;
	mov.u64 	%rd119, 4607182418800017408;
	st.global.u64 	[%rd118], %rd119;
	not.b32 	%r88, %r107;
	add.s32 	%r113, %r88, %r112;
	setp.lt.s32 	%p31, %r113, 0;
	@%p31 bra 	$L__BB0_47;

	add.s32 	%r43, %r32, 1;
	shl.b64 	%rd120, %rd3, 3;
	add.s64 	%rd10, %rd2, %rd120;
	shl.b64 	%rd121, %rd4, 3;
	add.s64 	%rd122, %rd1, %rd121;
	add.s64 	%rd11, %rd122, 16;
	mul.wide.s32 	%rd12, %r59, 8;

$L__BB0_35:
	mov.u32 	%r45, %r113;
	cvt.s64.s32 	%rd123, %r45;
	add.s64 	%rd124, %rd123, %rd4;
	shl.b64 	%rd125, %rd124, 3;
	add.s64 	%rd13, %rd1, %rd125;
	mov.u64 	%rd126, 0;
	st.global.u64 	[%rd13], %rd126;

$L__BB0_36:
	mov.u32 	%r46, %r112;
	add.s32 	%r112, %r46, -1;
	setp.lt.s32 	%p32, %r46, 2;
	@%p32 bra 	$L__BB0_38;

	add.s32 	%r89, %r46, -2;
	mad.lo.s32 	%r90, %r89, %r59, %r45;
	cvt.s64.s32 	%rd127, %r90;
	add.s64 	%rd128, %rd127, %rd3;
	shl.b64 	%rd129, %rd128, 3;
	add.s64 	%rd130, %rd2, %rd129;
	ld.global.f64 	%fd56, [%rd130];
	abs.f64 	%fd57, %fd56;
	setp.gt.f64 	%p33, %fd57, %fd10;
	@%p33 bra 	$L__BB0_36;

$L__BB0_38:
	setp.lt.s32 	%p34, %r32, %r46;
	mov.f64 	%fd89, 0d0000000000000000;
	@%p34 bra 	$L__BB0_46;

	sub.s32 	%r91, %r43, %r46;
	and.b32  	%r48, %r91, 3;
	setp.eq.s32 	%p35, %r48, 0;
	mov.f64 	%fd89, 0d0000000000000000;
	mov.u32 	%r115, %r46;
	@%p35 bra 	$L__BB0_43;

	cvt.s64.s32 	%rd131, %r46;
	add.s64 	%rd132, %rd131, %rd4;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd14, %rd1, %rd133;
	mad.lo.s32 	%r49, %r46, %r59, %r45;
	cvt.s64.s32 	%rd134, %r49;
	add.s64 	%rd135, %rd134, %rd3;
	shl.b64 	%rd136, %rd135, 3;
	add.s64 	%rd137, %rd2, %rd136;
	ld.global.f64 	%fd60, [%rd137];
	ld.global.f64 	%fd61, [%rd14];
	mul.f64 	%fd62, %fd61, %fd60;
	mov.f64 	%fd63, 0d0000000000000000;
	sub.f64 	%fd89, %fd63, %fd62;
	st.global.f64 	[%rd13], %fd89;
	add.s32 	%r115, %r46, 1;
	setp.eq.s32 	%p36, %r48, 1;
	@%p36 bra 	$L__BB0_43;

	add.s32 	%r51, %r49, %r59;
	cvt.s64.s32 	%rd138, %r51;
	add.s64 	%rd139, %rd138, %rd3;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd2, %rd140;
	ld.global.f64 	%fd64, [%rd141];
	ld.global.f64 	%fd65, [%rd14+8];
	mul.f64 	%fd66, %fd65, %fd64;
	sub.f64 	%fd89, %fd89, %fd66;
	st.global.f64 	[%rd13], %fd89;
	add.s32 	%r115, %r46, 2;
	setp.eq.s32 	%p37, %r48, 2;
	@%p37 bra 	$L__BB0_43;

	add.s32 	%r92, %r51, %r59;
	cvt.s64.s32 	%rd142, %r92;
	add.s64 	%rd143, %rd142, %rd3;
	shl.b64 	%rd144, %rd143, 3;
	add.s64 	%rd145, %rd2, %rd144;
	ld.global.f64 	%fd67, [%rd145];
	ld.global.f64 	%fd68, [%rd14+16];
	mul.f64 	%fd69, %fd68, %fd67;
	sub.f64 	%fd89, %fd89, %fd69;
	st.global.f64 	[%rd13], %fd89;
	add.s32 	%r115, %r46, 3;

$L__BB0_43:
	sub.s32 	%r93, %r32, %r46;
	setp.lt.u32 	%p38, %r93, 3;
	@%p38 bra 	$L__BB0_46;

	add.s32 	%r116, %r115, -1;
	mad.lo.s32 	%r94, %r59, %r115, %r45;
	mul.wide.s32 	%rd146, %r94, 8;
	add.s64 	%rd156, %rd10, %rd146;
	mul.wide.s32 	%rd147, %r115, 8;
	add.s64 	%rd155, %rd11, %rd147;

$L__BB0_45:
	ld.global.f64 	%fd70, [%rd156];
	ld.global.f64 	%fd71, [%rd155+-16];
	mul.f64 	%fd72, %fd71, %fd70;
	sub.f64 	%fd73, %fd89, %fd72;
	st.global.f64 	[%rd13], %fd73;
	add.s64 	%rd148, %rd156, %rd12;
	ld.global.f64 	%fd74, [%rd148];
	ld.global.f64 	%fd75, [%rd155+-8];
	mul.f64 	%fd76, %fd75, %fd74;
	sub.f64 	%fd77, %fd73, %fd76;
	st.global.f64 	[%rd13], %fd77;
	add.s64 	%rd149, %rd148, %rd12;
	ld.global.f64 	%fd78, [%rd149];
	ld.global.f64 	%fd79, [%rd155];
	mul.f64 	%fd80, %fd79, %fd78;
	sub.f64 	%fd81, %fd77, %fd80;
	st.global.f64 	[%rd13], %fd81;
	add.s64 	%rd150, %rd149, %rd12;
	add.s64 	%rd156, %rd150, %rd12;
	ld.global.f64 	%fd82, [%rd150];
	ld.global.f64 	%fd83, [%rd155+8];
	mul.f64 	%fd84, %fd83, %fd82;
	sub.f64 	%fd89, %fd81, %fd84;
	st.global.f64 	[%rd13], %fd89;
	add.s64 	%rd155, %rd155, 32;
	add.s32 	%r116, %r116, 4;
	setp.lt.s32 	%p39, %r116, %r32;
	@%p39 bra 	$L__BB0_45;

$L__BB0_46:
	mad.lo.s32 	%r95, %r112, %r59, %r45;
	cvt.s64.s32 	%rd151, %r95;
	add.s64 	%rd152, %rd151, %rd3;
	shl.b64 	%rd153, %rd152, 3;
	add.s64 	%rd154, %rd2, %rd153;
	ld.global.f64 	%fd85, [%rd154];
	div.rn.f64 	%fd86, %fd89, %fd85;
	st.global.f64 	[%rd13], %fd86;
	add.s32 	%r113, %r45, -1;
	setp.gt.s32 	%p40, %r45, 0;
	@%p40 bra 	$L__BB0_35;

$L__BB0_47:
	ret;

}

