M. Ajtai , J. Komlós , E. Szemerédi, An 0(n log n) sorting network, Proceedings of the fifteenth annual ACM symposium on Theory of computing, p.1-9, December 1983[doi>10.1145/800061.808726]
Hagit Attiya , Keren Censor, Lower bounds for randomized consensus under a weak adversary, Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing, August 18-21, 2008, Toronto, Canada[doi>10.1145/1400751.1400793]
Michael Ben-Or , Danny Dolev , Ezra N. Hoch, Fast self-stabilizing byzantine tolerant digital clock synchronization, Proceedings of the twenty-seventh ACM symposium on Principles of distributed computing, August 18-21, 2008, Toronto, Canada[doi>10.1145/1400751.1400802]
Bhamidipati, R., Zaidi, A., Makineni, S., Low, K., Chen, R., Liu, K.-Y., and Dalgrehn, J. 2002. Challenges and methodologies for implementing high-performance network processors.Intel Technol. J. 6, 3, 83--92.
Saâd Biaz , Jennifer L. Welch, Closed form bounds for clock synchronization under simple uncertainty assumptions, Information Processing Letters, v.80 n.3, p.151-157, November 15, 2001[doi>10.1016/S0020-0190(01)00151-X]
Daniel Marcos Chapiro, Globally-asynchronous locally-synchronous systems (performance, reliability, digital), Stanford University, Stanford, CA, 1985
Cristian Constantinescu, Trends and Challenges in VLSI Circuit Reliability, IEEE Micro, v.23 n.4, p.14-19, July 2003[doi>10.1109/MM.2003.1225959]
Daliot, A. and Dolev, D. 2006. Self-stabilizing byzantine pulse synchronization.Comput. Res.Repository abs/cs/0608092.
Ariel Daliot , Danny Dolev , Hanna Parnas, Self-stabilizing pulse synchronization inspired by biological pacemaker networks, Proceedings of the 6th international conference on Self-stabilizing systems, p.32-48, June 24-25, 2003, San Francisco, CA, USA
Dike, C. and Burton, E. 1999. Miller and noise effects in a synchronizing flip-flop.IEEE J. Solid-State Circ. SC-34, 6, 849--855.
Dolev, D. 1982. The Byzantine generals strike again.J. Algor. 3, 14--30.
Danny Dolev , Matthias Függer , Markus Posch , Ulrich Schmid , Andreas Steininger , Christoph Lenzen, Rigorously modeling self-stabilizing fault-tolerant circuits: An ultra-robust clocking scheme for systems-on-chip, Journal of Computer and System Sciences, v.80 n.4, p.860-900, June, 2014[doi>10.1016/j.jcss.2014.01.001]
Danny Dolev , Ezra N. Hoch, Byzantine self-stabilizing pulse in a bounded-delay model, Proceedings of the 9h international conference on Stabilization, safety, and security of distributed systems, p.234-252, November 14-16, 2007, Paris, France
Danny Dolev , Nancy A. Lynch , Shlomit S. Pinter , Eugene W. Stark , William E. Weihl, Reaching approximate agreement in the presence of faults, Journal of the ACM (JACM), v.33 n.3, p.499-516, July 1986[doi>10.1145/5925.5931]
Shlomi Dolev , Jennifer L. Welch, Self-stabilizing clock synchronization in the presence of Byzantine faults, Journal of the ACM (JACM), v.51 n.5, p.780-799, September 2004[doi>10.1145/1017460.1017463]
Fischer, M. J. and Lynch, N. A. 1982. A lower bound for the time to assure interactive consistency.Inf. Process. Lett. 14, 183--186.
Michael J. Fischer , Nancy A. Lynch , Michael Merritt, Easy impossibility proofs for distributed consensus problems, Proceedings of the fourth annual ACM symposium on Principles of distributed computing, p.59-70, August 1985, Minaki, Ontario, Canada[doi>10.1145/323596.323602]
Friedman, E. G. 2001. Clock distribution networks in synchronous digital integrated circuits.Proc. IEEE 89, 5, 665--692.
Gottfried Fuchs , Matthias Függer , Andreas Steininger, On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme, Proceedings of the 2009 15th IEEE Symposium on Asynchronous Circuits and Systems (async 2009), p.127-136, May 17-20, 2009[doi>10.1109/ASYNC.2009.15]
Függer, M. 2010. Analysis of on-chip fault-tolerant distributed algorithms. Ph.D. thesis, Technische Universität Wien, Institut für Technische Informatik.
Matthias Függer , Andreas Dielacher , Ulrich Schmid, How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining, Proceedings of the 2010 European Dependable Computing Conference, p.230-239, April 28-30, 2010[doi>10.1109/EDCC.2010.35]
Függer, M. and Schmid, U. 2012. Reconciling fault-tolerant distributed computing and systems-on-chip.Distrib. Comput. 24, 6, 323--355.
Matthias Fugger , Ulrich Schmid , Gottfried Fuchs , Gerald Kempf, Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip, Proceedings of the Sixth European Dependable Computing Conference, p.87-96, October 18-20, 2006[doi>10.1109/EDCC.2006.11]
Gadlage, M. J., Eaton, P. H., Benedetto, J. M., Carts, M., Zhu, V., and Turflinger, T. L. 2006. Digital device error rate trends in advanced CMOS technologies.IEEE Trans. Nuclear Sci. 53, 6, 3466--3471.
Ezra N. Hoch , Danny Dolev , Ariel Daliot, Self-stabilizing Byzantine digital clock synchronization, Proceedings of the 8th international conference on Stabilization, safety, and security of distributed systems, November 17-19, 2006, Dallas, TX, USA
International Technology Roadmap for Semiconductors 2012. International Technology Roadmap for Semiconductors. http://www.itrs.net.
Kinniment, D. J., Bystrov, A., and Yakovlev, A. V. 2002. Synchronization circuit performance.IEEE J. Solid-State Circ. SC-37, 2, 202--209.
Fabian Kuhn , Christoph Lenzen , Thomas Locher , Rotem Oshman, Optimal gradient clock synchronization in dynamic networks, Proceedings of the 29th ACM SIGACT-SIGOPS symposium on Principles of distributed computing, July 25-28, 2010, Zurich, Switzerland[doi>10.1145/1835698.1835799]
Christoph Lenzen , Thomas Locher , Roger Wattenhofer, Tight bounds for clock synchronization, Journal of the ACM (JACM), v.57 n.2, p.1-42, January 2010[doi>10.1145/1667053.1667057]
Lundelius, J. and Lynch, N. 1984. An upper and lower bound for clock synchronization.Inf. Control 62, 2--3, 190--204.
Mahyar R. Malekpour, A Byzantine-fault tolerant self-stabilizing protocol for distributed clock synchronization systems, Proceedings of the 8th international conference on Stabilization, safety, and security of distributed systems, November 17-19, 2006, Dallas, TX, USA
Malekpour, M. 2009. A self-stabilizing Byzantine-fault-tolerant clock synchronization protocol. Tech. rep., TM-2009-215758, NASA.
Leonard R. Marino, General theory of metastable operation, IEEE Transactions on Computers, v.30 n.2, p.107-115, February 1981
Cecilia Metra , Stefano Di Francescantonio , T. M. Mak, Implications of Clock Distribution Faults and Issues with Screening Them during Manufacturing Testing, IEEE Transactions on Computers, v.53 n.5, p.531-546, May 2004[doi>10.1109/TC.2004.1275295]
M. Pease , R. Shostak , L. Lamport, Reaching Agreement in the Presence of Faults, Journal of the ACM (JACM), v.27 n.2, p.228-234, April 1980[doi>10.1145/322186.322188]
Thomas Polzer , Thomas Handl , Andreas Steininger, A Metastability-Free Multi-synchronous Communication Scheme for SoCs, Proceedings of the 11th International Symposium on Stabilization, Safety, and Security of Distributed Systems, November 03-06, 2009, Lyon, France[doi>10.1007/978-3-642-05118-0_40]
Portmann, C. L. and Meng, T. H. Y. 1995. Supply noise and CMOS synchronization errors.IEEE J. Solid-State Circ. SC-30, 9, 1015--1017.
Restle, P., McNamara, T., Webber, D., Camporese, P., Eng, K., Jenkins, K., Allen, D., Rohn, M., Quaranta, M., Boerstler, D., Alpert, C., Carter, C., Bailey, R., Petrovick, J., Krauter, B., and McCredie, B. 2001. A clock distribution network for microprocessors.IEEE J. Solid-State Circ. 36, 5, 792--799.
Yaron Semiat , Ran Ginosar, Timing Measurements of Synchronization Circuits, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.68, May 12-15, 2003
T. K. Srikanth , Sam Toueg, Optimal clock synchronization, Journal of the ACM (JACM), v.34 n.3, p.626-645, July 1987[doi>10.1145/28869.28876]
Sundaresan, K., Allen, P., and Ayazi, F. 2006. Process and temperature compensation in a 7-MHz CMOS clock oscillator.IEEE J. Solid-State Circ. 41, 2, 433--442.
Paul Teehan , Mark Greenstreet , Guy Lemieux, A Survey and Taxonomy of GALS Design Styles, IEEE Design & Test, v.24 n.5, p.418-428, September 2007[doi>10.1109/MDT.2007.151]
Widder, J. and Schmid, U. 2009. The theta-model: Achieving synchrony without clocks.Distrib. Comput. 22, 1, 29--47.
