#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027123da2720 .scope module, "SR_flipflop" "SR_flipflop" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Q_bar";
L_0000027123da31e0 .functor NOT 1, v0000027123da28b0_0, C4<0>, C4<0>, C4<0>;
o0000027123dd6fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027123da2da0_0 .net "CLK", 0 0, o0000027123dd6fa8;  0 drivers
v0000027123da28b0_0 .var "Q", 0 0;
v0000027123da2950_0 .net "Q_bar", 0 0, L_0000027123da31e0;  1 drivers
o0000027123dd7038 .functor BUFZ 1, C4<z>; HiZ drive
v0000027123da29f0_0 .net "R", 0 0, o0000027123dd7038;  0 drivers
o0000027123dd7068 .functor BUFZ 1, C4<z>; HiZ drive
v0000027123da2a90_0 .net "S", 0 0, o0000027123dd7068;  0 drivers
E_0000027123c18080 .event posedge, v0000027123da2da0_0;
    .scope S_0000027123da2720;
T_0 ;
    %wait E_0000027123c18080;
    %load/vec4 v0000027123da2a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0000027123da29f0_0;
    %nor/r;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027123da28b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027123da2a90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.5, 9;
    %load/vec4 v0000027123da29f0_0;
    %and;
T_0.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027123da28b0_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0000027123da2a90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000027123da29f0_0;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000027123da28b0_0, 0;
T_0.6 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SR_flipflop.v";
