// Seed: 3026852759
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic id_6;
  assign id_3[1'b0] = -1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd78
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_2,
      id_5,
      id_5
  );
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  assign id_2[id_3==1] = id_6 < -1;
  assign id_2 = (id_4);
  logic id_7;
endmodule
