Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep 10 19:27:25 2019
| Host         : DESKTOP-O9RTS5D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file factorial_FPGA_timing_summary_routed.rpt -pb factorial_FPGA_timing_summary_routed.pb -rpx factorial_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : factorial_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line21/fact_cu/FSM_onehot_CS_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line21/fact_cu/FSM_onehot_CS_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line21/fact_cu/FSM_onehot_CS_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line21/fact_cu/FSM_onehot_CS_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line21/fact_cu/FSM_onehot_CS_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.001        0.000                      0                   37        0.237        0.000                      0                   37        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.001        0.000                      0                   37        0.237        0.000                      0                   37        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 2.174ns (43.022%)  route 2.879ns (56.978%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.870    U0/count20_carry__5_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.193 r  U0/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.193    U0/p_0_in[30]
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    U0/CLK
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[30]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.194    U0/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 2.090ns (42.058%)  route 2.879ns (57.942%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.870    U0/count20_carry__5_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.109 r  U0/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000    10.109    U0/p_0_in[31]
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    U0/CLK
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[31]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.194    U0/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 2.070ns (41.824%)  route 2.879ns (58.176%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  U0/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.870    U0/count20_carry__5_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.089 r  U0/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000    10.089    U0/p_0_in[29]
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    U0/CLK
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[29]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y27         FDRE (Setup_fdre_C_D)        0.109    15.194    U0/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 2.057ns (41.671%)  route 2.879ns (58.329%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.076 r  U0/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000    10.076    U0/p_0_in[26]
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    U0/CLK
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[26]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.193    U0/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 2.049ns (41.576%)  route 2.879ns (58.424%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.068 r  U0/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000    10.068    U0/p_0_in[28]
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    U0/CLK
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[28]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.193    U0/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.973ns (40.661%)  route 2.879ns (59.339%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.992 r  U0/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.992    U0/p_0_in[27]
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    U0/CLK
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[27]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.193    U0/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.953ns (40.416%)  route 2.879ns (59.584%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  U0/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.753    U0/count20_carry__4_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.972 r  U0/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.972    U0/p_0_in[25]
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    U0/CLK
    SLICE_X64Y26         FDRE                                         r  U0/count2_reg[25]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y26         FDRE (Setup_fdre_C_D)        0.109    15.193    U0/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.940ns (40.255%)  route 2.879ns (59.745%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.959 r  U0/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.959    U0/p_0_in[22]
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[22]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.213    U0/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.932ns (40.156%)  route 2.879ns (59.844%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.951 r  U0/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.951    U0/p_0_in[24]
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.213    U0/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 U0/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.856ns (39.195%)  route 2.879ns (60.805%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.618     5.139    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  U0/count2_reg[24]/Q
                         net (fo=2, routed)           0.809     6.467    U0/count2[24]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     6.591 r  U0/count20_carry_i_9/O
                         net (fo=1, routed)           0.983     7.574    U0/count20_carry_i_9_n_0
    SLICE_X65Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  U0/count20_carry_i_5/O
                         net (fo=6, routed)           1.077     8.776    U0/count20_carry_i_5_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     8.900 r  U0/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.900    U0/count2_0[8]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.276 r  U0/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.276    U0/count20_carry__0_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.393 r  U0/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.393    U0/count20_carry__1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.510 r  U0/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.510    U0/count20_carry__2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.627 r  U0/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.009     9.636    U0/count20_carry__3_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.875 r  U0/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.875    U0/p_0_in[23]
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.502    14.843    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[23]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X64Y25         FDRE (Setup_fdre_C_D)        0.109    15.213    U0/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  5.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line21/fact_dp/count/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/fact_dp/count/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.523%)  route 0.143ns (43.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    nolabel_line21/fact_dp/count/CLK
    SLICE_X61Y42         FDRE                                         r  nolabel_line21/fact_dp/count/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line21/fact_dp/count/Q_reg[0]/Q
                         net (fo=4, routed)           0.143     1.760    nolabel_line21/fact_dp/count/Q[0]
    SLICE_X61Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.805 r  nolabel_line21/fact_dp/count/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    nolabel_line21/fact_dp/count/p_0_in__0[2]
    SLICE_X61Y42         FDRE                                         r  nolabel_line21/fact_dp/count/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.990    nolabel_line21/fact_dp/count/CLK
    SLICE_X61Y42         FDRE                                         r  nolabel_line21/fact_dp/count/Q_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.092     1.568    nolabel_line21/fact_dp/count/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line21/fact_dp/count/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line21/fact_dp/count/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.476    nolabel_line21/fact_dp/count/CLK
    SLICE_X61Y42         FDRE                                         r  nolabel_line21/fact_dp/count/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  nolabel_line21/fact_dp/count/Q_reg[0]/Q
                         net (fo=4, routed)           0.146     1.763    nolabel_line21/fact_dp/count/Q[0]
    SLICE_X61Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  nolabel_line21/fact_dp/count/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    nolabel_line21/fact_dp/count/p_0_in__0[3]
    SLICE_X61Y42         FDRE                                         r  nolabel_line21/fact_dp/count/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     1.990    nolabel_line21/fact_dp/count/CLK
    SLICE_X61Y42         FDRE                                         r  nolabel_line21/fact_dp/count/Q_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.092     1.568    nolabel_line21/fact_dp/count/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    U0/CLK
    SLICE_X65Y21         FDRE                                         r  U0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U0/count2_reg[0]/Q
                         net (fo=3, routed)           0.110     1.719    U0/count2[0]
    SLICE_X64Y20         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.877 r  U0/count20_carry/O[0]
                         net (fo=1, routed)           0.000     1.877    U0/p_0_in[1]
    SLICE_X64Y20         FDRE                                         r  U0/count2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    U0/CLK
    SLICE_X64Y20         FDRE                                         r  U0/count2_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.617    U0/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U0/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.583     1.466    U0/CLK
    SLICE_X64Y23         FDRE                                         r  U0/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  U0/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.756    U0/count2[15]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  U0/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.866    U0/p_0_in[15]
    SLICE_X64Y23         FDRE                                         r  U0/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.851     1.978    U0/CLK
    SLICE_X64Y23         FDRE                                         r  U0/count2_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    U0/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.582     1.465    U0/CLK
    SLICE_X64Y24         FDRE                                         r  U0/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U0/count2_reg[19]/Q
                         net (fo=2, routed)           0.127     1.756    U0/count2[19]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  U0/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.866    U0/p_0_in[19]
    SLICE_X64Y24         FDRE                                         r  U0/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.850     1.977    U0/CLK
    SLICE_X64Y24         FDRE                                         r  U0/count2_reg[19]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    U0/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    U0/CLK
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U0/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.759    U0/count2[31]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  U0/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.869    U0/p_0_in[31]
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    U0/CLK
    SLICE_X64Y27         FDRE                                         r  U0/count2_reg[31]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    U0/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    U0/CLK
    SLICE_X64Y21         FDRE                                         r  U0/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U0/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.759    U0/count2[7]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  U0/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.869    U0/p_0_in[7]
    SLICE_X64Y21         FDRE                                         r  U0/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    U0/CLK
    SLICE_X64Y21         FDRE                                         r  U0/count2_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    U0/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    U0/CLK
    SLICE_X64Y20         FDRE                                         r  U0/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  U0/count2_reg[3]/Q
                         net (fo=2, routed)           0.127     1.760    U0/count2[3]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  U0/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.870    U0/p_0_in[3]
    SLICE_X64Y20         FDRE                                         r  U0/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    U0/CLK
    SLICE_X64Y20         FDRE                                         r  U0/count2_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    U0/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    U0/CLK
    SLICE_X64Y22         FDRE                                         r  U0/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U0/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.759    U0/count2[11]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  U0/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.869    U0/p_0_in[11]
    SLICE_X64Y22         FDRE                                         r  U0/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    U0/CLK
    SLICE_X64Y22         FDRE                                         r  U0/count2_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    U0/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.582     1.465    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  U0/count2_reg[23]/Q
                         net (fo=2, routed)           0.127     1.756    U0/count2[23]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  U0/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.866    U0/p_0_in[23]
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.850     1.977    U0/CLK
    SLICE_X64Y25         FDRE                                         r  U0/count2_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    U0/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   U0/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   U0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   U0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   U0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   U0/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   U0/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   U0/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   U0/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   U0/count2_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U0/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   U0/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   U0/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U0/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U0/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U0/count2_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   U0/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U0/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U0/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U0/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   U0/count2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   U0/count2_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   U0/count2_reg[18]/C



