project_open vgm12

set_global_assignment -name TOP_LEVEL_ENTITY vgm12
set_global_assignment -name QIP_FILE ../../hdl/jt10.qip
set_global_assignment -name VERILOG_FILE vgm12.v

# source ../modules/jtframe/hdl/mist/mist_pins.tcl
