module uart_receive (
    input clk, rst, rx, rdy_clr, enb,
    output reg rdy,
  output reg [7:0] data_out );

parameter start_state = 2'b00;
parameter data_state  = 2'b01;
parameter stop_state  = 2'b10;
reg [1:0] state  = start_state;
reg [3:0] sample = 0;
reg [3:0] index  = 0;
reg [7:0] temp   = 8'b0;

always @(posedge clk) begin
    if (rst) begin
        rdy      <= 0;
        data_out <= 0;
        state    <= start_state;
        sample   <= 0;
        index    <= 0;
        temp     <= 0;
    end
    else begin

      if (rdy_clr)
            rdy <= 0;

        if (enb) begin
            case (state)

                start_state: begin
                    if (rx == 0)
                        sample <= sample + 1'b1;

                    if (sample == 15) begin
                        state  <= data_state;
                        sample <= 0;
                        index  <= 0;
                        temp   <= 0;
                    end
                end

                data_state: begin
                    sample <= sample + 1'b1;

                    if (sample == 4'h8) begin
                        temp[index] <= rx;
                        index <= index + 1'b1;
                    end

                    if (index == 8 && sample == 15)
                        state <= stop_state;
                end

                stop_state: begin
                    if (sample == 15) begin
                        state    <= start_state;
                        data_out <= temp;
                        rdy      <= 1'b1;
                        sample   <= 0;
                    end
                    else
                        sample <= sample + 1'b1;
                end

                default: begin
                    state <= start_state;
                end

            endcase
        end
    end
end

endmodule
