V3 12
FL //mac/home/Desktop/DSO/CPLD_debug/dso_outputs_full/ram_read.vhf 2017/12/17.11:58:47 P.20131013
EN work/ram_read 1513472333 \
      FL //mac/home/Desktop/DSO/CPLD_debug/dso_outputs_full/ram_read.vhf \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/ram_read/BEHAVIORAL 1513472334 \
      FL //mac/home/Desktop/DSO/CPLD_debug/dso_outputs_full/ram_read.vhf \
      EN work/ram_read 1513472333 CP XOR2 CP INV CP AND2 CP OR2 CP GND CP FDCP CP VCC
FL //mac/home/Desktop/DSO/CPLD_debug/ram_read/ram_read.vhf 2017/12/17.11:41:36 P.20131013
