{"Hossein Sayadi": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0, "dac", 2018]], "Nisarg Patel": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0, "dac", 2018]], "Sai Manoj P. D.": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0, "dac", 2018]], "Avesta Sasan": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0, "dac", 2018]], "Setareh Rafatirad": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0, "dac", 2018]], "Houman Homayoun": [0, ["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0, "dac", 2018]], "Bita Darvish Rouhani": [0, ["Deepsecure: scalable provably-secure deep learning", ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196023", 0, "dac", 2018], ["MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers", ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196074", 0, "dac", 2018]], "M. Sadegh Riazi": [0, ["Deepsecure: scalable provably-secure deep learning", ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196023", 0, "dac", 2018]], "Farinaz Koushanfar": [0, ["Deepsecure: scalable provably-secure deep learning", ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196023", 0, "dac", 2018], ["MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers", ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196074", 0, "dac", 2018]], "Song Bian": [0, ["DWE: decrypting learning with errors with errors", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3195970.3196032", 0, "dac", 2018]], "Masayuki Hiromoto": [0, ["DWE: decrypting learning with errors with errors", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3195970.3196032", 0, "dac", 2018]], "Takashi Sato": [0, ["DWE: decrypting learning with errors with errors", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3195970.3196032", 0, "dac", 2018]], "Weizhe Hua": [0, ["Reverse engineering convolutional neural networks through side-channel information leaks", ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "https://doi.org/10.1145/3195970.3196105", 0, "dac", 2018]], "Zhiru Zhang": [0, ["Reverse engineering convolutional neural networks through side-channel information leaks", ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "https://doi.org/10.1145/3195970.3196105", 0, "dac", 2018]], "G. Edward Suh": [4.7297218225272886e-11, ["Reverse engineering convolutional neural networks through side-channel information leaks", ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "https://doi.org/10.1145/3195970.3196105", 0, "dac", 2018]], "Daekyu Park": [0.9979591518640518, ["OFTL: ordering-aware FTL for maximizing performance of the journaling file system", ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "https://doi.org/10.1145/3195970.3196082", 0, "dac", 2018]], "Donghyun Kang": [0.9940284192562103, ["OFTL: ordering-aware FTL for maximizing performance of the journaling file system", ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "https://doi.org/10.1145/3195970.3196082", 0, "dac", 2018]], "Young Ik Eom": [0.9593998044729233, ["OFTL: ordering-aware FTL for maximizing performance of the journaling file system", ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "https://doi.org/10.1145/3195970.3196082", 0, "dac", 2018]], "Chundong Wang": [0.18399357050657272, ["LAWN: boosting the performance of NVMM file system through reducing write amplification", ["Chundong Wang", "Sudipta Chattopadhyay"], "https://doi.org/10.1145/3195970.3196066", 0, "dac", 2018]], "Sudipta Chattopadhyay": [0, ["LAWN: boosting the performance of NVMM file system through reducing write amplification", ["Chundong Wang", "Sudipta Chattopadhyay"], "https://doi.org/10.1145/3195970.3196066", 0, "dac", 2018]], "Fei Wu": [0.0004927521367790177, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0, "dac", 2018]], "Jiaona Zhou": [0, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0, "dac", 2018]], "Shunzhuo Wang": [2.9399187251311076e-10, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0, "dac", 2018]], "Yajuan Du": [0, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0, "dac", 2018]], "Chengmo Yang": [0.0009009511268232018, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0, "dac", 2018], ["A collaborative defense against wear out attacks in non-volatile processors", ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "https://doi.org/10.1145/3195970.3196825", 0, "dac", 2018]], "Changsheng Xie": [0, ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0, "dac", 2018]], "Won-Kyung Kang": [0.9966288208961487, ["Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD", ["Won-Kyung Kang", "Sungjoo Yoo"], "https://doi.org/10.1145/3195970.3196034", 0, "dac", 2018]], "Sungjoo Yoo": [1, ["Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD", ["Won-Kyung Kang", "Sungjoo Yoo"], "https://doi.org/10.1145/3195970.3196034", 0, "dac", 2018]], "Yu-Sheng Lu": [0, ["WB-trees: a meshed tree representation for FinFET analog layout designs", ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196137", 0, "dac", 2018]], "Yu-Hsuan Chang": [1.0415734941204846e-08, ["WB-trees: a meshed tree representation for FinFET analog layout designs", ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196137", 0, "dac", 2018]], "Yao-Wen Chang": [4.2530515109717726e-08, ["WB-trees: a meshed tree representation for FinFET analog layout designs", ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196137", 0, "dac", 2018], ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018], ["DSA-friendly detailed routing considering double patterning and DSA template assignments", ["Hai-Juan Yu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196030", 0, "dac", 2018], ["Generalized augmented lagrangian and its applications to VLSI global placement", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196057", 0, "dac", 2018]], "Abhishek Patyal": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0, "dac", 2018]], "Po-Cheng Pan": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0, "dac", 2018]], "K. A. Asha": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0, "dac", 2018]], "Hung-Ming Chen": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0, "dac", 2018]], "Hao-Yu Chi": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0, "dac", 2018]], "Chien-Nan Liu": [0, ["Analog placement with current flow and symmetry constraints using PCP-SP", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0, "dac", 2018]], "Wenlong Lyu": [0, ["Multi-objective bayesian optimization for analog/RF circuit synthesis", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3196078", 0, "dac", 2018]], "Fan Yang": [4.225977954774862e-05, ["Multi-objective bayesian optimization for analog/RF circuit synthesis", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3196078", 0, "dac", 2018]], "Changhao Yan": [0, ["Multi-objective bayesian optimization for analog/RF circuit synthesis", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3196078", 0, "dac", 2018], ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018], ["An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits", ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "https://doi.org/10.1145/3195970.3195987", 0, "dac", 2018]], "Dian Zhou": [0, ["Multi-objective bayesian optimization for analog/RF circuit synthesis", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3196078", 0, "dac", 2018], ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018], ["An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits", ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "https://doi.org/10.1145/3195970.3195987", 0, "dac", 2018]], "Xuan Zeng": [0, ["Multi-objective bayesian optimization for analog/RF circuit synthesis", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3196078", 0, "dac", 2018], ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018]], "Kaige Jia": [0, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Zheyu Liu": [0, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Qi Wei": [0, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Fei Qiao": [0, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Xinjun Liu": [0, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Yi Yang": [0.00034603855601744726, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Hua Fan": [0, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018]], "Huazhong Yang": [4.605285113257196e-07, ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0, "dac", 2018], ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018]], "Hyeon Uk Sim": [0.9992760717868805, ["DPS: dynamic precision scaling for stochastic computing-based deep neural networks", ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196028", 0, "dac", 2018], ["Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks", ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196113", 0, "dac", 2018]], "Saken Kenzhegulov": [0, ["DPS: dynamic precision scaling for stochastic computing-based deep neural networks", ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196028", 0, "dac", 2018]], "Jongeun Lee": [1, ["DPS: dynamic precision scaling for stochastic computing-based deep neural networks", ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196028", 0, "dac", 2018], ["Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks", ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196113", 0, "dac", 2018]], "Mateja Putic": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0, "dac", 2018]], "Swagath Venkataramani": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0, "dac", 2018], ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0, "dac", 2018]], "Schuyler Eldridge": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0, "dac", 2018]], "Alper Buyuktosunoglu": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0, "dac", 2018]], "Pradip Bose": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0, "dac", 2018]], "Mircea Stan": [0, ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0, "dac", 2018]], "Chixiao Chen": [0, ["Exploring the programmability for deep learning processors: from architecture to tensorization", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "https://doi.org/10.1145/3195970.3196049", 0, "dac", 2018]], "Huwan Peng": [0, ["Exploring the programmability for deep learning processors: from architecture to tensorization", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "https://doi.org/10.1145/3195970.3196049", 0, "dac", 2018]], "Xindi Liu": [0, ["Exploring the programmability for deep learning processors: from architecture to tensorization", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "https://doi.org/10.1145/3195970.3196049", 0, "dac", 2018]], "Hongwei Ding": [0, ["Exploring the programmability for deep learning processors: from architecture to tensorization", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "https://doi.org/10.1145/3195970.3196049", 0, "dac", 2018]], "C.-J. Richard Shi": [0, ["Exploring the programmability for deep learning processors: from architecture to tensorization", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "https://doi.org/10.1145/3195970.3196049", 0, "dac", 2018]], "Xinhan Lin": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0, "dac", 2018]], "Shouyi Yin": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0, "dac", 2018], ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3195988", 0, "dac", 2018]], "Fengbin Tu": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0, "dac", 2018]], "Leibo Liu": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0, "dac", 2018], ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3195988", 0, "dac", 2018]], "Xiangyu Li": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0, "dac", 2018]], "Shaojun Wei": [0, ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0, "dac", 2018], ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3195988", 0, "dac", 2018]], "Brandon Reagen": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018], ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0, "dac", 2018]], "Udit Gupta": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018], ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0, "dac", 2018]], "Lillian Pentecost": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018], ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0, "dac", 2018]], "Paul N. Whatmough": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018]], "Sae Kyu Lee": [0.9986196905374527, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018]], "Niamh Mulholland": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018]], "David M. Brooks": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018]], "Gu-Yeon Wei": [0, ["Ares: a framework for quantifying the resilience of deep neural networks", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0, "dac", 2018], ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0, "dac", 2018]], "Zihao Liu": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018]], "Tao Liu": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018]], "Wujie Wen": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018]], "Lei Jiang": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018], ["DrAcc: a DRAM based accelerator for accurate CNN inference", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196029", 0, "dac", 2018]], "Jie Xu": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018]], "Yanzhi Wang": [1.057469098952879e-07, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018]], "Gang Quan": [0, ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0, "dac", 2018]], "Jeff Zhang": [0, ["Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators", ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196129", 0, "dac", 2018]], "Kartheek Rangineni": [0, ["Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators", ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196129", 0, "dac", 2018]], "Zahra Ghodsi": [0, ["Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators", ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196129", 0, "dac", 2018]], "Siddharth Garg": [0, ["Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators", ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196129", 0, "dac", 2018], ["TAO: techniques for algorithm-level obfuscation during high-level synthesis", ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196126", 0, "dac", 2018]], "Sayeh Sharify": [0, ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "https://doi.org/10.1145/3195970.3196072", 0, "dac", 2018]], "Alberto Delmas Lascorz": [0, ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "https://doi.org/10.1145/3195970.3196072", 0, "dac", 2018]], "Kevin Siu": [0, ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "https://doi.org/10.1145/3195970.3196072", 0, "dac", 2018]], "Patrick Judd": [0, ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "https://doi.org/10.1145/3195970.3196072", 0, "dac", 2018]], "Andreas Moshovos": [0, ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "https://doi.org/10.1145/3195970.3196072", 0, "dac", 2018]], "Rui Liu": [0, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Xiaochen Peng": [0, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Xiaoyu Sun": [4.813824755478535e-10, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Win-San Khwa": [0, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Xin Si": [0, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Jia-Jing Chen": [0, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Jia-Fang Li": [0, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Meng-Fan Chang": [5.9278717401412e-07, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Shimeng Yu": [3.5624708516479586e-07, ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0, "dac", 2018]], "Mohammad Reza Mahmoodi": [0, ["An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology", ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "https://doi.org/10.1145/3195970.3195989", 0, "dac", 2018]], "Dmitri B. Strukov": [0, ["An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology", ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "https://doi.org/10.1145/3195970.3195989", 0, "dac", 2018]], "Lennart Bamberg": [0, ["Coding approach for low-power 3D interconnects", ["Lennart Bamberg", "Robert Schmidt", "Alberto Garcia Ortiz"], "https://doi.org/10.1145/3195970.3196010", 0, "dac", 2018]], "Robert Schmidt": [0, ["Coding approach for low-power 3D interconnects", ["Lennart Bamberg", "Robert Schmidt", "Alberto Garcia Ortiz"], "https://doi.org/10.1145/3195970.3196010", 0, "dac", 2018]], "Alberto Garcia Ortiz": [0, ["Coding approach for low-power 3D interconnects", ["Lennart Bamberg", "Robert Schmidt", "Alberto Garcia Ortiz"], "https://doi.org/10.1145/3195970.3196010", 0, "dac", 2018]], "Anthony Agnesina": [0, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018]], "Amanvir Sidana": [0, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018]], "James Yamaguchi": [0, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018]], "Christian Krutzik": [0, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018]], "John Carson": [0, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018]], "Jean Yang-Scharlotta": [0, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018]], "Sung Kyu Lim": [0.9975332617759705, ["A novel 3D DRAM memory cube architecture for space applications", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0, "dac", 2018], ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0, "dac", 2018]], "Fulin Peng": [0, ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018]], "Chunyang Feng": [0, ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018]], "Jianquan Zheng": [0, ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018]], "Sheng-Guo Wang": [1.1506953683237953e-06, ["A general graph based pessimism reduction framework for design optimization of timing closure", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0, "dac", 2018], ["An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits", ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "https://doi.org/10.1145/3195970.3195987", 0, "dac", 2018]], "Grace Li Zhang": [0, ["Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units", ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196135", 0, "dac", 2018]], "Bing Li": [0, ["Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units", ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196135", 0, "dac", 2018], ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0, "dac", 2018], ["Design-for-testability for continuous-flow microfluidic biochips", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196025", 0, "dac", 2018]], "Masanori Hashimoto": [0, ["Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units", ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196135", 0, "dac", 2018]], "Ulf Schlichtmann": [0, ["Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units", ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196135", 0, "dac", 2018], ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0, "dac", 2018], ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018], ["Design-for-testability for continuous-flow microfluidic biochips", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196025", 0, "dac", 2018]], "Shaoheng Luo": [0, ["Noise-aware DVFS transition sequence optimization for battery-powered IoT devices", ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "https://doi.org/10.1145/3195970.3196080", 0, "dac", 2018]], "Cheng Zhuo": [0, ["Noise-aware DVFS transition sequence optimization for battery-powered IoT devices", ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "https://doi.org/10.1145/3195970.3196080", 0, "dac", 2018]], "Houle Gan": [0.07808350212872028, ["Noise-aware DVFS transition sequence optimization for battery-powered IoT devices", ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "https://doi.org/10.1145/3195970.3196080", 0, "dac", 2018]], "Divya Prasad": [0, ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "https://doi.org/10.1145/3195970.3195980", 0, "dac", 2018]], "Saurabh Sinha": [0, ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "https://doi.org/10.1145/3195970.3195980", 0, "dac", 2018]], "Brian Cline": [0, ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "https://doi.org/10.1145/3195970.3195980", 0, "dac", 2018]], "Steve Moore": [0, ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "https://doi.org/10.1145/3195970.3195980", 0, "dac", 2018]], "Azad Naeemi": [0, ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "https://doi.org/10.1145/3195970.3195980", 0, "dac", 2018]], "Peter Munk": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Andreas Abele": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Eike Thaden": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Arne Nordmann": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Rakshith Amarnath": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Markus Schweizer": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Simon Burton": [0, ["Semi-automatic safety analysis and optimization", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0, "dac", 2018]], "Cumhur Erkan Tuncali": [0, ["Reasoning about safety of learning-enabled components in autonomous cyber-physical systems", ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "https://doi.org/10.1145/3195970.3199852", 0, "dac", 2018]], "James Kapinski": [0, ["Reasoning about safety of learning-enabled components in autonomous cyber-physical systems", ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "https://doi.org/10.1145/3195970.3199852", 0, "dac", 2018]], "Hisahiro Ito": [0, ["Reasoning about safety of learning-enabled components in autonomous cyber-physical systems", ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "https://doi.org/10.1145/3195970.3199852", 0, "dac", 2018]], "Jyotirmoy V. Deshmukh": [0, ["Reasoning about safety of learning-enabled components in autonomous cyber-physical systems", ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "https://doi.org/10.1145/3195970.3199852", 0, "dac", 2018]], "Kosuke Watanabe": [0, ["Runtime monitoring for safety of intelligent vehicles", ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "https://doi.org/10.1145/3195970.3199856", 0, "dac", 2018]], "Eunsuk Kang": [0.9999547600746155, ["Runtime monitoring for safety of intelligent vehicles", ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "https://doi.org/10.1145/3195970.3199856", 0, "dac", 2018]], "Chung-Wei Lin": [0, ["Runtime monitoring for safety of intelligent vehicles", ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "https://doi.org/10.1145/3195970.3199856", 0, "dac", 2018]], "Shinichi Shiraishi": [0, ["Runtime monitoring for safety of intelligent vehicles", ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "https://doi.org/10.1145/3195970.3199856", 0, "dac", 2018]], "Markus Miettinen": [0, ["Revisiting context-based authentication in IoT", ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "https://doi.org/10.1145/3195970.3196106", 0, "dac", 2018]], "Thien Duc Nguyen": [0, ["Revisiting context-based authentication in IoT", ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "https://doi.org/10.1145/3195970.3196106", 0, "dac", 2018]], "Ahmad-Reza Sadeghi": [0, ["Revisiting context-based authentication in IoT", ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "https://doi.org/10.1145/3195970.3196106", 0, "dac", 2018], ["It's hammer time: how to attack (rowhammer-based) DRAM-PUFs", ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3195970.3196065", 0, "dac", 2018], ["Reconciling remote attestation and safety-critical operation on simple IoT devices", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/3195970.3199853", 0, "dac", 2018]], "N. Asokan": [0, ["Revisiting context-based authentication in IoT", ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "https://doi.org/10.1145/3195970.3196106", 0, "dac", 2018]], "Siam U. Hussain": [0, ["MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers", ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196074", 0, "dac", 2018]], "Mohammad Ghasemzadeh": [0, ["MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers", ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196074", 0, "dac", 2018]], "Donghyun Kwon": [0.9940284192562103, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Kuenwhee Oh": [0.13097747415304184, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Junmo Park": [0.5, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Seungyong Yang": [0.9982662200927734, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Yeongpil Cho": [0.995398536324501, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Brent ByungHoon Kang": [1, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Yunheung Paek": [1, ["Hypernel: a hardware-assisted framework for kernel protection without nested paging", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0, "dac", 2018]], "Salessawi Ferede Yitbarek": [0, ["Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory", ["Salessawi Ferede Yitbarek", "Todd M. Austin"], "https://doi.org/10.1145/3195970.3196102", 0, "dac", 2018]], "Todd M. Austin": [0, ["Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory", ["Salessawi Ferede Yitbarek", "Todd M. Austin"], "https://doi.org/10.1145/3195970.3196102", 0, "dac", 2018]], "Andrew B. Kahng": [8.938514595158153e-09, ["Reducing time and effort in IC implementation: a roadmap of challenges and solutions", ["Andrew B. Kahng"], "https://doi.org/10.1145/3195970.3199854", 0, "dac", 2018]], "Shankar Sadasivam": [0, ["Efficient reinforcement learning for automating human decision-making in SoC design", ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "https://doi.org/10.1145/3195970.3199855", 0, "dac", 2018]], "Zhuo Chen": [0, ["Efficient reinforcement learning for automating human decision-making in SoC design", ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "https://doi.org/10.1145/3195970.3199855", 0, "dac", 2018]], "Jinwon Lee": [0.9430942982435226, ["Efficient reinforcement learning for automating human decision-making in SoC design", ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "https://doi.org/10.1145/3195970.3199855", 0, "dac", 2018]], "Rajeev Jain": [0, ["Efficient reinforcement learning for automating human decision-making in SoC design", ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "https://doi.org/10.1145/3195970.3199855", 0, "dac", 2018]], "Shubham Jain": [0, ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0, "dac", 2018]], "Vijayalakshmi Srinivasan": [0, ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0, "dac", 2018]], "Jungwook Choi": [0.9979303181171417, ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0, "dac", 2018]], "Pierce Chuang": [0, ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0, "dac", 2018]], "Leland Chang": [2.268616799483425e-05, ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0, "dac", 2018]], "Majed Valad Beigi": [0, ["Thermal-aware optimizations of reRAM-based neuromorphic computing systems", ["Majed Valad Beigi", "Gokhan Memik"], "https://doi.org/10.1145/3195970.3196128", 0, "dac", 2018]], "Gokhan Memik": [0, ["Thermal-aware optimizations of reRAM-based neuromorphic computing systems", ["Majed Valad Beigi", "Gokhan Memik"], "https://doi.org/10.1145/3195970.3196128", 0, "dac", 2018]], "Yuanbo Fan": [0, ["Compiler-guided instruction-level clock scheduling for timing speculative processors", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "https://doi.org/10.1145/3195970.3196013", 0, "dac", 2018]], "Tianyu Jia": [0, ["Compiler-guided instruction-level clock scheduling for timing speculative processors", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "https://doi.org/10.1145/3195970.3196013", 0, "dac", 2018]], "Jie Gu": [0.031336840242147446, ["Compiler-guided instruction-level clock scheduling for timing speculative processors", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "https://doi.org/10.1145/3195970.3196013", 0, "dac", 2018]], "Simone Campanoni": [0, ["Compiler-guided instruction-level clock scheduling for timing speculative processors", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "https://doi.org/10.1145/3195970.3196013", 0, "dac", 2018]], "Russ Joseph": [0, ["Compiler-guided instruction-level clock scheduling for timing speculative processors", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "https://doi.org/10.1145/3195970.3196013", 0, "dac", 2018]], "Yunfei Gu": [2.166060312447371e-06, ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196121", 0, "dac", 2018]], "Dengxue Yan": [0, ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196121", 0, "dac", 2018]], "Vaibhav Verma": [0, ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196121", 0, "dac", 2018]], "Mircea R. Stan": [0, ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196121", 0, "dac", 2018]], "Xuan Zhang": [0, ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196121", 0, "dac", 2018], ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0, "dac", 2018]], "Veni Mohan": [0, ["Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems", ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "https://doi.org/10.1145/3195970.3196046", 0, "dac", 2018]], "Akhilesh Iyer": [0, ["Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems", ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "https://doi.org/10.1145/3195970.3196046", 0, "dac", 2018]], "John Sartori": [0, ["Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems", ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "https://doi.org/10.1145/3195970.3196046", 0, "dac", 2018]], "An Zou": [0, ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0, "dac", 2018]], "Jingwen Leng": [0, ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0, "dac", 2018]], "Xin He": [0, ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0, "dac", 2018]], "Yazhou Zu": [0, ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0, "dac", 2018]], "Vijay Janapa Reddi": [0, ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0, "dac", 2018]], "Stephan Held": [0, ["Exact algorithms for delay-bounded steiner arborescences", ["Stephan Held", "Benjamin Rockel"], "https://doi.org/10.1145/3195970.3196048", 0, "dac", 2018]], "Benjamin Rockel": [0, ["Exact algorithms for delay-bounded steiner arborescences", ["Stephan Held", "Benjamin Rockel"], "https://doi.org/10.1145/3195970.3196048", 0, "dac", 2018]], "Run-Yi Wang": [2.596274768507101e-07, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "Chia-Cheng Pai": [1.735268142510904e-06, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "Jun-Jie Wang": [0.001049830054398626, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "Hsiang-Ting Wen": [0, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "Yu-Cheng Pai": [0.023616045713424683, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "James Chien-Mo Li": [0, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "Jie-Hong Roland Jiang": [0, ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0, "dac", 2018]], "Guan-Qi Fang": [0, ["Obstacle-avoiding open-net connector with precise shortest distance estimation", ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "https://doi.org/10.1145/3195970.3196081", 0, "dac", 2018]], "Yong Zhong": [0, ["Obstacle-avoiding open-net connector with precise shortest distance estimation", ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "https://doi.org/10.1145/3195970.3196081", 0, "dac", 2018]], "Yi-Hao Cheng": [0, ["Obstacle-avoiding open-net connector with precise shortest distance estimation", ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "https://doi.org/10.1145/3195970.3196081", 0, "dac", 2018]], "Shao-Yun Fang": [0, ["Obstacle-avoiding open-net connector with precise shortest distance estimation", ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "https://doi.org/10.1145/3195970.3196081", 0, "dac", 2018], ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0, "dac", 2018]], "Chien-Pang Lu": [0, ["COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design", ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/3195970.3196016", 0, "dac", 2018]], "Iris Hui-Ru Jiang": [0, ["COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design", ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/3195970.3196016", 0, "dac", 2018]], "Aysa Fakheri Tabrizi": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Nima Karimpour Darav": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Shuchang Xu": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Logan Rakai": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Ismail Bustany": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Andrew A. Kennings": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Laleh Behjat": [0, ["A machine learning framework to identify detailed routing short violations from a placed netlist", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0, "dac", 2018]], "Hai-Juan Yu": [5.483964173436107e-06, ["DSA-friendly detailed routing considering double patterning and DSA template assignments", ["Hai-Juan Yu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196030", 0, "dac", 2018]], "Cunxi Yu": [3.47605016770558e-07, ["Developing synthesis flows without human knowledge", ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196026", 0, "dac", 2018]], "Houping Xiao": [0, ["Developing synthesis flows without human knowledge", ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196026", 0, "dac", 2018]], "Giovanni De Micheli": [0, ["Developing synthesis flows without human knowledge", ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196026", 0, "dac", 2018], ["SAT based exact synthesis using DAG topology families", ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196111", 0, "dac", 2018]], "Ai Quoc Dao": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018]], "Nian-Ze Lee": [1.7472550553065958e-06, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018]], "Li-Cheng Chen": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018]], "Mark Po-Hung Lin": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018]], "Jie-Hong R. Jiang": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018], ["Cost-aware patch generation for multi-target function rectification of engineering change orders", ["He-Teng Zhang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3195970.3196017", 0, "dac", 2018]], "Alan Mishchenko": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018], ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0, "dac", 2018], ["SAT based exact synthesis using DAG topology families", ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196111", 0, "dac", 2018]], "Robert K. Brayton": [0, ["Efficient computation of ECO patch functions", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0, "dac", 2018], ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0, "dac", 2018]], "Ana Petkovska": [0, ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0, "dac", 2018]], "Mathias Soeken": [0, ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0, "dac", 2018], ["SAT based exact synthesis using DAG topology families", ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196111", 0, "dac", 2018]], "Luca Amaru": [0, ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0, "dac", 2018]], "Antun Domic": [0, ["Canonical computation without canonical representation", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0, "dac", 2018]], "Winston Haaswijk": [0, ["SAT based exact synthesis using DAG topology families", ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196111", 0, "dac", 2018]], "Sanbao Su": [0, ["Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis", ["Sanbao Su", "Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/3195970.3196038", 0, "dac", 2018]], "Yi Wu": [0.00034603855601744726, ["Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis", ["Sanbao Su", "Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/3195970.3196038", 0, "dac", 2018]], "Weikang Qian": [0, ["Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis", ["Sanbao Su", "Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/3195970.3196038", 0, "dac", 2018]], "Soheil Hashemi": [0, ["BLASYS: approximate logic synthesis using boolean matrix factorization", ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "https://doi.org/10.1145/3195970.3196001", 0, "dac", 2018]], "Hokchhay Tann": [0, ["BLASYS: approximate logic synthesis using boolean matrix factorization", ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "https://doi.org/10.1145/3195970.3196001", 0, "dac", 2018]], "Sherief Reda": [0, ["BLASYS: approximate logic synthesis using boolean matrix factorization", ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "https://doi.org/10.1145/3195970.3196001", 0, "dac", 2018]], "Seonbong Kim": [0.9999890029430389, ["Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system", ["Seonbong Kim", "Joon-Sung Yang"], "https://doi.org/10.1145/3195970.3196085", 0, "dac", 2018]], "Joon-Sung Yang": [0.9999148845672607, ["Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system", ["Seonbong Kim", "Joon-Sung Yang"], "https://doi.org/10.1145/3195970.3196085", 0, "dac", 2018], ["Test cost reduction for X-value elimination by scan slice correlation analysis", ["Hyunsu Chae", "Joon-Sung Yang"], "https://doi.org/10.1145/3195970.3196127", 0, "dac", 2018]], "Chun-Feng Wu": [9.95261370917433e-06, ["Improving runtime performance of deduplication system with host-managed SMR storage drives", ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3195970.3196063", 0, "dac", 2018]], "Ming-Chang Yang": [0.0048500841949135065, ["Improving runtime performance of deduplication system with host-managed SMR storage drives", ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3195970.3196063", 0, "dac", 2018]], "Yuan-Hao Chang": [1.506132818462902e-07, ["Improving runtime performance of deduplication system with host-managed SMR storage drives", ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3195970.3196063", 0, "dac", 2018], ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196076", 0, "dac", 2018], ["Proactive channel adjustment to improve polar code capability for flash storage devices", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "https://doi.org/10.1145/3195970.3196095", 0, "dac", 2018], ["Achieving defect-free multilevel 3D flash memories with one-shot program design", ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "https://doi.org/10.1145/3195970.3195982", 0, "dac", 2018], ["Enabling union page cache to boost file access performance of NVRAM-based storage device", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196045", 0, "dac", 2018]], "Wen Wen": [0, ["Wear leveling for crossbar resistive memory", ["Wen Wen", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196138", 0, "dac", 2018]], "Youtao Zhang": [0, ["Wear leveling for crossbar resistive memory", ["Wen Wen", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196138", 0, "dac", 2018], ["DrAcc: a DRAM based accelerator for accurate CNN inference", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196029", 0, "dac", 2018]], "Jun Yang": [0.07243934646248817, ["Wear leveling for crossbar resistive memory", ["Wen Wen", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196138", 0, "dac", 2018], ["PEP: proactive checkpointing for efficient preemption on GPUs", ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "https://doi.org/10.1145/3195970.3196091", 0, "dac", 2018], ["A fast and robust failure analysis of memory circuits using adaptive importance sampling method", ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "https://doi.org/10.1145/3195970.3195972", 0, "dac", 2018], ["DrAcc: a DRAM based accelerator for accurate CNN inference", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196029", 0, "dac", 2018]], "Wenqin Huangfu": [0, ["RADAR: a 3D-reRAM based DNA alignment accelerator architecture", ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196098", 0, "dac", 2018]], "Shuangchen Li": [0, ["RADAR: a 3D-reRAM based DNA alignment accelerator architecture", ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196098", 0, "dac", 2018]], "Xing Hu": [0, ["RADAR: a 3D-reRAM based DNA alignment accelerator architecture", ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196098", 0, "dac", 2018]], "Yuan Xie": [0, ["RADAR: a 3D-reRAM based DNA alignment accelerator architecture", ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196098", 0, "dac", 2018], ["Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs", ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196087", 0, "dac", 2018], ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0, "dac", 2018]], "Shunning Jiang": [0, ["Mamba: closing the performance gap in productive hardware development frameworks", ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "https://doi.org/10.1145/3195970.3196073", 0, "dac", 2018]], "Berkin Ilbeyi": [0, ["Mamba: closing the performance gap in productive hardware development frameworks", ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "https://doi.org/10.1145/3195970.3196073", 0, "dac", 2018]], "Christopher Batten": [0, ["Mamba: closing the performance gap in productive hardware development frameworks", ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "https://doi.org/10.1145/3195970.3196073", 0, "dac", 2018]], "Angie Wang": [5.5209538913914e-05, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0, "dac", 2018]], "Paul Rigge": [0, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0, "dac", 2018]], "Adam M. Izraelevitz": [0, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0, "dac", 2018]], "Chick Markley": [0, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0, "dac", 2018]], "Jonathan Bachrach": [0, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0, "dac", 2018]], "Borivoje Nikolic": [0, ["ACED: a hardware library for generating DSP systems", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0, "dac", 2018]], "Venkata Yaswanth Raparti": [0, ["PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era", ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196090", 0, "dac", 2018]], "Sudeep Pasricha": [0, ["PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era", ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196090", 0, "dac", 2018], ["SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196118", 0, "dac", 2018]], "Heba Khdr": [0, ["Aging-constrained performance optimization for multi cores", ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3195985", 0, "dac", 2018], ["QoS-aware stochastic power management for many-cores", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3196097", 0, "dac", 2018]], "Hussam Amrouch": [0, ["Aging-constrained performance optimization for multi cores", ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3195985", 0, "dac", 2018]], "Jorg Henkel": [0, ["Aging-constrained performance optimization for multi cores", ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3195985", 0, "dac", 2018], ["QoS-aware stochastic power management for many-cores", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3196097", 0, "dac", 2018]], "Johannes Obermaier": [0, ["A measurement system for capacitive PUF-based security enclosures", ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "https://doi.org/10.1145/3195970.3195976", 0, "dac", 2018]], "Vincent Immler": [0, ["A measurement system for capacitive PUF-based security enclosures", ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "https://doi.org/10.1145/3195970.3195976", 0, "dac", 2018]], "Matthias Hiller": [0, ["A measurement system for capacitive PUF-based security enclosures", ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "https://doi.org/10.1145/3195970.3195976", 0, "dac", 2018]], "Georg Sigl": [0, ["A measurement system for capacitive PUF-based security enclosures", ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "https://doi.org/10.1145/3195970.3195976", 0, "dac", 2018]], "Shaza Zeitouni": [0, ["It's hammer time: how to attack (rowhammer-based) DRAM-PUFs", ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3195970.3196065", 0, "dac", 2018]], "David Gens": [0, ["It's hammer time: how to attack (rowhammer-based) DRAM-PUFs", ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3195970.3196065", 0, "dac", 2018]], "Younghyun Kim": [0.998327910900116, ["CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise", ["Younghyun Kim", "Yongwoo Lee"], "https://doi.org/10.1145/3195970.3196005", 0, "dac", 2018]], "Yongwoo Lee": [0.9927763640880585, ["CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise", ["Younghyun Kim", "Yongwoo Lee"], "https://doi.org/10.1145/3195970.3196005", 0, "dac", 2018]], "Jack Tang": [0, ["Tamper-resistant pin-constrained digital microfluidic biochips", ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3195970.3196125", 0, "dac", 2018]], "Mohamed Ibrahim": [0, ["Tamper-resistant pin-constrained digital microfluidic biochips", ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3195970.3196125", 0, "dac", 2018]], "Krishnendu Chakrabarty": [0, ["Tamper-resistant pin-constrained digital microfluidic biochips", ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3195970.3196125", 0, "dac", 2018], ["Design-for-testability for continuous-flow microfluidic biochips", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196025", 0, "dac", 2018]], "Ramesh Karri": [0, ["Tamper-resistant pin-constrained digital microfluidic biochips", ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3195970.3196125", 0, "dac", 2018], ["TAO: techniques for algorithm-level obfuscation during high-level synthesis", ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196126", 0, "dac", 2018]], "Anil Kanduri": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0, "dac", 2018]], "Antonio Miele": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0, "dac", 2018]], "Amir M. Rahmani": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0, "dac", 2018]], "Pasi Liljeberg": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0, "dac", 2018]], "Cristiana Bolchini": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0, "dac", 2018]], "Nikil D. Dutt": [0, ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0, "dac", 2018]], "Anuj Pathania": [0, ["QoS-aware stochastic power management for many-cores", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3196097", 0, "dac", 2018]], "Muhammad Shafique": [0, ["QoS-aware stochastic power management for many-cores", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3196097", 0, "dac", 2018], ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018], ["Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications", ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "https://doi.org/10.1145/3195970.3195993", 0, "dac", 2018]], "Tulika Mitra": [0, ["QoS-aware stochastic power management for many-cores", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3196097", 0, "dac", 2018], ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3195970.3196027", 0, "dac", 2018]], "Geraldo F. Oliveira": [0, ["Employing classification-based algorithms for general-purpose approximate computing", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/3195970.3196043", 0, "dac", 2018]], "Larissa Rozales Goncalves": [0, ["Employing classification-based algorithms for general-purpose approximate computing", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/3195970.3196043", 0, "dac", 2018]], "Marcelo Brandalero": [0, ["Employing classification-based algorithms for general-purpose approximate computing", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/3195970.3196043", 0, "dac", 2018], ["Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications", ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "https://doi.org/10.1145/3195970.3195993", 0, "dac", 2018]], "Antonio Carlos Schneider Beck": [0, ["Employing classification-based algorithms for general-purpose approximate computing", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/3195970.3196043", 0, "dac", 2018], ["Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications", ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "https://doi.org/10.1145/3195970.3195993", 0, "dac", 2018]], "Luigi Carro": [0, ["Employing classification-based algorithms for general-purpose approximate computing", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/3195970.3196043", 0, "dac", 2018], ["Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications", ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "https://doi.org/10.1145/3195970.3195993", 0, "dac", 2018]], "Lin Huang": [0, ["Using imprecise computing for improved non-preemptive real-time scheduling", ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/3195970.3196134", 0, "dac", 2018]], "Youmeng Li": [0, ["Using imprecise computing for improved non-preemptive real-time scheduling", ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/3195970.3196134", 0, "dac", 2018]], "Sachin S. Sapatnekar": [0, ["Using imprecise computing for improved non-preemptive real-time scheduling", ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/3195970.3196134", 0, "dac", 2018]], "Jiang Hu": [0, ["Using imprecise computing for improved non-preemptive real-time scheduling", ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/3195970.3196134", 0, "dac", 2018]], "Brucek Khailany": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Evgeni Khmer": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Rangharajan Venkatesan": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Jason Clemons": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Joel S. Emer": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Matthew Fojtik": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Alicia Klinefelter": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Michael Pellauer": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Nathaniel Ross Pinckney": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Yakun Sophia Shao": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Shreesha Srinath": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Christopher Torng": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Sam Likun Xi": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Yanqing Zhang": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Brian Zimmer": [0, ["A modular digital VLSI flow for high-productivity SoC design", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0, "dac", 2018]], "Michael Bedford Taylor": [0, ["Basejump STL: systemverilog needs a standard template library for hardware design", ["Michael Bedford Taylor"], "https://doi.org/10.1145/3195970.3199848", 0, "dac", 2018]], "Gage Hills": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Daniel Bankman": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Bert Moons": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Lita Yang": [0.00028547714464366436, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Jake Hillard": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Alex Kahng": [1.0015439649499469e-11, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Rebecca Park": [1.0274965774048628e-11, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Marian Verhelst": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Boris Murmann": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Max M. Shulaker": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "H.-S. Philip Wong": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Subhasish Mitra": [0, ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0, "dac", 2018]], "Derong Liu": [0, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0, "dac", 2018]], "Zheng Zhao": [0, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0, "dac", 2018]], "Zheng Wang": [5.8451735185371945e-06, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0, "dac", 2018]], "Zhoufeng Ying": [0, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0, "dac", 2018]], "Ray T. Chen": [0, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0, "dac", 2018]], "David Z. Pan": [0, ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0, "dac", 2018]], "Subrahmanya Teja": [0, ["Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation", ["Subrahmanya Teja", "Jaydeep P. Kulkarni"], "https://doi.org/10.1145/3195970.3196117", 0, "dac", 2018]], "Jaydeep P. Kulkarni": [0, ["Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation", ["Subrahmanya Teja", "Jaydeep P. Kulkarni"], "https://doi.org/10.1145/3195970.3196117", 0, "dac", 2018]], "Amit Ranjan Trivedi": [0, ["Ultralow power acoustic feature-scoring using gaussian I-V transistors", ["Amit Ranjan Trivedi", "Ahish Shylendra"], "https://doi.org/10.1145/3195970.3196133", 0, "dac", 2018]], "Ahish Shylendra": [0, ["Ultralow power acoustic feature-scoring using gaussian I-V transistors", ["Amit Ranjan Trivedi", "Ahish Shylendra"], "https://doi.org/10.1145/3195970.3196133", 0, "dac", 2018]], "Hyunsu Chae": [0.9948732703924179, ["Test cost reduction for X-value elimination by scan slice correlation analysis", ["Hyunsu Chae", "Joon-Sung Yang"], "https://doi.org/10.1145/3195970.3196127", 0, "dac", 2018]], "Christian Dietrich": [0, ["Cross-layer fault-space pruning for hardware-assisted fault injection", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "https://doi.org/10.1145/3195970.3196019", 0, "dac", 2018]], "Achim Schmider": [0, ["Cross-layer fault-space pruning for hardware-assisted fault injection", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "https://doi.org/10.1145/3195970.3196019", 0, "dac", 2018]], "Oskar Pusz": [0, ["Cross-layer fault-space pruning for hardware-assisted fault injection", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "https://doi.org/10.1145/3195970.3196019", 0, "dac", 2018]], "Guillermo Paya Vaya": [0, ["Cross-layer fault-space pruning for hardware-assisted fault injection", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "https://doi.org/10.1145/3195970.3196019", 0, "dac", 2018]], "Daniel Lohmann": [0, ["Cross-layer fault-space pruning for hardware-assisted fault injection", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "https://doi.org/10.1145/3195970.3196019", 0, "dac", 2018]], "Farah Naz Taher": [0, ["A machine learning based hard fault recuperation model for approximate hardware accelerators", ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3195970.3195974", 0, "dac", 2018]], "Joseph Callenes-Sloan": [0, ["A machine learning based hard fault recuperation model for approximate hardware accelerators", ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3195970.3195974", 0, "dac", 2018]], "Benjamin Carrion Schafer": [0, ["A machine learning based hard fault recuperation model for approximate hardware accelerators", ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3195970.3195974", 0, "dac", 2018]], "Sai Vineel Reddy Chittamuru": [0, ["SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196118", 0, "dac", 2018]], "Ishan G. Thakkar": [0, ["SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196118", 0, "dac", 2018]], "Varun Bhat": [0, ["SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196118", 0, "dac", 2018]], "Mark Clark": [0, ["LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs", ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1145/3195970.3196068", 0, "dac", 2018]], "Avinash Kodi": [0, ["LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs", ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1145/3195970.3196068", 0, "dac", 2018]], "Razvan C. Bunescu": [0, ["LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs", ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1145/3195970.3196068", 0, "dac", 2018]], "Ahmed Louri": [0, ["LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs", ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1145/3195970.3196068", 0, "dac", 2018]], "Rodrigo Cataldo": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Ramon Fernandes": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Kevin J. M. Martin": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Johanna Sepulveda": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Altamiro Amadeu Susin": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Cesar A. M. Marcon": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Jean-Philippe Diguet": [0, ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0, "dac", 2018]], "Xianwei Cheng": [0, ["Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs", ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196087", 0, "dac", 2018]], "Yang Zhao": [0, ["Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs", ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196087", 0, "dac", 2018]], "Hui Zhao": [0, ["Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs", ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196087", 0, "dac", 2018]], "Shivam Swami": [0, ["STASH: security architecture for smart hybrid memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196123", 0, "dac", 2018], ["ACME: advanced counter mode encryption for secure non-volatile memories", ["Shivam Swami", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3195983", 0, "dac", 2018]], "Joydeep Rakshit": [0, ["STASH: security architecture for smart hybrid memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196123", 0, "dac", 2018]], "Kartik Mohanram": [0, ["STASH: security architecture for smart hybrid memories", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196123", 0, "dac", 2018], ["ACME: advanced counter mode encryption for secure non-volatile memories", ["Shivam Swami", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3195983", 0, "dac", 2018], ["CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196007", 0, "dac", 2018]], "Poovaiah M. Palangappa": [0, ["CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196007", 0, "dac", 2018]], "Patrick Cronin": [0, ["A collaborative defense against wear out attacks in non-volatile processors", ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "https://doi.org/10.1145/3195970.3196825", 0, "dac", 2018]], "Yongpan Liu": [0, ["A collaborative defense against wear out attacks in non-volatile processors", ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "https://doi.org/10.1145/3195970.3196825", 0, "dac", 2018]], "Sandip Ray": [0, ["Protecting the supply chain for automotives and IoTs", ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "https://doi.org/10.1145/3195970.3199851", 0, "dac", 2018], ["Application level hardware tracing for scaling post-silicon debug", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "https://doi.org/10.1145/3195970.3195992", 0, "dac", 2018]], "Wen Chen": [0, ["Protecting the supply chain for automotives and IoTs", ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "https://doi.org/10.1145/3195970.3199851", 0, "dac", 2018]], "Rosario Cammarota": [0, ["Protecting the supply chain for automotives and IoTs", ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "https://doi.org/10.1145/3195970.3199851", 0, "dac", 2018]], "Xavier Carpent": [0, ["Reconciling remote attestation and safety-critical operation on simple IoT devices", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/3195970.3199853", 0, "dac", 2018]], "Karim Eldefrawy": [0, ["Reconciling remote attestation and safety-critical operation on simple IoT devices", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/3195970.3199853", 0, "dac", 2018]], "Norrathep Rattanavipanon": [0, ["Reconciling remote attestation and safety-critical operation on simple IoT devices", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/3195970.3199853", 0, "dac", 2018]], "Gene Tsudik": [0, ["Reconciling remote attestation and safety-critical operation on simple IoT devices", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/3195970.3199853", 0, "dac", 2018]], "Bo-Yuan Huang": [0, ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "https://doi.org/10.1145/3195970.3196055", 0, "dac", 2018]], "Sayak Ray": [0, ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "https://doi.org/10.1145/3195970.3196055", 0, "dac", 2018]], "Aarti Gupta": [0, ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "https://doi.org/10.1145/3195970.3196055", 0, "dac", 2018]], "Jason M. Fung": [0, ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "https://doi.org/10.1145/3195970.3196055", 0, "dac", 2018]], "Sharad Malik": [0, ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "https://doi.org/10.1145/3195970.3196055", 0, "dac", 2018]], "Debjit Pal": [0, ["Application level hardware tracing for scaling post-silicon debug", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "https://doi.org/10.1145/3195970.3195992", 0, "dac", 2018]], "Abhishek Sharma": [0, ["Application level hardware tracing for scaling post-silicon debug", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "https://doi.org/10.1145/3195970.3195992", 0, "dac", 2018]], "Flavio M. de Paula": [0, ["Application level hardware tracing for scaling post-silicon debug", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "https://doi.org/10.1145/3195970.3195992", 0, "dac", 2018]], "Shobha Vasudevan": [0, ["Application level hardware tracing for scaling post-silicon debug", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "https://doi.org/10.1145/3195970.3195992", 0, "dac", 2018]], "Haifeng Gu": [1.0471623568264476e-07, ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "https://doi.org/10.1145/3195970.3196119", 0, "dac", 2018]], "Mingsong Chen": [0, ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "https://doi.org/10.1145/3195970.3196119", 0, "dac", 2018]], "Tongquan Wei": [0, ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "https://doi.org/10.1145/3195970.3196119", 0, "dac", 2018]], "Li Lei": [0, ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "https://doi.org/10.1145/3195970.3196119", 0, "dac", 2018]], "Fei Xie": [0, ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "https://doi.org/10.1145/3195970.3196119", 0, "dac", 2018]], "Perry van Wesel": [0, ["Formal micro-architectural analysis of on-chip ring networks", ["Perry van Wesel", "Julien Schmaltz"], "https://doi.org/10.1145/3195970.3196054", 0, "dac", 2018]], "Julien Schmaltz": [0, ["Formal micro-architectural analysis of on-chip ring networks", ["Perry van Wesel", "Julien Schmaltz"], "https://doi.org/10.1145/3195970.3196054", 0, "dac", 2018]], "Hanbin Hu": [0, ["HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits", ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "https://doi.org/10.1145/3195970.3196059", 0, "dac", 2018]], "Qingran Zheng": [0, ["HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits", ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "https://doi.org/10.1145/3195970.3196059", 0, "dac", 2018]], "Ya Wang": [0.00039490716881118715, ["HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits", ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "https://doi.org/10.1145/3195970.3196059", 0, "dac", 2018]], "Peng Li": [0, ["HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits", ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "https://doi.org/10.1145/3195970.3196059", 0, "dac", 2018], ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0, "dac", 2018]], "He-Teng Zhang": [0, ["Cost-aware patch generation for multi-target function rectification of engineering change orders", ["He-Teng Zhang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3195970.3196017", 0, "dac", 2018]], "Enrique Diaz": [0, ["Modelling multicore contention on the AURIXTM TC27x", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196077", 0, "dac", 2018]], "Enrico Mezzetti": [0, ["Modelling multicore contention on the AURIXTM TC27x", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196077", 0, "dac", 2018], ["Measurement-based cache representativeness on multipath programs", ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196075", 0, "dac", 2018]], "Leonidas Kosmidis": [0, ["Modelling multicore contention on the AURIXTM TC27x", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196077", 0, "dac", 2018], ["Brook auto: high-level certification-friendly programming for GPU-powered automotive systems", ["Matina Maria Trompouki", "Leonidas Kosmidis"], "https://doi.org/10.1145/3195970.3196002", 0, "dac", 2018]], "Jaume Abella": [0, ["Modelling multicore contention on the AURIXTM TC27x", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196077", 0, "dac", 2018], ["Cache side-channel attacks and time-predictability in high-performance critical real-time systems", ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196003", 0, "dac", 2018], ["Measurement-based cache representativeness on multipath programs", ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196075", 0, "dac", 2018]], "Francisco J. Cazorla": [0, ["Modelling multicore contention on the AURIXTM TC27x", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196077", 0, "dac", 2018], ["Cache side-channel attacks and time-predictability in high-performance critical real-time systems", ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196003", 0, "dac", 2018], ["Measurement-based cache representativeness on multipath programs", ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196075", 0, "dac", 2018]], "David Trilla": [0, ["Cache side-channel attacks and time-predictability in high-performance critical real-time systems", ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196003", 0, "dac", 2018]], "Carles Hernandez": [0, ["Cache side-channel attacks and time-predictability in high-performance critical real-time systems", ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196003", 0, "dac", 2018]], "Mischa Mostl": [0, ["Cross-layer dependency analysis with timing dependence graphs", ["Mischa Mostl", "Rolf Ernst"], "https://doi.org/10.1145/3195970.3196018", 0, "dac", 2018]], "Rolf Ernst": [0, ["Cross-layer dependency analysis with timing dependence graphs", ["Mischa Mostl", "Rolf Ernst"], "https://doi.org/10.1145/3195970.3196018", 0, "dac", 2018]], "Matina Maria Trompouki": [0, ["Brook auto: high-level certification-friendly programming for GPU-powered automotive systems", ["Matina Maria Trompouki", "Leonidas Kosmidis"], "https://doi.org/10.1145/3195970.3196002", 0, "dac", 2018]], "Christine Jakobs": [0, ["Dynamic vehicle software with AUTOCONT", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "https://doi.org/10.1145/3195970.3196035", 0, "dac", 2018]], "Peter Troger": [0, ["Dynamic vehicle software with AUTOCONT", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "https://doi.org/10.1145/3195970.3196035", 0, "dac", 2018]], "Matthias Werner": [0, ["Dynamic vehicle software with AUTOCONT", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "https://doi.org/10.1145/3195970.3196035", 0, "dac", 2018]], "Philipp Mundhenk": [0, ["Dynamic vehicle software with AUTOCONT", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "https://doi.org/10.1145/3195970.3196035", 0, "dac", 2018]], "Karsten Schmidt": [0, ["Dynamic vehicle software with AUTOCONT", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "https://doi.org/10.1145/3195970.3196035", 0, "dac", 2018]], "Artur Mrowca": [0, ["Automated interpretation and reduction of in-vehicle network traces at a large scale", ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "https://doi.org/10.1145/3195970.3196000", 0, "dac", 2018]], "Thomas Pramsohler": [0, ["Automated interpretation and reduction of in-vehicle network traces at a large scale", ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "https://doi.org/10.1145/3195970.3196000", 0, "dac", 2018]], "Sebastian Steinhorst": [0, ["Automated interpretation and reduction of in-vehicle network traces at a large scale", ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "https://doi.org/10.1145/3195970.3196000", 0, "dac", 2018]], "Uwe Baumgarten": [0, ["Automated interpretation and reduction of in-vehicle network traces at a large scale", ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "https://doi.org/10.1145/3195970.3196000", 0, "dac", 2018]], "Ximing Qiao": [0, ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "https://doi.org/10.1145/3195970.3195998", 0, "dac", 2018]], "Xiong Cao": [0, ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "https://doi.org/10.1145/3195970.3195998", 0, "dac", 2018], ["A neuromorphic design using chaotic mott memristor with relaxation oscillation", ["Bonan Yan", "Xiong Cao", "Hai Helen Li"], "https://doi.org/10.1145/3195970.3195977", 0, "dac", 2018]], "Huanrui Yang": [1.956617779796943e-05, ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "https://doi.org/10.1145/3195970.3195998", 0, "dac", 2018]], "Linghao Song": [2.887274169749432e-10, ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "https://doi.org/10.1145/3195970.3195998", 0, "dac", 2018]], "Hai Li": [0, ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "https://doi.org/10.1145/3195970.3195998", 0, "dac", 2018]], "Fuqiang Liu": [0, ["Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks", ["Fuqiang Liu", "Chenchen Liu"], "https://doi.org/10.1145/3195970.3196131", 0, "dac", 2018]], "Chenchen Liu": [0, ["Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks", ["Fuqiang Liu", "Chenchen Liu"], "https://doi.org/10.1145/3195970.3196131", 0, "dac", 2018]], "Shaahin Angizi": [0, ["CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator", ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196009", 0, "dac", 2018], ["PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196092", 0, "dac", 2018]], "Zhezhi He": [0, ["CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator", ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196009", 0, "dac", 2018], ["PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196092", 0, "dac", 2018]], "Adnan Siraj Rakin": [0, ["CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator", ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196009", 0, "dac", 2018]], "Deliang Fan": [0, ["CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator", ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196009", 0, "dac", 2018], ["PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196092", 0, "dac", 2018]], "Peiqi Wang": [8.52544648211051e-08, ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0, "dac", 2018]], "Yu Ji": [0.002284143352881074, ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0, "dac", 2018]], "Chi Hong": [0.09675805270671844, ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0, "dac", 2018]], "Yongqiang Lyu": [0, ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0, "dac", 2018]], "Dongsheng Wang": [3.92728316001012e-06, ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0, "dac", 2018]], "Yi Cai": [0, ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018]], "Yujun Lin": [0, ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018]], "Lixue Xia": [0, ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018]], "Xiaoming Chen": [0, ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018], ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "https://doi.org/10.1145/3195970.3196020", 0, "dac", 2018]], "Song Han": [0.020216914359480143, ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018], ["Bandwidth-efficient deep learning", ["Song Han", "William J. Dally"], "https://doi.org/10.1145/3195970.3199847", 0, "dac", 2018]], "Yu Wang": [0, ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0, "dac", 2018]], "Mohsen Imani": [0, ["Hierarchical hyperdimensional computing for energy efficient classification", ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "https://doi.org/10.1145/3195970.3196060", 0, "dac", 2018]], "Chenyu Huang": [0, ["Hierarchical hyperdimensional computing for energy efficient classification", ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "https://doi.org/10.1145/3195970.3196060", 0, "dac", 2018]], "Deqian Kong": [2.413791833077994e-08, ["Hierarchical hyperdimensional computing for energy efficient classification", ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "https://doi.org/10.1145/3195970.3196060", 0, "dac", 2018]], "Tajana Rosing": [0, ["Hierarchical hyperdimensional computing for energy efficient classification", ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "https://doi.org/10.1145/3195970.3196060", 0, "dac", 2018]], "Shiqi Lian": [0, ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "https://doi.org/10.1145/3195970.3196020", 0, "dac", 2018]], "Yinhe Han": [0.005291748326271772, ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "https://doi.org/10.1145/3195970.3196020", 0, "dac", 2018]], "Ying Wang": [0.00129570925491862, ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "https://doi.org/10.1145/3195970.3196020", 0, "dac", 2018]], "Hang Xiao": [0, ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "https://doi.org/10.1145/3195970.3196020", 0, "dac", 2018]], "Hayato Yamaki": [0, ["Data prediction for response flows in packet processing cache", ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "https://doi.org/10.1145/3195970.3196021", 0, "dac", 2018]], "Hiroaki Nishi": [0, ["Data prediction for response flows in packet processing cache", ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "https://doi.org/10.1145/3195970.3196021", 0, "dac", 2018]], "Shinobu Miwa": [0, ["Data prediction for response flows in packet processing cache", ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "https://doi.org/10.1145/3195970.3196021", 0, "dac", 2018]], "Hiroki Honda": [0, ["Data prediction for response flows in packet processing cache", ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "https://doi.org/10.1145/3195970.3196021", 0, "dac", 2018]], "Fabio Montagna": [0, ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "https://doi.org/10.1145/3195970.3196096", 0, "dac", 2018]], "Abbas Rahimi": [0, ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "https://doi.org/10.1145/3195970.3196096", 0, "dac", 2018]], "Simone Benatti": [0, ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "https://doi.org/10.1145/3195970.3196096", 0, "dac", 2018]], "Davide Rossi": [0, ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "https://doi.org/10.1145/3195970.3196096", 0, "dac", 2018]], "Luca Benini": [0, ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "https://doi.org/10.1145/3195970.3196096", 0, "dac", 2018]], "Hsueh-Chun Fu": [0, ["Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures", ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "https://doi.org/10.1145/3195970.3195984", 0, "dac", 2018]], "Po-Han Wang": [0.012458707205951214, ["Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures", ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "https://doi.org/10.1145/3195970.3195984", 0, "dac", 2018]], "Chia-Lin Yang": [0.00039730683784000576, ["Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures", ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "https://doi.org/10.1145/3195970.3195984", 0, "dac", 2018]], "Yang Song": [0.012746322434395552, ["SARA: self-aware resource allocation for heterogeneous MPSoCs", ["Yang Song", "Olivier Alavoine", "Bill Lin"], "https://doi.org/10.1145/3195970.3196110", 0, "dac", 2018]], "Olivier Alavoine": [0, ["SARA: self-aware resource allocation for heterogeneous MPSoCs", ["Yang Song", "Olivier Alavoine", "Bill Lin"], "https://doi.org/10.1145/3195970.3196110", 0, "dac", 2018]], "Bill Lin": [0, ["SARA: self-aware resource allocation for heterogeneous MPSoCs", ["Yang Song", "Olivier Alavoine", "Bill Lin"], "https://doi.org/10.1145/3195970.3196110", 0, "dac", 2018]], "Chen Li": [0, ["PEP: proactive checkpointing for efficient preemption on GPUs", ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "https://doi.org/10.1145/3195970.3196091", 0, "dac", 2018]], "Andrew Zigerelli": [0, ["PEP: proactive checkpointing for efficient preemption on GPUs", ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "https://doi.org/10.1145/3195970.3196091", 0, "dac", 2018]], "Yang Guo": [0, ["PEP: proactive checkpointing for efficient preemption on GPUs", ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "https://doi.org/10.1145/3195970.3196091", 0, "dac", 2018]], "Yeong-Jae Woo": [0.9912768304347992, ["FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs", ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "https://doi.org/10.1145/3195970.3196053", 0, "dac", 2018]], "Sheayun Lee": [0.026897725649178028, ["FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs", ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "https://doi.org/10.1145/3195970.3196053", 0, "dac", 2018]], "Sang Lyul Min": [1, ["FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs", ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "https://doi.org/10.1145/3195970.3196053", 0, "dac", 2018]], "Wei-Lin Wang": [3.784338969126111e-05, ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196076", 0, "dac", 2018]], "Tseng-Yi Chen": [0, ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196076", 0, "dac", 2018], ["Enabling union page cache to boost file access performance of NVRAM-based storage device", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196045", 0, "dac", 2018]], "Hsin-Wen Wei": [0, ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196076", 0, "dac", 2018], ["Enabling union page cache to boost file access performance of NVRAM-based storage device", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196045", 0, "dac", 2018]], "Wei-Kuan Shih": [0, ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196076", 0, "dac", 2018], ["Enabling union page cache to boost file access performance of NVRAM-based storage device", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196045", 0, "dac", 2018]], "Kun-Cheng Hsu": [0, ["Proactive channel adjustment to improve polar code capability for flash storage devices", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "https://doi.org/10.1145/3195970.3196095", 0, "dac", 2018]], "Che-Wei Tsao": [0, ["Proactive channel adjustment to improve polar code capability for flash storage devices", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "https://doi.org/10.1145/3195970.3196095", 0, "dac", 2018]], "Tei-Wei Kuo": [0, ["Proactive channel adjustment to improve polar code capability for flash storage devices", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "https://doi.org/10.1145/3195970.3196095", 0, "dac", 2018], ["Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation", ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3195970.3196031", 0, "dac", 2018]], "Yu-Ming Huang": [0, ["Proactive channel adjustment to improve polar code capability for flash storage devices", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "https://doi.org/10.1145/3195970.3196095", 0, "dac", 2018]], "Chien-Chung Ho": [0, ["Achieving defect-free multilevel 3D flash memories with one-shot program design", ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "https://doi.org/10.1145/3195970.3195982", 0, "dac", 2018]], "Yung-Chun Li": [0, ["Achieving defect-free multilevel 3D flash memories with one-shot program design", ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "https://doi.org/10.1145/3195970.3195982", 0, "dac", 2018]], "Yu-Ming Chang": [0.0013605448475573212, ["Achieving defect-free multilevel 3D flash memories with one-shot program design", ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "https://doi.org/10.1145/3195970.3195982", 0, "dac", 2018]], "Jungmin Park": [0.7773561775684357, ["Power-based side-channel instruction-level disassembler", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/3195970.3196094", 0, "dac", 2018]], "Xiaolin Xu": [0, ["Power-based side-channel instruction-level disassembler", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/3195970.3196094", 0, "dac", 2018]], "Yier Jin": [8.256088403868489e-05, ["Power-based side-channel instruction-level disassembler", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/3195970.3196094", 0, "dac", 2018]], "Domenic Forte": [0, ["Power-based side-channel instruction-level disassembler", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/3195970.3196094", 0, "dac", 2018]], "Mark Tehranipoor": [0, ["Power-based side-channel instruction-level disassembler", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/3195970.3196094", 0, "dac", 2018]], "Alessandro Barenghi": [0, ["Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features", ["Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/3195970.3196112", 0, "dac", 2018]], "Gerardo Pelosi": [0, ["Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features", ["Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/3195970.3196112", 0, "dac", 2018]], "Yiwen Gao": [0, ["Electro-magnetic analysis of GPU-based AES implementation", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "https://doi.org/10.1145/3195970.3196042", 0, "dac", 2018]], "Hailong Zhang": [0, ["Electro-magnetic analysis of GPU-based AES implementation", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "https://doi.org/10.1145/3195970.3196042", 0, "dac", 2018]], "Wei Cheng": [0, ["Electro-magnetic analysis of GPU-based AES implementation", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "https://doi.org/10.1145/3195970.3196042", 0, "dac", 2018]], "Yongbin Zhou": [0, ["Electro-magnetic analysis of GPU-based AES implementation", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "https://doi.org/10.1145/3195970.3196042", 0, "dac", 2018]], "Yuchen Cao": [0, ["Electro-magnetic analysis of GPU-based AES implementation", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "https://doi.org/10.1145/3195970.3196042", 0, "dac", 2018]], "Abhishek Chakraborty": [0, ["GPU obfuscation: attack and defense strategies", ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "https://doi.org/10.1145/3195970.3196058", 0, "dac", 2018]], "Yang Xie": [0, ["GPU obfuscation: attack and defense strategies", ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "https://doi.org/10.1145/3195970.3196058", 0, "dac", 2018]], "Ankur Srivastava": [0, ["GPU obfuscation: attack and defense strategies", ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "https://doi.org/10.1145/3195970.3196058", 0, "dac", 2018]], "Suzana Milutinovic": [0, ["Measurement-based cache representativeness on multipath programs", ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196075", 0, "dac", 2018]], "Jian-Jun Han": [0.00010852516061277129, ["Resource-aware partitioned scheduling for heterogeneous multicore real-time systems", ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "https://doi.org/10.1145/3195970.3196103", 0, "dac", 2018]], "Wen Cai": [0, ["Resource-aware partitioned scheduling for heterogeneous multicore real-time systems", ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "https://doi.org/10.1145/3195970.3196103", 0, "dac", 2018]], "Dakai Zhu": [0, ["Resource-aware partitioned scheduling for heterogeneous multicore real-time systems", ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "https://doi.org/10.1145/3195970.3196103", 0, "dac", 2018]], "Maria A. Serrano": [0, ["Response-time analysis of DAG tasks supporting heterogeneous computing", ["Maria A. Serrano", "Eduardo Quinones"], "https://doi.org/10.1145/3195970.3196104", 0, "dac", 2018]], "Eduardo Quinones": [0, ["Response-time analysis of DAG tasks supporting heterogeneous computing", ["Maria A. Serrano", "Eduardo Quinones"], "https://doi.org/10.1145/3195970.3196104", 0, "dac", 2018]], "Han-Yi Lin": [0, ["Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation", ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3195970.3196031", 0, "dac", 2018]], "Chia-Chun Hung": [0, ["Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation", ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3195970.3196031", 0, "dac", 2018]], "Pi-Cheng Hsiu": [0, ["Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation", ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3195970.3196031", 0, "dac", 2018]], "Shail Dave": [0, ["RAMP: resource-aware mapping for CGRAs", ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "https://doi.org/10.1145/3195970.3196101", 0, "dac", 2018]], "Mahesh Balasubramanian": [0, ["RAMP: resource-aware mapping for CGRAs", ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "https://doi.org/10.1145/3195970.3196101", 0, "dac", 2018]], "Aviral Shrivastava": [0, ["RAMP: resource-aware mapping for CGRAs", ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "https://doi.org/10.1145/3195970.3196101", 0, "dac", 2018], ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "S. Alexander Chin": [0, ["An architecture-agnostic integer linear programming approach to CGRA mapping", ["S. Alexander Chin", "Jason Helge Anderson"], "https://doi.org/10.1145/3195970.3195986", 0, "dac", 2018]], "Jason Helge Anderson": [0, ["An architecture-agnostic integer linear programming approach to CGRA mapping", ["S. Alexander Chin", "Jason Helge Anderson"], "https://doi.org/10.1145/3195970.3195986", 0, "dac", 2018]], "Manupa Karunaratne": [0, ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3195970.3196027", 0, "dac", 2018]], "Cheng Tan": [0, ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3195970.3196027", 0, "dac", 2018]], "Aditi Kulkarni Mohite": [0, ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3195970.3196027", 0, "dac", 2018]], "Li-Shiuan Peh": [0, ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3195970.3196027", 0, "dac", 2018]], "Samuel Rogers": [0, ["Locality aware memory assignment and tiling", ["Samuel Rogers", "Hamed Tabkhi"], "https://doi.org/10.1145/3195970.3196070", 0, "dac", 2018]], "Hamed Tabkhi": [0, ["Locality aware memory assignment and tiling", ["Samuel Rogers", "Hamed Tabkhi"], "https://doi.org/10.1145/3195970.3196070", 0, "dac", 2018]], "Haoyu Yang": [0.00284163054311648, ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3195970.3196056", 0, "dac", 2018]], "Shuhe Li": [0, ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3195970.3196056", 0, "dac", 2018]], "Yuzhe Ma": [0, ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3195970.3196056", 0, "dac", 2018]], "Bei Yu": [0.004832649137824774, ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3195970.3196056", 0, "dac", 2018], ["Routability-driven and fence-aware legalization for mixed-cell-height circuits", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3195970.3196107", 0, "dac", 2018]], "Evangeline F. Y. Young": [0, ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3195970.3196056", 0, "dac", 2018], ["Routability-driven and fence-aware legalization for mixed-cell-height circuits", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3195970.3196107", 0, "dac", 2018]], "Jinyuan Zhai": [0, ["An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits", ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "https://doi.org/10.1145/3195970.3195987", 0, "dac", 2018]], "Ali Abbasinasab": [0, ["RAIN: a tool for reliability assessment of interconnect networks - physics to software", ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/3195970.3196099", 0, "dac", 2018]], "Malgorzata Marek-Sadowska": [0, ["RAIN: a tool for reliability assessment of interconnect networks - physics to software", ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/3195970.3196099", 0, "dac", 2018]], "Xiao Shi": [0, ["A fast and robust failure analysis of memory circuits using adaptive importance sampling method", ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "https://doi.org/10.1145/3195970.3195972", 0, "dac", 2018]], "Fengyuan Liu": [0, ["A fast and robust failure analysis of memory circuits using adaptive importance sampling method", ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "https://doi.org/10.1145/3195970.3195972", 0, "dac", 2018]], "Lei He": [0, ["A fast and robust failure analysis of memory circuits using adaptive importance sampling method", ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "https://doi.org/10.1145/3195970.3195972", 0, "dac", 2018]], "Liqiang Lu": [0, ["SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs", ["Liqiang Lu", "Yun Liang"], "https://doi.org/10.1145/3195970.3196120", 0, "dac", 2018]], "Yun Liang": [0, ["SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs", ["Liqiang Lu", "Yun Liang"], "https://doi.org/10.1145/3195970.3196120", 0, "dac", 2018]], "Athanasios Xygkis": [0, ["Efficient winograd-based convolution kernel implementation on edge devices", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "https://doi.org/10.1145/3195970.3196041", 0, "dac", 2018]], "Lazaros Papadopoulos": [0, ["Efficient winograd-based convolution kernel implementation on edge devices", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "https://doi.org/10.1145/3195970.3196041", 0, "dac", 2018]], "David Moloney": [0, ["Efficient winograd-based convolution kernel implementation on edge devices", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "https://doi.org/10.1145/3195970.3196041", 0, "dac", 2018]], "Dimitrios Soudris": [0, ["Efficient winograd-based convolution kernel implementation on edge devices", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "https://doi.org/10.1145/3195970.3196041", 0, "dac", 2018]], "Sofiane Yous": [0, ["Efficient winograd-based convolution kernel implementation on edge devices", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "https://doi.org/10.1145/3195970.3196041", 0, "dac", 2018]], "Shixuan Zheng": [0, ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3195988", 0, "dac", 2018]], "Yonggang Liu": [0, ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3195988", 0, "dac", 2018]], "Woong Choi": [0.18092377111315727, ["Content addressable memory based binarized neural network accelerator using time-domain signal processing", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "https://doi.org/10.1145/3195970.3196014", 0, "dac", 2018]], "Kwanghyo Jeong": [0.9926528036594391, ["Content addressable memory based binarized neural network accelerator using time-domain signal processing", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "https://doi.org/10.1145/3195970.3196014", 0, "dac", 2018]], "Kyungrak Choi": [0.999928742647171, ["Content addressable memory based binarized neural network accelerator using time-domain signal processing", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "https://doi.org/10.1145/3195970.3196014", 0, "dac", 2018]], "Kyeongho Lee": [0.8980080187320709, ["Content addressable memory based binarized neural network accelerator using time-domain signal processing", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "https://doi.org/10.1145/3195970.3196014", 0, "dac", 2018]], "Jongsun Park": [0.9588400721549988, ["Content addressable memory based binarized neural network accelerator using time-domain signal processing", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "https://doi.org/10.1145/3195970.3196014", 0, "dac", 2018]], "Sumanta Chaudhuri": [0, ["A security vulnerability analysis of SoCFPGA architectures", ["Sumanta Chaudhuri"], "https://doi.org/10.1145/3195970.3195979", 0, "dac", 2018]], "Satwik Patnaik": [0, ["Raise your game for split manufacturing: restoring the true functionality through BEOL", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3195970.3196100", 0, "dac", 2018]], "Mohammed Ashraf": [0, ["Raise your game for split manufacturing: restoring the true functionality through BEOL", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3195970.3196100", 0, "dac", 2018]], "Johann Knechtel": [0, ["Raise your game for split manufacturing: restoring the true functionality through BEOL", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3195970.3196100", 0, "dac", 2018]], "Ozgur Sinanoglu": [0, ["Raise your game for split manufacturing: restoring the true functionality through BEOL", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3195970.3196100", 0, "dac", 2018]], "Boyu Zhang": [0, ["Analysis of security of split manufacturing using machine learning", ["Boyu Zhang", "Jonathon Crandall Magana", "Azadeh Davoodi"], "https://doi.org/10.1145/3195970.3195991", 0, "dac", 2018]], "Jonathon Crandall Magana": [0, ["Analysis of security of split manufacturing using machine learning", ["Boyu Zhang", "Jonathon Crandall Magana", "Azadeh Davoodi"], "https://doi.org/10.1145/3195970.3195991", 0, "dac", 2018]], "Azadeh Davoodi": [0, ["Analysis of security of split manufacturing using machine learning", ["Boyu Zhang", "Jonathon Crandall Magana", "Azadeh Davoodi"], "https://doi.org/10.1145/3195970.3195991", 0, "dac", 2018]], "Marjan Ghodrati": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0, "dac", 2018]], "Bilgiday Yuce": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0, "dac", 2018]], "Surabhi Gujar": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0, "dac", 2018]], "Chinmay Deshpande": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0, "dac", 2018]], "Leyla Nazhandali": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0, "dac", 2018]], "Patrick Schaumont": [0, ["Inducing local timing fault through EM injection", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0, "dac", 2018]], "Zhicheng Fu": [0, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0, "dac", 2018]], "Zhao Wang": [7.501374966523144e-06, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0, "dac", 2018]], "Chunhui Guo": [0, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0, "dac", 2018]], "Zhenyu Zhang": [0, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0, "dac", 2018]], "Shangping Ren": [0, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0, "dac", 2018]], "Lui Sha": [0, ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0, "dac", 2018]], "Mohammadreza Mehrabian": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Mohammad Khayatian": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Ahmed Mousa": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Ya-Shian Li-Baboud": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Patricia Derler": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Edward Griffor": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Hugo A. Andrade": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Marc Weiss": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "John C. Eidson": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Dhananjay M. Anand": [0, ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0, "dac", 2018]], "Mohammad Saber Golanbari": [0, ["Runtime adjustment of IoT system-on-chips for minimum energy operation", ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3195970.3196108", 0, "dac", 2018]], "Mehdi Baradaran Tahoori": [0, ["Runtime adjustment of IoT system-on-chips for minimum energy operation", ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3195970.3196108", 0, "dac", 2018]], "Burhan Ahmad Mudassar": [0, ["Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance", ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3195970.3196036", 0, "dac", 2018]], "Jong Hwan Ko": [0.9951316118240356, ["Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance", ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3195970.3196036", 0, "dac", 2018]], "Saibal Mukhopadhyay": [0, ["Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance", ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3195970.3196036", 0, "dac", 2018]], "William J. Dally": [0, ["Bandwidth-efficient deep learning", ["Song Han", "William J. Dally"], "https://doi.org/10.1145/3195970.3199847", 0, "dac", 2018]], "Kiseok Kwon": [0.9855608195066452, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0, "dac", 2018]], "Alon Amid": [0, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0, "dac", 2018]], "Amir Gholami": [0, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0, "dac", 2018]], "Bichen Wu": [6.157552888907958e-05, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0, "dac", 2018]], "Krste Asanovic": [0, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0, "dac", 2018]], "Kurt Keutzer": [0, ["Co-design of deep neural nets and neural net accelerators for embedded vision applications", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0, "dac", 2018]], "Ziran Zhu": [0, ["Generalized augmented lagrangian and its applications to VLSI global placement", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196057", 0, "dac", 2018]], "Jianli Chen": [0, ["Generalized augmented lagrangian and its applications to VLSI global placement", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196057", 0, "dac", 2018]], "Zheng Peng": [0, ["Generalized augmented lagrangian and its applications to VLSI global placement", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196057", 0, "dac", 2018]], "Wenxing Zhu": [0, ["Generalized augmented lagrangian and its applications to VLSI global placement", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196057", 0, "dac", 2018]], "Haocheng Li": [0, ["Routability-driven and fence-aware legalization for mixed-cell-height circuits", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3195970.3196107", 0, "dac", 2018]], "Wing-Kai Chow": [0, ["Routability-driven and fence-aware legalization for mixed-cell-height circuits", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3195970.3196107", 0, "dac", 2018]], "Gengjie Chen": [0, ["Routability-driven and fence-aware legalization for mixed-cell-height circuits", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3195970.3196107", 0, "dac", 2018]], "Yu-Kai Chuang": [0, ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0, "dac", 2018]], "Kuan-Jung Chen": [0, ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0, "dac", 2018]], "Kun-Lin Lin": [0, ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0, "dac", 2018]], "Zhuo Feng": [0, ["Similarity-aware spectral sparsification by edge filtering", ["Zhuo Feng"], "https://doi.org/10.1145/3195970.3196114", 0, "dac", 2018]], "Cody Hao Yu": [9.294086496507842e-13, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0, "dac", 2018], ["Automated accelerator generation and optimization with composable, parallel and pipeline architecture", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "https://doi.org/10.1145/3195970.3195999", 0, "dac", 2018]], "Peng Wei": [0, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0, "dac", 2018], ["Automated accelerator generation and optimization with composable, parallel and pipeline architecture", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "https://doi.org/10.1145/3195970.3195999", 0, "dac", 2018]], "Max Grossman": [0, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0, "dac", 2018]], "Peng Zhang": [0, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0, "dac", 2018], ["Automated accelerator generation and optimization with composable, parallel and pipeline architecture", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "https://doi.org/10.1145/3195970.3195999", 0, "dac", 2018]], "Vivek Sarkar": [0, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0, "dac", 2018]], "Jason Cong": [0, ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0, "dac", 2018], ["Automated accelerator generation and optimization with composable, parallel and pipeline architecture", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "https://doi.org/10.1145/3195970.3195999", 0, "dac", 2018]], "Christian Pilato": [0, ["TAO: techniques for algorithm-level obfuscation during high-level synthesis", ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196126", 0, "dac", 2018]], "Francesco Regazzoni": [0, ["TAO: techniques for algorithm-level obfuscation during high-level synthesis", ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196126", 0, "dac", 2018]], "Juan Escobedo": [0, ["Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph", ["Juan Escobedo", "Mingjie Lin"], "https://doi.org/10.1145/3195970.3196088", 0, "dac", 2018]], "Mingjie Lin": [0, ["Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph", ["Juan Escobedo", "Mingjie Lin"], "https://doi.org/10.1145/3195970.3196088", 0, "dac", 2018]], "Salim Ullah": [0, ["SMApproxlib: library of FPGA-based approximate multipliers", ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "https://doi.org/10.1145/3195970.3196115", 0, "dac", 2018], ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018]], "Sanjeev Sripadraj Murthy": [0, ["SMApproxlib: library of FPGA-based approximate multipliers", ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "https://doi.org/10.1145/3195970.3196115", 0, "dac", 2018]], "Akash Kumar": [0, ["SMApproxlib: library of FPGA-based approximate multipliers", ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "https://doi.org/10.1145/3195970.3196115", 0, "dac", 2018], ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018]], "Aidyn Zhakatayev": [0, ["Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks", ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196113", 0, "dac", 2018]], "Sugil Lee": [0.8959172368049622, ["Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks", ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196113", 0, "dac", 2018]], "Semeen Rehman": [0, ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018]], "Bharath Srinivas Prabakaran": [0, ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018]], "Florian Kriebel": [0, ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018]], "Muhammad Abdullah Hanif": [0, ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0, "dac", 2018]], "Vahideh Akhlaghi": [0, ["LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee", ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "https://doi.org/10.1145/3195970.3196069", 0, "dac", 2018]], "Sicun Gao": [0, ["LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee", ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "https://doi.org/10.1145/3195970.3196069", 0, "dac", 2018]], "Rajesh K. Gupta": [0, ["LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee", ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "https://doi.org/10.1145/3195970.3196069", 0, "dac", 2018]], "Tsun-Ming Tseng": [0, ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018]], "Mengchu Li": [0, ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018]], "Daniel Nestor Freitas": [0, ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018]], "Amy Mongersun": [0, ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018]], "Ismail Emre Araci": [0, ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018]], "Tsung-Yi Ho": [0, ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0, "dac", 2018], ["Design-for-testability for continuous-flow microfluidic biochips", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196025", 0, "dac", 2018]], "Chunfeng Liu": [0, ["Design-for-testability for continuous-flow microfluidic biochips", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196025", 0, "dac", 2018]], "Bon Woong Ku": [0.9984257221221924, ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0, "dac", 2018]], "Yu Liu": [0, ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0, "dac", 2018]], "Yingyezhe Jin": [2.2984478903476102e-10, ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0, "dac", 2018]], "Sandeep Kumar Samal": [0, ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0, "dac", 2018]], "Kangjun Bai": [0.5, ["Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology", ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "https://doi.org/10.1145/3195970.3196044", 0, "dac", 2018]], "Jialing Li": [0, ["Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology", ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "https://doi.org/10.1145/3195970.3196044", 0, "dac", 2018]], "Kian Hamedani": [0, ["Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology", ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "https://doi.org/10.1145/3195970.3196044", 0, "dac", 2018]], "Yang Yi": [0.012746322434395552, ["Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology", ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "https://doi.org/10.1145/3195970.3196044", 0, "dac", 2018]], "Bonan Yan": [0, ["A neuromorphic design using chaotic mott memristor with relaxation oscillation", ["Bonan Yan", "Xiong Cao", "Hai Helen Li"], "https://doi.org/10.1145/3195970.3195977", 0, "dac", 2018]], "Hai Helen Li": [0, ["A neuromorphic design using chaotic mott memristor with relaxation oscillation", ["Bonan Yan", "Xiong Cao", "Hai Helen Li"], "https://doi.org/10.1145/3195970.3195977", 0, "dac", 2018]], "Quan Deng": [0, ["DrAcc: a DRAM based accelerator for accurate CNN inference", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196029", 0, "dac", 2018]], "Minxuan Zhang": [0, ["DrAcc: a DRAM based accelerator for accurate CNN inference", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196029", 0, "dac", 2018]], "Marco Donato": [0, ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0, "dac", 2018]], "David Brooks": [0, ["On-chip deep neural network storage with multi-level eNVM", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0, "dac", 2018]], "Lavanya Subramanian": [0, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0, "dac", 2018]], "Kaushik Vaidyanathan": [0, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0, "dac", 2018]], "Anant Nori": [0, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0, "dac", 2018]], "Sreenivas Subramoney": [0, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0, "dac", 2018]], "Tanay Karnik": [0, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0, "dac", 2018]], "Hong Wang": [0.00414914614520967, ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0, "dac", 2018]], "Anup Das": [0, ["VRL-DRAM: improving DRAM performance via variable refresh latency", ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1145/3195970.3196136", 0, "dac", 2018]], "Hasan Hassan": [0, ["VRL-DRAM: improving DRAM performance via variable refresh latency", ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1145/3195970.3196136", 0, "dac", 2018]], "Onur Mutlu": [0, ["VRL-DRAM: improving DRAM performance via variable refresh latency", ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1145/3195970.3196136", 0, "dac", 2018]], "Shuo-Han Chen": [0, ["Enabling union page cache to boost file access performance of NVRAM-based storage device", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196045", 0, "dac", 2018]], "Haibo Zhang": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Prasanna Venkatesh Rengasamy": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Nachiappan Chidambaram Nachiappan": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Shulin Zhao": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Anand Sivasubramaniam": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Mahmut T. Kandemir": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Chita R. Das": [0, ["FLOSS: FLOw sensitive scheduling on mobile platforms", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0, "dac", 2018]], "Hyeonseok Jung": [0.9999223947525024, ["Context-aware dataflow adaptation technique for low-power multi-core embedded systems", ["Hyeonseok Jung", "Hoeseok Yang"], "https://doi.org/10.1145/3195970.3196015", 0, "dac", 2018]], "Hoeseok Yang": [0.9946398288011551, ["Context-aware dataflow adaptation technique for low-power multi-core embedded systems", ["Hyeonseok Jung", "Hoeseok Yang"], "https://doi.org/10.1145/3195970.3196015", 0, "dac", 2018]], "Valentina Richthammer": [0, ["Architecture decomposition in system synthesis of heterogeneous many-core systems", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "https://doi.org/10.1145/3195970.3195995", 0, "dac", 2018]], "Tobias Schwarzer": [0, ["Architecture decomposition in system synthesis of heterogeneous many-core systems", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "https://doi.org/10.1145/3195970.3195995", 0, "dac", 2018]], "Stefan Wildermann": [0, ["Architecture decomposition in system synthesis of heterogeneous many-core systems", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "https://doi.org/10.1145/3195970.3195995", 0, "dac", 2018]], "Jurgen Teich": [0, ["Architecture decomposition in system synthesis of heterogeneous many-core systems", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "https://doi.org/10.1145/3195970.3195995", 0, "dac", 2018]], "Michael Glass": [0, ["Architecture decomposition in system synthesis of heterogeneous many-core systems", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "https://doi.org/10.1145/3195970.3195995", 0, "dac", 2018]], "Jintaek Kang": [0.912263959646225, ["NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks", ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/3195970.3196079", 0, "dac", 2018]], "Kwanghyun Chung": [0.9993762075901031, ["NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks", ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/3195970.3196079", 0, "dac", 2018]], "Youngmin Yi": [0.9552858769893646, ["NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks", ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/3195970.3196079", 0, "dac", 2018]], "Soonhoi Ha": [1, ["NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks", ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/3195970.3196079", 0, "dac", 2018]], "Ujjwal Gupta": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0, "dac", 2018]], "Manoj Babu": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0, "dac", 2018]], "Raid Ayoub": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0, "dac", 2018]], "Michael Kishinevsky": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0, "dac", 2018]], "Francesco Paterna": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0, "dac", 2018]], "Umit Y. Ogras": [0, ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0, "dac", 2018]], "Felipe da Rosa": [0, ["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability", ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "https://doi.org/10.1145/3195970.3196050", 0, "dac", 2018]], "Vitor V. Bandeira": [0, ["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability", ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "https://doi.org/10.1145/3195970.3196050", 0, "dac", 2018]], "Ricardo Reis": [0, ["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability", ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "https://doi.org/10.1145/3195970.3196050", 0, "dac", 2018]], "Luciano Ost": [0, ["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability", ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "https://doi.org/10.1145/3195970.3196050", 0, "dac", 2018]], "Dmitrii Kirov": [0, ["Optimized selection of wireless network topologies and components via efficient pruning of feasible paths", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3195970.3196086", 0, "dac", 2018]], "Pierluigi Nuzzo": [0, ["Optimized selection of wireless network topologies and components via efficient pruning of feasible paths", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3195970.3196086", 0, "dac", 2018]], "Roberto Passerone": [0, ["Optimized selection of wireless network topologies and components via efficient pruning of feasible paths", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3195970.3196086", 0, "dac", 2018]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Optimized selection of wireless network topologies and components via efficient pruning of feasible paths", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3195970.3196086", 0, "dac", 2018]]}