# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../tp_1.srcs/sources_1/new/alu.v" \
"../../../../tp_1.srcs/sources_1/new/top_alu.v" \
"../../../../tp_1.srcs/sim_1/new/tb_auto_top_alu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
