// Seed: 1930567456
module module_0 (
    input tri id_0,
    output wor id_1,
    output wire id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wand id_8,
    output tri id_9
);
  logic id_11;
  assign id_3 = (-1);
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    output wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    output supply1 id_8,
    output uwire id_9,
    input wire id_10,
    output tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri id_15,
    input wire id_16,
    input supply0 id_17,
    output logic id_18,
    input wand id_19,
    input tri0 id_20,
    output wire id_21,
    input wor id_22,
    output tri1 id_23,
    output supply0 id_24,
    input wand id_25,
    input tri0 id_26,
    input wor id_27,
    output wire id_28,
    input uwire id_29,
    input wire id_30
);
  always @(id_17 == ~id_13 or posedge id_10)
    if (1) begin : LABEL_0
      id_18 <= -1;
    end
  module_0 modCall_1 (
      id_6,
      id_24,
      id_5,
      id_11,
      id_13,
      id_22,
      id_25,
      id_28,
      id_6,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
