#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan 31 09:30:27 2018
# Process ID: 2182
# Current directory: /home/arya
# Command line: vivado
# Log file: /home/arya/vivado.log
# Journal file: /home/arya/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/arya/src/eecs151-sp18/fpga_labs/staging/lab2/lab2/lab2.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/003017A40B24A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/003017A40B24A]
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/src/eecs151-sp18/fpga_labs/staging/lab2/lab2/lab2.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_simulation
source z1top.tcl
run all
run all
run 1 s
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/arya/src/eecs151-sp18/fpga_labs/staging/lab2/lab2/lab2.runs/impl_1/z1top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
archive_project /home/arya/src/eecs151-sp18/fpga_labs/staging/lab2/lab2.xpr.zip -force -exclude_run_results -include_config_settings
