============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:07:45 pm
  Module:                 ms_serial_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[1]/CLK                               0             0 R 
      countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs33/A                                           +0     115   
      drc_bufs33/Y          BUFX2             4 11.7   15   +43     157 F 
    ctr/countval[1] 
    g77/A                                                    +0     157   
    g77/Y                   INVX1             1  2.3    0    +3     160 R 
    g74/A                                                    +0     160   
    g74/Y                   AND2X1            2  4.6   43   +38     198 R 
  genblk1[1].genblk1.sng/sn_out[1] 
  g29/B                                                      +0     198   
  g29/Y                     AND2X1            1 12.7   80   +72     271 R 
  genblk2.stoch2bin/data_in[3] 
    par_ctr/a[3] 
      fa0/cin 
        g2/A                                                 +0     271   
        g2/YS               FAX1              1  3.4   12   +94     365 F 
      fa0/s 
      ha0/b 
        g17/B                                                +0     365   
        g17/YS              HAX1              2  6.4   26   +64     428 F 
      ha0/s 
    par_ctr/y[0] 
    ctr/data_in[0] 
      g206/B                                                 +0     428   
      g206/YC               HAX1              1  8.8   35   +63     491 F 
      g203/B                                                 +0     491   
      g203/YC               FAX1              1  7.1   29   +89     580 F 
      g199/C                                                 +0     580   
      g199/YC               FAX1              1 10.9   40   +89     669 F 
      g2/A                                                   +0     669   
      g2/YS                 FAX1              1  2.8   21   +84     753 R 
      g193/A                                                 +0     753   
      g193/Y                MUX2X1            1  1.5   12   +23     776 F 
      g192/A                                                 +0     776   
      g192/Y                INVX1             1  2.0    0    +1     776 R 
      countval_reg[3]/D     DFFSR                            +0     776   
      countval_reg[3]/CLK   setup                       0   +70     847 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4103ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[1]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[3]/D
