#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Wed Apr 29 16:53:52 2020
# Process ID: 6228
# Current directory: C:/Users/ugo/Desktop/baseVideoFinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10596 C:\Users\ugo\Desktop\baseVideoFinal\baseVideo.xpr
# Log file: C:/Users/ugo/Desktop/baseVideoFinal/vivado.log
# Journal file: C:/Users/ugo/Desktop/baseVideoFinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/gaussian'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/sobel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 817.586 ; gain = 234.895
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_25M
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:v_tpg:8.0 - v_tpg_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - VGA_R
Adding cell -- xilinx.com:ip:xlslice:1.0 - VGA_B
Adding cell -- xilinx.com:ip:xlslice:1.0 - VGA_G
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - Const_0_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - Const_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- Ugo:hls:contatore_no_io:1.3 - contatore_no_io_0
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- Ugo:hls:gaussian_filter:1.0 - gaussian_filter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_design_1_100M
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:module_ref:ov7670_axi_stream_capture3:1.0 - ov7670_axi_stream_ca_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /PCLK(clk) and /ov7670_axi_stream_ca_1/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /vsync_V_0(data) and /c_counter_binary_0/CLK(clk)
Successfully read diagram <design_1> from BD file <C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.223 ; gain = 0.000
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { ov7670_axi_stream_ca_1_m_axis } ]
disconnect_bd_intf_net [get_bd_intf_net ov7670_axi_stream_ca_1_m_axis] [get_bd_intf_pins system_ila_0/SLOT_0_AXIS]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.223 ; gain = 0.000
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { data_in_V_0_1 } ]
disconnect_bd_net [get_bd_net data_in_V_0_1] [get_bd_pins system_ila_0/probe0]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets rst_design_1_100M_peripheral_aresetn] [get_bd_cells rst_design_1_100M]
regenerate_bd_layout
delete_bd_objs [get_bd_cells gaussian_filter_0]
regenerate_bd_layout
update_module_reference design_1_ov7670_axi_stream_ca_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'aclk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/counter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/gaussian'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ugo/Desktop/Progetti/sobel'.
Upgrading 'C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ov7670_axi_stream_ca_1_0 from ov7670_axi_stream_capture3_v1_0 1.0 to ov7670_axi_stream_capture3_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /PCLK(clk) and /ov7670_axi_stream_ca_1_upgraded_ipi/pclk(undef)
Wrote  : <C:\Users\ugo\Desktop\baseVideoFinal\baseVideo.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ugo/Desktop/baseVideoFinal/baseVideo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 16:59:30 2020...
