Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  6 21:37:33 2020
| Host         : nnlaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file driver_control_sets_placed.rpt
| Design       : driver
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      6 |            1 |
|      8 |            3 |
|     10 |            1 |
|     11 |            4 |
|     15 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           11 |
| Yes          | No                    | No                     |              52 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------+-----------------------------+------------------+----------------+
|                  Clock Signal                 |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------+-----------------------------+------------------+----------------+
|  ut0/already_to_refill_reg_i_2_n_1            |                                      |                             |                1 |              1 |
|  ut0/FSM_sequential_next_state_reg[1]_i_2_n_1 |                                      |                             |                1 |              2 |
|  clk_in_IBUF_BUFG                             | ut0/addra_in_cache                   |                             |                2 |              6 |
|  clk_in_IBUF_BUFG                             | ut0/rdata_to_cpu[7]_i_2_n_1          | ut0/rdata_to_cpu[7]_i_1_n_1 |                2 |              8 |
|  clk_in_IBUF_BUFG                             | ut0/hit_to_cpu_reg_0[0]              | reset_in_IBUF               |                1 |              8 |
|  clk_in_IBUF_BUFG                             | data_from_trace                      | reset_in_IBUF               |                2 |              8 |
|  clk_in_IBUF_BUFG                             | FSM_onehot_current_state_reg_n_1_[2] | reset_in_IBUF               |                3 |             10 |
|  clk_in_IBUF_BUFG                             |                                      |                             |                5 |             11 |
|  clk_in_IBUF_BUFG                             | ut0/raddr_to_mem[10]_i_1_n_1         |                             |                2 |             11 |
|  clk_in_IBUF_BUFG                             | ut0/E[0]                             | reset_in_IBUF               |                4 |             11 |
|  clk_in_IBUF_BUFG                             | mem0/raddr_latch_0                   | reset_in_IBUF               |                5 |             11 |
|  clk_in_IBUF_BUFG                             |                                      | reset_in_IBUF               |                4 |             15 |
|  clk_in_IBUF_BUFG                             |                                      | mem0/reg4b[31]_i_1_n_1      |                7 |             32 |
|  clk_in_IBUF_BUFG                             | mem0/raddr_latch11_out               | mem0/wait_count[0]_i_1_n_1  |                8 |             32 |
|  clk_in_IBUF_BUFG                             | ut0/rdata_to_cache[34]_i_1_n_1       |                             |                6 |             35 |
|  n_0_29_BUFG                                  |                                      |                             |               14 |             48 |
+-----------------------------------------------+--------------------------------------+-----------------------------+------------------+----------------+


