                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/Projects/System/
/home/IC/Projects/System/
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL/ALU
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU
lappend search_path $PROJECT_PATH/RTL/ASYNC_FIFO
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO
lappend search_path $PROJECT_PATH/RTL/Clock_Divider
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider
lappend search_path $PROJECT_PATH/RTL/Clock_Gating
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating
lappend search_path $PROJECT_PATH/RTL/DATA_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC
lappend search_path $PROJECT_PATH/RTL/RegFile
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile
lappend search_path $PROJECT_PATH/RTL/PULSE_GEN
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN
lappend search_path $PROJECT_PATH/RTL/RST_SYNC
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC
lappend search_path $PROJECT_PATH/RTL/SYS_CTRL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL
lappend search_path $PROJECT_PATH/RTL/CLKDIV_MUX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX
lappend search_path $PROJECT_PATH/RTL/UART/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX
lappend search_path $PROJECT_PATH/RTL/UART/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP
lappend search_path $PROJECT_PATH/RTL/TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System//RTL/ALU /home/IC/Projects/System//RTL/ASYNC_FIFO /home/IC/Projects/System//RTL/Clock_Divider /home/IC/Projects/System//RTL/Clock_Gating /home/IC/Projects/System//RTL/DATA_SYNC /home/IC/Projects/System//RTL/RegFile /home/IC/Projects/System//RTL/PULSE_GEN /home/IC/Projects/System//RTL/RST_SYNC /home/IC/Projects/System//RTL/SYS_CTRL /home/IC/Projects/System//RTL/CLKDIV_MUX /home/IC/Projects/System//RTL/UART/UART_RX /home/IC/Projects/System//RTL/UART/UART_TX /home/IC/Projects/System//RTL/UART/UART_TOP /home/IC/Projects/System//RTL/TOP
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
#ALU
analyze -format $file_format ALU.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ALU/ALU.v
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
#FIFO
analyze -format $file_format FIFO_DF_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_DF_SYNC.v
Presto compilation completed successfully.
1
analyze -format $file_format B2G_encoder.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/B2G_encoder.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_MEM_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_MEM_CTRL.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_RD.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_RD.v
Presto compilation completed successfully.
1
analyze -format $file_format FIFO_WR.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_WR.v
Presto compilation completed successfully.
1
analyze -format $file_format ASYNC_FIFO_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/ASYNC_FIFO/ASYNC_FIFO_TOP.v
Presto compilation completed successfully.
1
#CLK_DIVIDER MUX
analyze -format $file_format CLK_DIV_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/CLKDIV_MUX/CLK_DIV_MUX.v
Presto compilation completed successfully.
1
analyze -format $file_format mux2X1.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/CLKDIV_MUX/mux2X1.v
Presto compilation completed successfully.
1
#CLK_DIVIDER
analyze -format $file_format CLK_DIVIDER.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Divider/CLK_DIVIDER.v
Presto compilation completed successfully.
1
#CLK_GATING
analyze -format $file_format CLK_GATING.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/Clock_Gating/CLK_GATING.v
Presto compilation completed successfully.
1
#DATA_SYNC
analyze -format $file_format DATA_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v
Presto compilation completed successfully.
1
#REGISTER_FILE
analyze -format $file_format RegFile.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RegFile/RegFile.v
Presto compilation completed successfully.
1
#PULSE_GENERATOR
analyze -format $file_format PULSE_GEN.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v
Presto compilation completed successfully.
1
#RST_SYNC
analyze -format $file_format RST_SYNC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v
Presto compilation completed successfully.
1
#SYS_CONTROLLER
analyze -format $file_format SYS_CTRL.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v
Presto compilation completed successfully.
1
#UART_RX
analyze -format $file_format RX_DATA_SAMPLING.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_DATA_SAMPLING.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_DESERIALIZER.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_DESERIALIZER.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_EDGE_BIT_COUNTER.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_EDGE_BIT_COUNTER.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_PARITY_CHECK.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_PARITY_CHECK.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_START_CHECK.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_START_CHECK.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_STOP_CHECK.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_STOP_CHECK.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_RX_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/UART_RX_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format RX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v
Presto compilation completed successfully.
1
#UART_TX
analyze -format $file_format TX_MUX.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_MUX.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_PARITY_CALC.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_PARITY_CALC.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_SERIALIZER.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_SERIALIZER.v
Presto compilation completed successfully.
1
analyze -format $file_format UART_TX_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/UART_TX_TOP.v
Presto compilation completed successfully.
1
analyze -format $file_format TX_FSM.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v
Presto compilation completed successfully.
1
#SYS_TOP
analyze -format $file_format SYSTEM_TOP.v
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System//RTL/TOP/SYSTEM_TOP.v
Presto compilation completed successfully.
1
elaborate -lib WORK SYS_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'Reset_sync'. (HDL-193)

Inferred memory devices in process
	in routine Reset_sync line 10 in file
		'/home/IC/Projects/System//RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flops_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Data_Sync' instantiated from design 'SYS_TOP' with
	the parameters "BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine Data_Sync_BUS_WIDTH8 line 16 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      flops_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Data_Sync_BUS_WIDTH8 line 28 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Data_Sync_BUS_WIDTH8 line 36 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Data_Sync_BUS_WIDTH8 line 44 in file
		'/home/IC/Projects/System//RTL/DATA_SYNC/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  enable_pulse_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 19 in file
		'/home/IC/Projects/System//RTL/PULSE_GEN/PULSE_GEN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rcv_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pls_flop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv'. (HDL-193)

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Projects/System//RTL/Clock_Divider/CLK_DIVIDER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLKDIV_MUX' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8". (HDL-193)

Statistics for case statements in always block at line 8 in file
	'/home/IC/Projects/System//RTL/CLKDIV_MUX/CLK_DIV_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_TX_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'UART_RX_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'sys_ctrl'. (HDL-193)

Statistics for case statements in always block at line 51 in file
	'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 155 in file
	'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           170            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine sys_ctrl line 43 in file
		'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sys_ctrl line 284 in file
		'/home/IC/Projects/System//RTL/SYS_CTRL/SYS_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stored_addr_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile' instantiated from design 'SYS_TOP' with
	the parameters "WIDTH=8,ADDR=4". (HDL-193)

Inferred memory devices in process
	in routine RegFile_WIDTH8_ADDR4 line 24 in file
		'/home/IC/Projects/System//RTL/RegFile/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|    block name/line      | Inputs | Outputs | # sel inputs | MB |
==================================================================
| RegFile_WIDTH8_ADDR4/46 |   16   |    8    |      4       | N  |
==================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "OPER_WIDTH=8,OUT_WIDTH=16". (HDL-193)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Projects/System//RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_OPER_WIDTH8_OUT_WIDTH16 line 20 in file
		'/home/IC/Projects/System//RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'B2G_encoder'. (HDL-193)

Statistics for case statements in always block at line 5 in file
	'/home/IC/Projects/System//RTL/ASYNC_FIFO/B2G_encoder.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_RD'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_RD line 11 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_RD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_WR'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_WR line 13 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_WR.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wptr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO_MEM_CTRL'. (HDL-193)

Inferred memory devices in process
	in routine FIFO_MEM_CTRL line 13 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_MEM_CTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    write_reg_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
| FIFO_MEM_CTRL/25 |   8    |    8    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Information: Building the design 'DF_SYNC'. (HDL-193)

Inferred memory devices in process
	in routine DF_SYNC line 14 in file
		'/home/IC/Projects/System//RTL/ASYNC_FIFO/FIFO_DF_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_FSM'. (HDL-193)

Statistics for case statements in always block at line 31 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine TX_FSM line 23 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine TX_FSM line 109 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MUX'. (HDL-193)

Statistics for case statements in always block at line 25 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/TX_MUX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MUX line 12 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_MUX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     TX_OUT_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_calc'. (HDL-193)

Statistics for case statements in always block at line 25 in file
	'/home/IC/Projects/System//RTL/UART/UART_TX/TX_PARITY_CALC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Parity_calc line 12 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_PARITY_CALC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    par_data_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Parity_calc line 25 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_PARITY_CALC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_bit_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer'. (HDL-193)

Inferred memory devices in process
	in routine Serializer line 16 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      data_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 32 in file
		'/home/IC/Projects/System//RTL/UART/UART_TX/TX_SERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM'. (HDL-193)

Statistics for case statements in always block at line 81 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            83            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 187 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine FSM line 47 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 59 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  delay_parity_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 72 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| error_detected_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FSM line 250 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'edge_bit_counter'. (HDL-193)

Inferred memory devices in process
	in routine edge_bit_counter line 14 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_EDGE_BIT_COUNTER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    edge_cnt_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'data_sampling'. (HDL-193)

Statistics for case statements in always block at line 18 in file
	'/home/IC/Projects/System//RTL/UART/UART_RX/RX_DATA_SAMPLING.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 18 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_DATA_SAMPLING.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|      test_bits_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| complete_sample_flag_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sampled_bit_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully.
Information: Building the design 'deserializer'. (HDL-193)

Inferred memory devices in process
	in routine deserializer line 13 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_DESERIALIZER.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'parity_check'. (HDL-193)

Inferred memory devices in process
	in routine parity_check line 16 in file
		'/home/IC/Projects/System//RTL/UART/UART_RX/RX_PARITY_CHECK.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'strt_check'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'stop_check'. (HDL-193)
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (29 designs)              /home/IC/Projects/System/syn/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set verilogout_no_tri true
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set REF_CLK_NAME REF_CLK
set REF_CLK_PER 20
set REF_CLK_SETUP_SKEW 0.2
set REF_CLK_HOLD_SKEW 0.1
set REF_CLK_LAT 0
set REF_CLK_RISE 0.05
set REF_CLK_FALL 0.05
set UART_CLK_NAME UART_CLK
set UART_CLK_PER 271.267
set UART_CLK_SETUP_SKEW 0.2
set UART_CLK_HOLD_SKEW 0.1
set UART_CLK_LAT 0
set UART_CLK_RISE 0.1
set UART_CLK_FALL 0.1
set UART_TX_CLK_PER [expr $UART_CLK_PER * 32]
set UART_RX_CLK_PER $UART_CLK_PER 
####################################################################################
#########################################################
#### Section 2 : Clocks Relationship ####
#########################################################
####################################################################################
create_clock -name $REF_CLK_NAME -period $REF_CLK_PER -waveform "0 [expr $REF_CLK_PER/2]" [get_ports REF_CLK]
set_clock_uncertainty -setup $REF_CLK_SETUP_SKEW [get_clocks $REF_CLK_NAME]
set_clock_uncertainty -hold $REF_CLK_HOLD_SKEW  [get_clocks $REF_CLK_NAME]
set_clock_transition -rise $REF_CLK_RISE  [get_clocks $REF_CLK_NAME]
set_clock_transition -fall $REF_CLK_FALL  [get_clocks $REF_CLK_NAME]
set_clock_latency $REF_CLK_LAT [get_clocks $REF_CLK_NAME]
create_generated_clock -master_clock $REF_CLK_NAME -source [get_ports REF_CLK]                        -name "ALU_CLK" [get_port U0_CLK_GATE/GATED_CLK]                        -divide_by 1
set_clock_uncertainty -setup $REF_CLK_SETUP_SKEW [get_clocks ALU_CLK]
set_clock_uncertainty -hold $REF_CLK_HOLD_SKEW  [get_clocks ALU_CLK]
set_clock_transition -rise $REF_CLK_RISE  [get_clocks ALU_CLK]
set_clock_transition -fall $REF_CLK_FALL  [get_clocks ALU_CLK]
set_clock_latency $REF_CLK_LAT [get_clocks ALU_CLK]
create_clock -name $UART_CLK_NAME -period $UART_CLK_PER -waveform "0 [expr $UART_CLK_PER/2]" [get_ports UART_CLK]
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks $UART_CLK_NAME]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW  [get_clocks $UART_CLK_NAME]
set_clock_transition -rise $UART_CLK_RISE  [get_clocks $UART_CLK_NAME]
set_clock_transition -fall $UART_CLK_FALL  [get_clocks $UART_CLK_NAME]
set_clock_latency $UART_CLK_LAT [get_clocks $UART_CLK_NAME]
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports UART_CLK]                        -name "UART_TX_CLK" [get_port U0_TX/CLK]                        -divide_by 32
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks UART_TX_CLK]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW  [get_clocks UART_TX_CLK]
set_clock_transition -rise $UART_CLK_RISE  [get_clocks UART_TX_CLK]
set_clock_transition -fall $UART_CLK_FALL  [get_clocks UART_TX_CLK]
set_clock_latency $UART_CLK_LAT [get_clocks UART_TX_CLK]
create_generated_clock -master_clock $REF_CLK_NAME -source [get_ports UART_CLK]                        -name "UART_RX_CLK" [get_port U0_RX/CLK]                        -divide_by 1
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks UART_RX_CLK]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW  [get_clocks UART_RX_CLK]
set_clock_transition -rise $UART_CLK_RISE  [get_clocks UART_RX_CLK]
set_clock_transition -fall $UART_CLK_FALL  [get_clocks UART_RX_CLK]
set_clock_latency $UART_CLK_LAT [get_clocks UART_RX_CLK]
set_clock_groups -asynchronous -group [get_clocks "$REF_CLK_NAME ALU_CLK"] -group [get_clocks "$UART_CLK_NAME UART_TX_CLK UART_RX_CLK"]
####################################################################################
#########################################################
#### Section 3 : set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay_TX  [expr 0.2*$UART_TX_CLK_PER]
set out_delay_TX [expr 0.2*$UART_TX_CLK_PER]
set in_delay_RX  [expr 0.2*$UART_RX_CLK_PER]
set out_delay_RX [expr 0.2*$UART_RX_CLK_PER]
set_input_delay $in_delay_RX -clock UART_RX_CLK [get_port UART_RX_IN]
set_output_delay $out_delay_TX -clock UART_TX_CLK [get_port UART_TX_O]
set_output_delay $out_delay_RX -clock UART_RX_CLK [get_port framing_error]
set_output_delay $out_delay_RX -clock UART_RX_CLK [get_port parity_error]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port UART_RX_IN]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set_load 0.5 [get_port UART_TX_O]
set_load 0.5 [get_port framing_error]
set_load 0.5 [get_port parity_error]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : set_case_analysis ####
#########################################################
####################################################################################
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 50 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16'
  Processing 'RegFile_WIDTH8_ADDR4'
  Processing 'sys_ctrl'
  Processing 'stop_check'
  Processing 'strt_check'
  Processing 'parity_check'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'FSM'
  Processing 'UART_RX_top'
  Processing 'Serializer'
  Processing 'Parity_calc'
  Processing 'MUX'
  Processing 'TX_FSM'
  Processing 'UART_TX_top'
  Processing 'ClkDiv_0'
  Processing 'CLKDIV_MUX_WIDTH8'
  Processing 'PULSE_GEN'
  Processing 'DF_SYNC_0'
  Processing 'FIFO_MEM_CTRL'
  Processing 'FIFO_WR'
  Processing 'FIFO_RD'
  Processing 'B2G_encoder_0'
  Processing 'FIFO_top'
  Processing 'Data_Sync_BUS_WIDTH8'
  Processing 'Reset_sync_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_cmp6_0'
  Processing 'edge_bit_counter_DW01_dec_0'
  Processing 'edge_bit_counter_DW01_inc_0'
  Processing 'FSM_DW01_cmp6_0'
  Processing 'FSM_DW01_dec_0'
  Processing 'ClkDiv_1_DW01_inc_0'
  Processing 'ClkDiv_1_DW01_cmp6_0'
  Processing 'ClkDiv_1_DW01_cmp6_1'
  Processing 'ClkDiv_1_DW01_dec_0'
  Processing 'ClkDiv_0_DW01_inc_0'
  Processing 'ClkDiv_0_DW01_cmp6_0'
  Processing 'ClkDiv_0_DW01_cmp6_1'
  Processing 'ClkDiv_0_DW01_dec_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0'
  Processing 'ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  762712.7      0.00       0.0      48.4                          
    0:00:04  762712.7      0.00       0.0      48.4                          
    0:00:04  762712.7      0.00       0.0      48.4                          
    0:00:04  762712.7      0.00       0.0      48.4                          
    0:00:04  762712.7      0.00       0.0      48.4                          
    0:00:04  737125.8     10.27      17.9      28.6                          
    0:00:05  737730.6      6.30       8.9      28.7                          
    0:00:05  738138.8      8.42      13.9      15.7                          
    0:00:05  738284.6      7.68      11.4      15.7                          
    0:00:05  739200.0      6.84       9.8      13.4                          
    0:00:05  739069.4      7.12      10.4      13.4                          
    0:00:05  739708.2      6.25       8.6      13.4                          
    0:00:05  740012.9      4.98       6.1      13.4                          
    0:00:05  739988.2      6.72       9.6      13.4                          
    0:00:05  740207.0      6.11       8.3      13.4                          
    0:00:05  740404.7      5.23       6.6      13.4                          
    0:00:05  740316.5      4.06       4.4      13.4                          
    0:00:05  740640.0      4.04       4.4      13.4                          
    0:00:05  740713.0      4.03       4.4      13.4                          
    0:00:05  741203.6      3.96       4.3      13.4                          
    0:00:05  741377.7      3.83       4.0      13.4                          
    0:00:05  741551.9      3.80       4.0      13.4                          
    0:00:05  741551.9      3.80       4.0      13.4                          
    0:00:06  741533.0      3.80       4.0      13.4                          
    0:00:06  741533.0      3.80       4.0      13.4                          
    0:00:06  741724.8      3.80       3.9       2.6                          
    0:00:06  741741.3      3.80       3.9       0.3                          
    0:00:06  741742.5      3.80       3.9       0.0                          
    0:00:06  741747.2      3.80       3.9       0.0                          
    0:00:06  741747.2      3.80       3.9       0.0                          
    0:00:06  741747.2      3.80       3.9       0.0                          
    0:00:06  741747.2      3.80       3.9       0.0                          
    0:00:06  743694.4      0.00       0.0       1.8                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  743694.4      0.00       0.0       1.8                          
    0:00:06  743694.4      0.00       0.0       1.8                          
    0:00:06  743360.3      0.00       0.0      12.4                          
    0:00:06  742957.9      0.00       0.0      13.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06  742957.9      0.00       0.0      13.3                          
    0:00:06  742987.3      0.00       0.0       2.0 U0_SYS_CTRL/current_state[3]
    0:00:07  743701.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  743701.4      0.00       0.0       0.0                          
    0:00:07  743701.4      0.00       0.0       0.0                          
    0:00:07  738367.2      0.00       0.0       0.0                          
    0:00:07  735804.8      0.20       0.2       0.0                          
    0:00:07  735075.4      0.15       0.1       0.0                          
    0:00:07  734641.3      0.15       0.1       0.0                          
    0:00:07  734348.4      0.15       0.1       0.0                          
    0:00:07  734348.4      0.15       0.1       0.0                          
    0:00:07  734349.5      0.00       0.0       0.0                          
    0:00:07  733801.2      2.96       3.0       0.0                          
    0:00:07  733745.9      2.94       2.9       0.0                          
    0:00:07  733731.8      2.93       2.9       0.0                          
    0:00:07  733731.8      2.93       2.9       0.0                          
    0:00:07  733731.8      2.93       2.9       0.0                          
    0:00:07  733731.8      2.93       2.9       0.0                          
    0:00:07  733731.8      2.93       2.9       0.0                          
    0:00:07  733731.8      2.93       2.9       0.0                          
    0:00:07  735304.8      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/syn/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/syn/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/syn/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
set flops_per_chain 100
100
set num_flops [sizeof_collection [all_registers -edge_triggered]]
342
set num_chains [expr $num_flops / $flops_per_chain + 1 ]
4
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 