#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 20 13:39:55 2025
# Process ID         : 27140
# Current directory  : M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_Control_0_0_synth_1
# Command line       : vivado.exe -log EX_ALU_Control_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source EX_ALU_Control_0_0.tcl
# Log file           : M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_Control_0_0_synth_1/EX_ALU_Control_0_0.vds
# Journal file       : M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_Control_0_0_synth_1\vivado.jou
# Running On         : Mohit
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 7886 MB
# Swap memory        : 17447 MB
# Total Virtual      : 25334 MB
# Available Virtual  : 4299 MB
#-----------------------------------------------------------
source EX_ALU_Control_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top EX_ALU_Control_0_0 -part xc7k70tfbv676-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17852
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 784.566 ; gain = 475.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EX_ALU_Control_0_0' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:1]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:26]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:28]
INFO: [Synth 8-226] default block is never used [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:44]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (0#1) [M:/College/BTP/Vivado_Simulations/EX_Stage/ALU_Control.v:1]
WARNING: [Synth 8-7071] port 'is_sw' of module 'ALU_Control' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:72]
WARNING: [Synth 8-7071] port 'is_lw' of module 'ALU_Control' is unconnected for instance 'inst' [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:72]
WARNING: [Synth 8-7023] instance 'inst' of module 'ALU_Control' has 7 connections declared, but only 5 given [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:72]
INFO: [Synth 8-6155] done synthesizing module 'EX_ALU_Control_0_0' (0#1) [m:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.gen/sources_1/bd/EX/ip/EX_ALU_Control_0_0/synth/EX_ALU_Control_0_0.v:53]
WARNING: [Synth 8-7129] Port funct7[6] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module ALU_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module ALU_Control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 889.926 ; gain = 580.410
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port funct7[6] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module EX_ALU_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module EX_ALU_Control_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1049.000 ; gain = 739.484
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1064.773 ; gain = 755.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1064.773 ; gain = 755.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |     1|
|3     |LUT6 |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |     4|
|2     |  inst   |ALU_Control |     4|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1265.902 ; gain = 956.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 1265.902 ; gain = 956.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 1265.902 ; gain = 956.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1280.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1388.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 486fc0af
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:53 . Memory (MB): peak = 1388.699 ; gain = 1079.184
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'M:/College/BTP/Vivado_Simulations/EX_Stage/EX_Stage.runs/EX_ALU_Control_0_0_synth_1/EX_ALU_Control_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1623.316 ; gain = 234.617
INFO: [Vivado 12-24828] Executing command : report_utilization -file EX_ALU_Control_0_0_utilization_synth.rpt -pb EX_ALU_Control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 13:42:32 2025...
