
---------- Begin Simulation Statistics ----------
final_tick                                 6101249000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166420                       # Simulator instruction rate (inst/s)
host_mem_usage                                8817952                       # Number of bytes of host memory used
host_op_rate                                   311323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.10                       # Real time elapsed on the host
host_tick_rate                               76414970                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      20577856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005051                       # Number of seconds simulated
sim_ticks                                  5050886000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         68988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          11422698                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7062097                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817440                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.010177                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.010177                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            205725                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           111995                       # number of floating regfile writes
system.switch_cpus.idleCycles                  495027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       105247                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2262412                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.069946                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4248472                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1311485                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1183738                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3104871                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1375256                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     22184831                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2936987                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       165713                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20910122                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10677                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        179343                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          82328                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        194956                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        64790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          25475821                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20810833                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594534                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15146254                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.060117                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20854868                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32126914                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17191202                       # number of integer regfile writes
system.switch_cpus.ipc                       0.989925                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.989925                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       348916      1.66%      1.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16134897     76.56%     78.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        66719      0.32%     78.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        141232      0.67%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        10819      0.05%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1166      0.01%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4668      0.02%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        25257      0.12%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           78      0.00%     79.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        12627      0.06%     79.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        16972      0.08%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3655      0.02%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            6      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          339      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          121      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2935097     13.93%     93.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1258956      5.97%     99.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        45859      0.22%     99.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        68449      0.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21075836                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          202433                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       398088                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       183067                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       276058                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              350336                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016623                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          300507     85.78%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            512      0.15%     85.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            529      0.15%     86.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           372      0.11%     86.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           33      0.01%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          29380      8.39%     94.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12478      3.56%     98.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2981      0.85%     98.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3543      1.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20874823                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     51762327                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20627766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     25276702                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           22183573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21075836                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3367368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        51663                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          553                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4599463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      9606745                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.193858                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.423354                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4137522     43.07%     43.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       771065      8.03%     51.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       847969      8.83%     59.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       933441      9.72%     69.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       874842      9.11%     78.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       735060      7.65%     86.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       696122      7.25%     93.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       428682      4.46%     98.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182042      1.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      9606745                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.086350                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        54763                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        66012                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3104871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1375256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8835526                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 10101772                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   19786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       102687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1916                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       205854                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1924                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      3665267                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3665267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3665428                       # number of overall hits
system.cpu.dcache.overall_hits::total         3665428                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       122922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       122929                       # number of overall misses
system.cpu.dcache.overall_misses::total        122929                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7270499499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7270499499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7270499499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7270499499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3788189                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3788189                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3788357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3788357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.032449                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032449                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.032449                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032449                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59147.260043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59147.260043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59143.891995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59143.891995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       201505                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1524                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2918                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.055860                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21592                       # number of writebacks
system.cpu.dcache.writebacks::total             21592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        80255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        80255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        42667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        42670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42670                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2555550999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2555550999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2555719999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2555719999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011263                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011263                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59895.258607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59895.258607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59895.008179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59895.008179                       # average overall mshr miss latency
system.cpu.dcache.replacements                  42534                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2457475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2457475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       107290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        107290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6141835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6141835000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2564765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2564765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041832                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 57245.176624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57245.176624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        80227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        80227                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        27063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1443842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1443842500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53351.162103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53351.162103                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1128664499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1128664499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72202.181359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72202.181359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1111708499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1111708499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012754                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71245.097347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71245.097347                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          161                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           161                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          168                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.041667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.041667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       169000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       169000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.017857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3910318                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43558                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             89.772671                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    17.848263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1006.151737                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7619248                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7619248                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1711218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1711218                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1711218                       # number of overall hits
system.cpu.icache.overall_hits::total         1711218                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        65762                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          65762                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        65762                       # number of overall misses
system.cpu.icache.overall_misses::total         65762                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1467202498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1467202498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1467202498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1467202498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1776980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1776980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1776980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1776980                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.037008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.037008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22310.794958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22310.794958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22310.794958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22310.794958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2361                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.326087                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        60090                       # number of writebacks
system.cpu.icache.writebacks::total             60090                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         5202                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5202                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         5202                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5202                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        60560                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        60560                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        60560                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        60560                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1208295999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1208295999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1208295999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1208295999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.034080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.034080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 19952.047540                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19952.047540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 19952.047540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19952.047540                       # average overall mshr miss latency
system.cpu.icache.replacements                  60090                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1711218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1711218                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        65762                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         65762                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1467202498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1467202498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1776980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1776980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.037008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22310.794958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22310.794958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         5202                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5202                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        60560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        60560                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1208295999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1208295999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.034080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 19952.047540                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19952.047540                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           954.784080                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3106551                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             61230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.735767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   143.801996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   810.982084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.140432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.791975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3614520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3614520                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   5050886000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        53791                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13604                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67395                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        53791                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13604                       # number of overall hits
system.l2.overall_hits::total                   67395                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6556                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28930                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35486                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6556                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28930                       # number of overall misses
system.l2.overall_misses::total                 35486                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    549661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2345054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2894715500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    549661000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2345054500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2894715500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        60347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        42534                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102881                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        60347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        42534                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102881                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.108638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.680162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.344923                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.108638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.680162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.344923                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83840.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81059.609402                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81573.451502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83840.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81059.609402                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81573.451502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11592                       # number of writebacks
system.l2.writebacks::total                     11592                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        28930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35485                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        28930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35485                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    484036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2055754500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2539791000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    484036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2055754500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2539791000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.108622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.680162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.344913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.108622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.680162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.344913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73842.334096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71059.609402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71573.650838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73842.334096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71059.609402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71573.650838                       # average overall mshr miss latency
system.l2.replacements                          35351                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21592                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        59969                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            59969                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        59969                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        59969                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          118                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  118                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 18                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.132353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.132353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       358000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       358000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.132353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.132353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19888.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19888.888889                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1879                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1879                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13589                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1066326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1066326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.878523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.878523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78469.828538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78469.828538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    930436500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    930436500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.878523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.878523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68469.828538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68469.828538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        53791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              53791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6556                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    549661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    549661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        60347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          60347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.108638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83840.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83840.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    484036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    484036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.108622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.108622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73842.334096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73842.334096                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1278728000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1278728000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        27066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27066                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.566800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.566800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83353.627534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83353.627534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1125318000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1125318000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.566800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.566800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73353.627534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73353.627534                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8096.781722                       # Cycle average of tags in use
system.l2.tags.total_refs                      219682                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43543                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.045174                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     269.936214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.172528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       582.812434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1587.007907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5602.852640                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.071144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.193727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.683942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988377                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2664                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1680246                       # Number of tag accesses
system.l2.tags.data_accesses                  1680246                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11592.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000456528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          693                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          693                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               81929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11592                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35485                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11592                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11592                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.187590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.802093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.549822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            317     45.74%     45.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           203     29.29%     75.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            97     14.00%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           32      4.62%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           23      3.32%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      1.30%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.72%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.14%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           693                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.695527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.664521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              464     66.96%     66.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               18      2.60%     69.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              174     25.11%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               32      4.62%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           693                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2271040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               741888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    449.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    146.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5050333500                       # Total gap between requests
system.mem_ctrls.avgGap                     107278.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       419520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1851200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       740480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 83058695.048749864101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 366509954.887122750282                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 146603981.954849094152                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6555                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        28930                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11592                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    214132750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    866640750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 119737839500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32667.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29956.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10329351.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       419520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1851520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2271040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       419520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       419520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       741888                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       741888                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6555                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        28930                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35485                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11592                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11592                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     83058695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    366573310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        449632005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     83058695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     83058695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    146882745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       146882745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    146882745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     83058695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    366573310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       596514750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35480                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11570                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          716                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               415523500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             177400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1080773500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11711.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30461.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27851                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8473                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   280.864340                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   169.345942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   306.487896                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4097     38.23%     38.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2871     26.79%     65.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1052      9.82%     74.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          655      6.11%     80.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          396      3.69%     84.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          259      2.42%     87.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          208      1.94%     88.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          168      1.57%     90.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1012      9.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2270720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             740480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              449.568650                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              146.603982                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.66                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        36856680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19567020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      126992040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26648100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 398286720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1733510220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    479720640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2821581420                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   558.630985                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1229011000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    168480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3653395000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        39726960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21107790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      126335160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33747300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 398286720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1620250080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    575004000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2814458010                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   557.220656                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1475260250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    168480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3407145750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11592                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21893                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13589                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21896                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       104473                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       104473                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 104473                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3012928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3012928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3012928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35503                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           122922500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          188328000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2711000                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2053005                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        93528                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1284435                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1247212                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     97.101994                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          213131                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          694                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       154298                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        93539                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        60759                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         9316                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      3359681                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        81374                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      9137639                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.059333                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.783409                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4471845     48.94%     48.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1137751     12.45%     61.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       466370      5.10%     66.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1061212     11.61%     78.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       297164      3.25%     81.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       289830      3.17%     84.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       130509      1.43%     85.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       121211      1.33%     87.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1161747     12.71%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      9137639                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817440                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839936                       # Number of memory references committed
system.switch_cpus.commit.loads               2617382                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478804                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447720     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584754     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817440                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1161747                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2981813                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2967620                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3270972                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        304010                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          82328                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1223547                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         13891                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       23085555                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         74418                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2932988                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1312396                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3708                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1368                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3146928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12576524                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2711000                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1553882                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6351801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          191728                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1512                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        10217                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          397                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1776981                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         35084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      9606745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.480966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.369847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5710357     59.44%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           310781      3.24%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           176216      1.83%     64.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           224684      2.34%     66.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           293956      3.06%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           339745      3.54%     73.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           256500      2.67%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           272857      2.84%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2021649     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      9606745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.268369                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.244982                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1778564                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 22370                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              365997                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          487479                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1165                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         152700                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          186                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2336                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6101249000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          82328                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3127531                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1667065                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        10337                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3409489                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1309973                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       22757106                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         11894                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         364669                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          36281                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         884250                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           16                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     26780704                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            58413444                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         35577478                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            266844                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061479                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          4719193                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             657                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          649                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1252403                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 30147059                       # The number of ROB reads
system.switch_cpus.rob.writes                44825590                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817440                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             87626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        60090                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44701                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             136                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         60560                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27066                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       180997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       127874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                308871                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7707968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4104064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11812032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35564                       # Total snoops (count)
system.tol2bus.snoopTraffic                    755520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           138581                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018848                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 135977     98.12%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2596      1.87%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138581                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6101249000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          184609000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          90873932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63880477                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
