Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -5688  -207932             81     2453        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   7687                    130.090 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           81       -5688    -207932             81        2453          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>           81       -5688    -207932             81        2453          0              0

Path 0:
   Slack (not met):                         -5688ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            977ps
   - Clock uncertainty:                       150ps
   = Required time:                          2827ps
   - Propagation time:                       7495ps (42.3% logic, 57.7% route, logic stage 3)
   - Delay of the launching clock:           1020ps
   = Slack:                                 -5688ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                       
   clk                                                             Clock net    20           (fanout=207)       1020                     -                                                                       
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 28 22]          -     r            1020                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/AQ                                                        RBB_6L        9  [TILE 0 0, RBB 28 22]        800     r            1820     {inst38: $auto$ff.cc:266:slice$1778 (FDR,site=aff)}               
   counter[12]                                                     Net          14             (fanout=2)       1933                     -                                                                       
   RBB_6/C5                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            3753                                                                       
   RBB_6/CMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]        871     r            4624     {inst16: $abc$2416$lut$aiger2415$60 (LUT,site=cluto)}             
   $techmap2425$abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925.A[1]  Net          60             (fanout=3)        557                     -                                                                       
   RBB_10/C4                                                       RBB_6L       10  [TILE 0 0, RBB 19 20]          -     r            5181                                                                       
   RBB_10/C                                                        RBB_6L       10  [TILE 0 0, RBB 19 20]        711     r            5892     {inst43: $auto$xilinx_dffopt.cc:338:execute$2431 (LUT,site=clut)} 
   $auto$xilinx_dffopt.cc:347:execute$2432                         Net          50             (fanout=1)       1831                     -                                                                       
   RBB_1/O[0]                                                      IOB           1   [TILE 0 0, RBB 31 6]          -     r            7723     {inst56: LED_OUT (FD)} {(output_port) inst44: g_44_LED_obuf (IO)} 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_1/CLK                                                       IOB           1   [TILE 0 0, RBB 31 6]        792     r            8515                                                                       
   clk                                                             Clock net    20           (fanout=207)       -977                     -                                                                       
   clk                                                             CLOCK-PORT    -                      -    capture     r            7538                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 3:
   Slack (not met):                         -5649ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            979ps
   - Clock uncertainty:                       150ps
   = Required time:                          2829ps
   - Propagation time:                       7426ps (50.5% logic, 49.5% route, logic stage 5)
   - Delay of the launching clock:           1052ps
   = Slack:                                 -5649ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    20           (fanout=207)       1052                     -                                                                              
   RBB_6/CLK                                                       RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            1052                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/AQ                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]        800     r            1852     {inst26: $auto$ff.cc:266:slice$1766 (FDR,site=aff)}                      
   counter[0]                                                      Net           2             (fanout=2)       1484                     -                                                                              
   RBB_10/A4                                                       RBB_6L       10  [TILE 0 0, RBB 19 20]          -     r            3336                                                                              
   RBB_10/A                                                        RBB_6L       10  [TILE 0 0, RBB 19 20]        763     r            4099     {inst15: $abc$2416$lut$aiger2415$57 (LUT,site=alut)}                     
   $techmap2425$abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925.A[2]  Net          57             (fanout=3)       1245                     -                                                                              
   RBB_6/D4                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            5344                                                                              
   RBB_6/DMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]        863     r            6207     {inst18: $abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925 (LUT,site=dluto)} 
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)        946                     -                                                                              
   RBB_6/A6                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            7153                                                                              
   RBB_6/SRout                                                     RBB_6L        6  [TILE 0 0, RBB 19 22]          2     r            7155                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                      RBB_6L        7  [TILE 0 0, RBB 22 22]          -     r            7155                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 22 22]          2     r            7157                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 25 22]          -     r            7157     {<SR>inst37: $auto$ff.cc:266:slice$1777 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                       RBB_6L        8  [TILE 0 0, RBB 25 22]       1321     r            8478                                                                              
   clk                                                             Clock net    20           (fanout=207)       -979                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7499                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -5646ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            984ps
   - Clock uncertainty:                       150ps
   = Required time:                          2834ps
   - Propagation time:                       7428ps (50.5% logic, 49.5% route, logic stage 6)
   - Delay of the launching clock:           1052ps
   = Slack:                                 -5646ps

   Instance/Pin or Net Name                                        Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                             CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                             Clock net    20           (fanout=207)       1052                     -                                                                              
   RBB_6/CLK                                                       RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            1052                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/AQ                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]        800     r            1852     {inst26: $auto$ff.cc:266:slice$1766 (FDR,site=aff)}                      
   counter[0]                                                      Net           2             (fanout=2)       1484                     -                                                                              
   RBB_10/A4                                                       RBB_6L       10  [TILE 0 0, RBB 19 20]          -     r            3336                                                                              
   RBB_10/A                                                        RBB_6L       10  [TILE 0 0, RBB 19 20]        763     r            4099     {inst15: $abc$2416$lut$aiger2415$57 (LUT,site=alut)}                     
   $techmap2425$abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925.A[2]  Net          57             (fanout=3)       1245                     -                                                                              
   RBB_6/D4                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            5344                                                                              
   RBB_6/DMUX                                                      RBB_6L        6  [TILE 0 0, RBB 19 22]        863     r            6207     {inst18: $abc$2416$lut$auto$rtlil.cc:2660:NotGate$1925 (LUT,site=dluto)} 
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)        946                     -                                                                              
   RBB_6/A6                                                        RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            7153                                                                              
   RBB_6/SRout                                                     RBB_6L        6  [TILE 0 0, RBB 19 22]          2     r            7155                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                      RBB_6L        7  [TILE 0 0, RBB 22 22]          -     r            7155                                                                              
   RBB_7/SRout                                                     RBB_6L        7  [TILE 0 0, RBB 22 22]          2     r            7157                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                      RBB_6L        8  [TILE 0 0, RBB 25 22]          -     r            7157                                                                              
   RBB_8/SRout                                                     RBB_6L        8  [TILE 0 0, RBB 25 22]          2     r            7159                                                                              
   $abc$2416$auto$rtlil.cc:2660:NotGate$1925                       Net          51             (fanout=1)          0                     -                                                                              
   RBB_9/SRin                                                      RBB_6L        9  [TILE 0 0, RBB 28 22]          -     r            7159     {<SR>inst41: $auto$ff.cc:266:slice$1781 (FDR,site=dff)}                  
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                                                       RBB_6L        9  [TILE 0 0, RBB 28 22]       1321     r            8480                                                                              
   clk                                                             Clock net    20           (fanout=207)       -984                     -                                                                              
   clk                                                             CLOCK-PORT    -                      -    capture     r            7496                                                                              
   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (met):                              2453ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:           1009ps
   + Propagation time:                       2646ps (63.5% logic, 36.5% route, logic stage 1)
   - Delay of the capturing clock:           1052ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2453ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                          
   clk                        Clock net    20           (fanout=207)       1009                     -                                                                                                                          
   RBB_10/CLK                 RBB_6L       10  [TILE 0 0, RBB 19 20]          -     r            1009                                                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/CQ                  RBB_6L       10  [TILE 0 0, RBB 19 20]        800     r            1809     {inst25: $auto$ff.cc:266:slice$1765 (FD,site=cff)}                                                                   
   LED                        Net          18             (fanout=1)        965                     -                                                                                                                          
   RBB_10/C1                  RBB_6L       10  [TILE 0 0, RBB 19 20]          -     r            2774     {inst43: $auto$xilinx_dffopt.cc:338:execute$2431 (LUT,site=clut)} {inst25: $auto$ff.cc:266:slice$1765 (FD,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/CLK                 RBB_6L       10  [TILE 0 0, RBB 19 20]        881     r            3655                                                                                                                          
   clk                        Clock net    20           (fanout=207)      -1052                     -                                                                                                                          
   clk                        CLOCK-PORT    -                      -    capture     r            2603                                                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2561ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:           1009ps
   + Propagation time:                       2754ps (65.6% logic, 34.4% route, logic stage 1)
   - Delay of the capturing clock:           1052ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2561ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    20           (fanout=207)       1009                     -                                                                                                                                                  
   RBB_6/CLK                  RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            1009                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CQ                   RBB_6L        6  [TILE 0 0, RBB 19 22]        800     r            1809     {inst28: $auto$ff.cc:266:slice$1768 (FDR,site=cff)}                                                                                          
   counter[2]                 Net           4             (fanout=2)        946                     -                                                                                                                                                  
   RBB_6/C1                   RBB_6L        6  [TILE 0 0, RBB 19 22]          -     r            2755     {inst20: $auto$alumacc.cc:485:replace_alu$1298.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst28: $auto$ff.cc:266:slice$1768 (FDR,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                  RBB_6L        6  [TILE 0 0, RBB 19 22]       1008     r            3763                                                                                                                                                  
   clk                        Clock net    20           (fanout=207)      -1052                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2711                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2568ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            979ps
   + Propagation time:                       2756ps (65.6% logic, 34.4% route, logic stage 1)
   - Delay of the capturing clock:           1017ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2568ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    20           (fanout=207)        979                     -                                                                                                                                                  
   RBB_8/CLK                  RBB_6L        8  [TILE 0 0, RBB 25 22]          -     r             979                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CQ                   RBB_6L        8  [TILE 0 0, RBB 25 22]        800     r            1779     {inst36: $auto$ff.cc:266:slice$1776 (FDR,site=cff)}                                                                                          
   counter[10]                Net          12             (fanout=2)        948                     -                                                                                                                                                  
   RBB_8/C1                   RBB_6L        8  [TILE 0 0, RBB 25 22]          -     r            2727     {inst22: $auto$alumacc.cc:485:replace_alu$1298.genblk1.slice[2].genblk1.carry4 (CARRY4)} {inst36: $auto$ff.cc:266:slice$1776 (FDR,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                  RBB_6L        8  [TILE 0 0, RBB 25 22]       1008     r            3735                                                                                                                                                  
   clk                        Clock net    20           (fanout=207)      -1017                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2718                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













