# veriloghdlBasicsToAdvanced
It aims to cover the concepts of Verilog HDL from basics to advanced.

1. [fileIO](https://github.com/visionvlsi/veriloghdlBasicsToAdvanced/tree/main/fileIO)<br/>
2. [Verilog Example](https://github.com/visionvlsi/veriloghdlBasicsToAdvanced/tree/main/verilogDesignExamples)<br/>
3. [Verilog generate statements](https://github.com/visionvlsi/veriloghdlBasicsToAdvanced/blob/main/verilogGenerateStatement.md)<br/>
