{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 15:19:29 2018 " "Info: Processing started: Tue Dec 11 15:19:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ms_d_latch -c ms_d_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ms_d_latch -c ms_d_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "d_latch:u2\|Qb " "Warning: Node \"d_latch:u2\|Qb\"" {  } { { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "d_latch:u2\|Qa " "Warning: Node \"d_latch:u2\|Qa\"" {  } { { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "d_latch:u1\|Qa " "Warning: Node \"d_latch:u1\|Qa\"" {  } { { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "d_latch:u1\|Qb " "Warning: Node \"d_latch:u1\|Qb\"" {  } { { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d q 9.211 ns Longest " "Info: Longest tpd from source pin \"d\" to destination pin \"q\" is 9.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns d 1 PIN PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'd'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "ms_d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/ms_d_latch/ms_d_latch.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.149 ns) 1.789 ns d_latch:u1\|s 2 COMB LCCOMB_X30_Y35_N30 1 " "Info: 2: + IC(0.661 ns) + CELL(0.149 ns) = 1.789 ns; Loc. = LCCOMB_X30_Y35_N30; Fanout = 1; COMB Node = 'd_latch:u1\|s'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { d d_latch:u1|s } "NODE_NAME" } } { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 2.431 ns d_latch:u1\|S_g 3 COMB LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.249 ns) + CELL(0.393 ns) = 2.431 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; COMB Node = 'd_latch:u1\|S_g'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { d_latch:u1|s d_latch:u1|S_g } "NODE_NAME" } } { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.023 ns) 3.454 ns d_latch:u1\|Qa 4 COMB LOOP LCCOMB_X30_Y35_N8 3 " "Info: 4: + IC(0.000 ns) + CELL(1.023 ns) = 3.454 ns; Loc. = LCCOMB_X30_Y35_N8; Fanout = 3; COMB LOOP Node = 'd_latch:u1\|Qa'" { { "Info" "ITDB_PART_OF_SCC" "d_latch:u1\|Qa LCCOMB_X30_Y35_N8 " "Info: Loc. = LCCOMB_X30_Y35_N8; Node \"d_latch:u1\|Qa\"" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u1|Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "d_latch:u1\|Qb LCCOMB_X30_Y35_N28 " "Info: Loc. = LCCOMB_X30_Y35_N28; Node \"d_latch:u1\|Qb\"" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u1|Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u1|Qa } "NODE_NAME" } } { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u1|Qb } "NODE_NAME" } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { d_latch:u1|S_g d_latch:u1|Qa } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.245 ns) 3.960 ns d_latch:u2\|s 5 COMB LCCOMB_X30_Y35_N2 1 " "Info: 5: + IC(0.261 ns) + CELL(0.245 ns) = 3.960 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'd_latch:u2\|s'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { d_latch:u1|Qa d_latch:u2|s } "NODE_NAME" } } { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 4.632 ns d_latch:u2\|S_g 6 COMB LCCOMB_X30_Y35_N6 2 " "Info: 6: + IC(0.252 ns) + CELL(0.420 ns) = 4.632 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 2; COMB Node = 'd_latch:u2\|S_g'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { d_latch:u2|s d_latch:u2|S_g } "NODE_NAME" } } { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.197 ns) 5.829 ns d_latch:u2\|Qa 7 COMB LOOP LCCOMB_X30_Y35_N0 3 " "Info: 7: + IC(0.000 ns) + CELL(1.197 ns) = 5.829 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 3; COMB LOOP Node = 'd_latch:u2\|Qa'" { { "Info" "ITDB_PART_OF_SCC" "d_latch:u2\|Qa LCCOMB_X30_Y35_N0 " "Info: Loc. = LCCOMB_X30_Y35_N0; Node \"d_latch:u2\|Qa\"" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u2|Qa } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "d_latch:u2\|Qb LCCOMB_X30_Y35_N20 " "Info: Loc. = LCCOMB_X30_Y35_N20; Node \"d_latch:u2\|Qb\"" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u2|Qb } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u2|Qa } "NODE_NAME" } } { "../d_latch/d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch/d_latch.vhd" 61 -1 0 } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_latch:u2|Qb } "NODE_NAME" } } { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { d_latch:u2|S_g d_latch:u2|Qa } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(2.798 ns) 9.211 ns q 8 PIN PIN_C11 0 " "Info: 8: + IC(0.584 ns) + CELL(2.798 ns) = 9.211 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'q'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "3.382 ns" { d_latch:u2|Qa q } "NODE_NAME" } } { "ms_d_latch.vhd" "" { Text "F:/study/数字电路/实验/lab3/ms_d_latch/ms_d_latch.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.204 ns ( 78.21 % ) " "Info: Total cell delay = 7.204 ns ( 78.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.007 ns ( 21.79 % ) " "Info: Total interconnect delay = 2.007 ns ( 21.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "9.211 ns" { d d_latch:u1|s d_latch:u1|S_g d_latch:u1|Qa d_latch:u2|s d_latch:u2|S_g d_latch:u2|Qa q } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "9.211 ns" { d {} d~combout {} d_latch:u1|s {} d_latch:u1|S_g {} d_latch:u1|Qa {} d_latch:u2|s {} d_latch:u2|S_g {} d_latch:u2|Qa {} q {} } { 0.000ns 0.000ns 0.661ns 0.249ns 0.000ns 0.261ns 0.252ns 0.000ns 0.584ns } { 0.000ns 0.979ns 0.149ns 0.393ns 1.023ns 0.245ns 0.420ns 1.197ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 15:19:30 2018 " "Info: Processing ended: Tue Dec 11 15:19:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
