#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Mar 10 18:19:21 2016
# Process ID: 15147
# Log file: /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper.vdi
# Journal file: /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source NoC_integration_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_processing_system7_0_0/NoC_integration_processing_system7_0_0.xdc] for cell 'NoC_integration_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_processing_system7_0_0/NoC_integration_processing_system7_0_0.xdc] for cell 'NoC_integration_i/processing_system7_0/inst'
Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0_board.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0_board.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/sources_1/bd/NoC_integration/ip/NoC_integration_rst_processing_system7_0_100M_0/NoC_integration_rst_processing_system7_0_100M_0.xdc] for cell 'NoC_integration_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/constrs_1/new/NoC.xdc]
Finished Parsing XDC File [/home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.srcs/constrs_1/new/NoC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1190.496 ; gain = 294.234 ; free physical = 75890 ; free virtual = 383983
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -70 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1202.523 ; gain = 11.020 ; free physical = 75885 ; free virtual = 383977
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15f9952af

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1680.047 ; gain = 0.000 ; free physical = 75541 ; free virtual = 383633

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-10] Eliminated 200 cells.
Phase 2 Constant Propagation | Checksum: acfd03a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1680.047 ; gain = 0.000 ; free physical = 75540 ; free virtual = 383633

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 589 unconnected nets.
INFO: [Opt 31-11] Eliminated 495 unconnected cells.
Phase 3 Sweep | Checksum: 135b0e47c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.047 ; gain = 0.000 ; free physical = 75540 ; free virtual = 383633

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1680.047 ; gain = 0.000 ; free physical = 75540 ; free virtual = 383633
Ending Logic Optimization Task | Checksum: 135b0e47c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1680.047 ; gain = 0.000 ; free physical = 75540 ; free virtual = 383633
Implement Debug Cores | Checksum: 146db6507
Logic Optimization | Checksum: 146db6507

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 135b0e47c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1680.047 ; gain = 0.000 ; free physical = 75540 ; free virtual = 383633
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1680.047 ; gain = 489.551 ; free physical = 75540 ; free virtual = 383633
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1712.062 ; gain = 0.000 ; free physical = 75539 ; free virtual = 383633
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -70 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f1d17047

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1712.070 ; gain = 0.000 ; free physical = 75518 ; free virtual = 383613

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1712.070 ; gain = 0.000 ; free physical = 75518 ; free virtual = 383613
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1712.070 ; gain = 0.000 ; free physical = 75518 ; free virtual = 383613

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 30b45321

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1712.070 ; gain = 0.000 ; free physical = 75518 ; free virtual = 383613
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 30b45321

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.086 ; gain = 48.016 ; free physical = 75515 ; free virtual = 383609

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 30b45321

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.086 ; gain = 48.016 ; free physical = 75515 ; free virtual = 383609

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e2db93c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.086 ; gain = 48.016 ; free physical = 75515 ; free virtual = 383609
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136b97db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.086 ; gain = 48.016 ; free physical = 75515 ; free virtual = 383609

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1d596c0b3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1760.086 ; gain = 48.016 ; free physical = 75515 ; free virtual = 383609
Phase 2.2.1 Place Init Design | Checksum: 263a1eb38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.078 ; gain = 67.008 ; free physical = 75513 ; free virtual = 383608
Phase 2.2 Build Placer Netlist Model | Checksum: 263a1eb38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.078 ; gain = 67.008 ; free physical = 75513 ; free virtual = 383608

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 263a1eb38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.078 ; gain = 67.008 ; free physical = 75513 ; free virtual = 383608
Phase 2.3 Constrain Clocks/Macros | Checksum: 263a1eb38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.078 ; gain = 67.008 ; free physical = 75513 ; free virtual = 383608
Phase 2 Placer Initialization | Checksum: 263a1eb38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1779.078 ; gain = 67.008 ; free physical = 75513 ; free virtual = 383608

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2ac80d6f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75492 ; free virtual = 383587

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2ac80d6f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75492 ; free virtual = 383587

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1ae91c9e4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75493 ; free virtual = 383587

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2939a9555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75492 ; free virtual = 383587

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2939a9555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75492 ; free virtual = 383587

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 21878b586

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75493 ; free virtual = 383588

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1efaa0e16

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75493 ; free virtual = 383588

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585
Phase 4.6 Small Shape Detail Placement | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585
Phase 4 Detail Placement | Checksum: 1e7cacd0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1115da83d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: 1115da83d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.930. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584
Phase 6.2 Post Placement Optimization | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585
Phase 6 Post Commit Optimization | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383585

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584
Phase 5.4 Placer Reporting | Checksum: 1772a78a2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: b5bd97e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584
Phase 5 Post Placement Optimization and Clean-Up | Checksum: b5bd97e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584
Ending Placer Task | Checksum: 4001dcf9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1827.102 ; gain = 115.031 ; free physical = 75490 ; free virtual = 383584
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1827.102 ; gain = 0.000 ; free physical = 75486 ; free virtual = 383585
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1827.102 ; gain = 0.000 ; free physical = 75485 ; free virtual = 383581
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1827.102 ; gain = 0.000 ; free physical = 75485 ; free virtual = 383580
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1827.102 ; gain = 0.000 ; free physical = 75483 ; free virtual = 383579
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -70 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS18; FIXED_IO_mio[14] of IOStandard LVCMOS18; FIXED_IO_mio[13] of IOStandard LVCMOS18; FIXED_IO_mio[12] of IOStandard LVCMOS18; FIXED_IO_mio[11] of IOStandard LVCMOS18; FIXED_IO_mio[10] of IOStandard LVCMOS18; FIXED_IO_mio[9] of IOStandard LVCMOS18; FIXED_IO_mio[8] of IOStandard LVCMOS18; FIXED_IO_mio[7] of IOStandard LVCMOS18; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS18;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15d575f72

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1858.746 ; gain = 31.645 ; free physical = 75368 ; free virtual = 383466

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15d575f72

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1858.746 ; gain = 31.645 ; free physical = 75368 ; free virtual = 383465

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15d575f72

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1868.734 ; gain = 41.633 ; free physical = 75338 ; free virtual = 383435
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19afdd84e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.045  | TNS=0.000  | WHS=-0.187 | THS=-25.988|

Phase 2 Router Initialization | Checksum: 18ff0915a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1763e9e75

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 394
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 21f8805e3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75309 ; free virtual = 383406
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 29f1a5a9d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75309 ; free virtual = 383406

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14e6cabad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1423ee3fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
Phase 4 Rip-up And Reroute | Checksum: 1423ee3fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c4764e90

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.240  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c4764e90

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4764e90

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
Phase 5 Delay and Skew Optimization | Checksum: 1c4764e90

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13e8f9d15

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.240  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 13e8f9d15

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.330952 %
  Global Horizontal Routing Utilization  = 0.44667 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142bbec4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142bbec4e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a5692c80

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.240  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a5692c80

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1896.789 ; gain = 69.688 ; free physical = 75310 ; free virtual = 383407
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1896.789 ; gain = 0.000 ; free physical = 75306 ; free virtual = 383408
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kjans/pc/NoC_Emulator/git/Integration/NoC_FPGA_Emulator/NoC_integration/NoC_integration.runs/impl_1/NoC_integration_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -70 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./NoC_integration_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.281 ; gain = 248.391 ; free physical = 75016 ; free virtual = 383119
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 18:21:07 2016...
