set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set_host_options -max_cores 8
1
set PROJECT_MODULES [getenv "PROJECT_MODULES"]
/home/projects/vlsi/CEP/design/modules
set run_dir  run_dir
run_dir
set design dft_top_top
dft_top_top
set clkin  wb_clk_i
wb_clk_i
if {[file exist $run_dir]} {
sh rm -rf $run_dir
}
sh mkdir -p $run_dir/reports
sh mkdir -p $run_dir/netlist
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
sh rm -rf ./work
define_design_lib WORK -path ./work
1
set target_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db}
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db
set link_library { /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    }
 /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db                     /home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db                         /home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db                    
analyze -library WORK -format sverilog "     $PROJECT_MODULES/top/rtl/orpsoc-defines.v     $PROJECT_MODULES/dft/rtl/filter_dft.v     $PROJECT_MODULES/dft/rtl/dft_top_top.v "
Running PRESTO HDLC
Compiling source file /home/projects/vlsi/CEP/design/modules/top/rtl/orpsoc-defines.v
Compiling source file /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:662: the undeclared symbol 'tm0_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:663: the undeclared symbol 'tm0_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1216: the undeclared symbol 'tm1_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1217: the undeclared symbol 'tm1_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1788: the undeclared symbol 'tm6_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1789: the undeclared symbol 'tm6_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2376: the undeclared symbol 'tm11_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2377: the undeclared symbol 'tm11_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2996: the undeclared symbol 'tm16_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2997: the undeclared symbol 'tm16_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3680: the undeclared symbol 'tm21_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3681: the undeclared symbol 'tm21_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4460: the undeclared symbol 'tm26_d' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4461: the undeclared symbol 'tm26_dd' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v
Presto compilation completed successfully.
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'
Information: Using CCS timing libraries. (TIM-024)
1
elaborate $design
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c'
  Loading link library 'RGO_CSM65_25V33_LPE_50C_SS_108_297_125'
  Loading link library 'USERLIB_ccs_ss_1p08v_1p08v_125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 44 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 66 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine dft_top_top line 44 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  data_Out_addr_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  data_In_write_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  data_In_addr_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|  data_In_data_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 96 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| data_In_write_r_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 102 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dataX_reg      | Flip-flop | 2048  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 110 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     next_r_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 116 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      xSel_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 127 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_out_r_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 133 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dataY_reg      | Flip-flop | 2048  |  Y  | N  | N  | N  | N  | N  | N  |
|      ySel_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine dft_top_top line 143 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/dft_top_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| dft_top_top/107  |   32   |   64    |      5       |
| dft_top_top/124  |   32   |   64    |      5       |
======================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'dft_top_top'.
Information: Building the design 'dft_top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'rc50551'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'codeBlock50553'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1056: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1057: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1058: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1059: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock50553 line 1071 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rc50635'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DirSum_50816'. (HDL-193)

Inferred memory devices in process
        in routine DirSum_50816 line 1371 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i5_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock50819'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1626: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1627: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1628: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1629: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock50819 line 1641 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rc50901'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DirSum_51090'. (HDL-193)

Inferred memory devices in process
        in routine DirSum_51090 line 1951 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i4_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock51093'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2210: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2211: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2212: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2213: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock51093 line 2225 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rc51175'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DirSum_51380'. (HDL-193)

Inferred memory devices in process
        in routine DirSum_51380 line 2555 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i3_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock51383'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2822: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2823: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2824: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2825: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock51383 line 2837 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rc51465'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DirSum_51702'. (HDL-193)

Inferred memory devices in process
        in routine DirSum_51702 line 3207 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i2_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock51705'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3490: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3491: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3492: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3493: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock51705 line 3505 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rc51787'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DirSum_52087'. (HDL-193)

Inferred memory devices in process
        in routine DirSum_52087 line 3955 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       i1_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock52090'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4270: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4271: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4272: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4273: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock52090 line 4285 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rc52172'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'perm50549'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:686: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:697: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:700: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:714: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:724: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:726: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:740: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:750: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:752: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 676 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           689            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 706 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 732 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           743            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 757 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           758            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 795 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           796            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 835 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           836            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 873 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           874            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm50549 line 676 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50549 line 706 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50549 line 732 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50549 line 757 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50549 line 795 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50549 line 835 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50549 line 873 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'codeBlock50553' with
        the parameters "1,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth1_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'addfxp' instantiated from design 'codeBlock50553' with
        the parameters "16,1". (HDL-193)

Inferred memory devices in process
        in routine addfxp_width16_cycles1 line 4752 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       res_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'subfxp' instantiated from design 'codeBlock50553' with
        the parameters "16,1". (HDL-193)

Inferred memory devices in process
        in routine subfxp_width16_cycles1 line 4774 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       res_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'perm50633'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1240: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1251: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1254: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1268: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1278: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1280: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1294: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1304: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1306: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 1230 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1243           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1260 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1271           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1286 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1297           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1311 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1312           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1319 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1329 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1337 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1338           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm50633 line 1230 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50633 line 1260 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50633 line 1286 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50633 line 1311 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50633 line 1319 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50633 line 1329 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50633 line 1337 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock50638'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1512: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1514: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1516: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1517: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock50638 line 1535 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tm166_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm31_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm140_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm32_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm144_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       i5_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      tm137_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm141_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm153_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm160_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm138_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm142_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm154_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm161_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm139_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm143_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm155_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm162_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm156_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm163_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm157_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm164_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm158_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm165_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm159_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'perm50899'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1812: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1823: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1826: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1840: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1850: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1852: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1866: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1876: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:1878: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 1802 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1815           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1832 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1843           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1858 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1869           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1883 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1884           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1893 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1894           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1905 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1915 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1916           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm50899 line 1802 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50899 line 1832 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50899 line 1858 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50899 line 1883 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50899 line 1893 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50899 line 1905 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm50899 line 1915 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock50904'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2096: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2098: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2100: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2101: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock50904 line 2119 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tm196_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm39_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm170_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm40_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm174_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       i4_reg        | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      tm167_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm171_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm183_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm190_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm168_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm172_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm184_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm191_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm169_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm173_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm185_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm192_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm186_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm193_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm187_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm194_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm188_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm195_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm189_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'perm51173'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2400: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2411: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2414: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2428: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2438: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2440: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2454: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2464: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2466: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 2390 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2420 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2431           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2446 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2457           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2471 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2472           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2485 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2486           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2501 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2502           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2515 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2516           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm51173 line 2390 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51173 line 2420 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51173 line 2446 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51173 line 2471 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51173 line 2485 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51173 line 2501 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51173 line 2515 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock51178'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2708: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2710: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2712: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:2713: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock51178 line 2731 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tm226_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm47_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm200_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm48_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm204_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       i3_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      tm197_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm201_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm213_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm220_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm198_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm202_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm214_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm221_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm199_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm203_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm215_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm222_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm216_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm223_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm217_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm224_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm218_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm225_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm219_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'perm51463'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3020: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3031: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3034: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3048: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3058: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3060: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3074: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3084: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3086: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 3010 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3023           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3040 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3051           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3066 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3091 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3092           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3113 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3137 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3138           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3159 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3160           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm51463 line 3010 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51463 line 3040 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51463 line 3066 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51463 line 3091 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51463 line 3113 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51463 line 3137 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51463 line 3159 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock51468'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3376: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3378: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3380: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3381: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock51468 line 3399 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tm256_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm55_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm230_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm56_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm234_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       i2_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      tm227_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm231_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm243_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm250_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm228_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm232_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm244_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm251_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm229_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm233_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm245_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm252_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm246_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm253_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm247_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm254_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm248_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm255_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm249_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'perm51785'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3704: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3715: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3718: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3732: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3742: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3744: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3758: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3768: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:3770: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 3694 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3707           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3724 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3735           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3750 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3775 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3776           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3813 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3814           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3853 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3854           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3891 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3892           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm51785 line 3694 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51785 line 3724 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51785 line 3750 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51785 line 3775 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51785 line 3813 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51785 line 3853 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm51785 line 3891 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'codeBlock51789'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4156: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4158: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4160: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4161: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine codeBlock51789 line 4179 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      tm286_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm63_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm260_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm64_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm264_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       i1_reg        | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|       X0_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X1_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X2_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       X3_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      next_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      tm257_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm261_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm273_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm280_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm258_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm262_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm274_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm281_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm259_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm263_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm275_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm282_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm276_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm283_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm277_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm284_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm278_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm285_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      tm279_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'perm52170'. (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4484: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4495: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4498: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4512: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4522: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4524: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4538: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4548: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4550: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 4474 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4487           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4504 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4515           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4530 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4541           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4555 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4556           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4593 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4594           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4633 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4634           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4671 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4672           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine perm52170 line 4474 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1wr_en_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     state1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inFlip0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      s1wr0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm52170 line 4504 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s1rdloc_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     state2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   outFlip0_z_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm52170 line 4530 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     s2rdloc_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     state3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    outFlip1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm52170 line 4555 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm52170 line 4593 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1rd1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm52170 line 4633 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr0_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine perm52170 line 4671 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s2wr1_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm50549' with
        the parameters "3,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth3_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memMod_dist' instantiated from design 'perm50549' with
        the parameters "64,32,6". (HDL-193)

Inferred memory devices in process
        in routine memMod_dist_depth64_width32_logDepth6 line 954 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 2048  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================================
|             block name/line               | Inputs | Outputs | # sel inputs |
===============================================================================
| memMod_dist_depth64_width32_logDepth6/955 |   64   |   32    |      6       |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'nextReg' instantiated from design 'perm50549' with
        the parameters "31,5". (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:991: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine nextReg_depth31_logDepth5 line 993 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     active_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm50549' with
        the parameters "4,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth4_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'nextReg' instantiated from design 'perm50549' with
        the parameters "32,5". (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:991: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine nextReg_depth32_logDepth5 line 993 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     active_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm50549' with
        the parameters "31,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth31_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  31   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm50549' with
        the parameters "3,5". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth3_width5 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet50549'. (HDL-193)

Statistics for case statements in always block at line 560 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           561            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet50549 line 560 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50549 line 599 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50549 line 604 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50549 line 608 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memMod_dist' instantiated from design 'perm50633' with
        the parameters "4,32,2". (HDL-193)

Inferred memory devices in process
        in routine memMod_dist_depth4_width32_logDepth2 line 954 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================================
|             block name/line              | Inputs | Outputs | # sel inputs |
==============================================================================
| memMod_dist_depth4_width32_logDepth2/955 |   4    |   32    |      2       |
==============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm50633' with
        the parameters "2,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth2_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet50633'. (HDL-193)

Statistics for case statements in always block at line 1144 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1145           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet50633 line 1144 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50633 line 1153 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50633 line 1158 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50633 line 1162 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'codeBlock50638' with
        the parameters "7,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth7_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D18_50806'. (HDL-193)

Statistics for case statements in always block at line 1400 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1403           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D18_50806 line 1400 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D20_50814'. (HDL-193)

Statistics for case statements in always block at line 1420 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1423           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D20_50814 line 1420 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'multfix' instantiated from design 'codeBlock50638' with
        the parameters "16,2". (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4728: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:4729: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
        in routine multfix_WIDTH16_CYCLES2 line 4731 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  60   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memMod_dist' instantiated from design 'perm50899' with
        the parameters "8,32,3". (HDL-193)

Inferred memory devices in process
        in routine memMod_dist_depth8_width32_logDepth3 line 954 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  256  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================================
|             block name/line              | Inputs | Outputs | # sel inputs |
==============================================================================
| memMod_dist_depth8_width32_logDepth3/955 |   8    |   32    |      3       |
==============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm50899' with
        the parameters "3,2". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth3_width2 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet50899'. (HDL-193)

Statistics for case statements in always block at line 1714 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1715           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet50899 line 1714 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50899 line 1725 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50899 line 1730 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet50899 line 1734 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D14_51076'. (HDL-193)

Statistics for case statements in always block at line 1980 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1983           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D14_51076 line 1980 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D16_51088'. (HDL-193)

Statistics for case statements in always block at line 2002 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2005           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D16_51088 line 2002 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memMod_dist' instantiated from design 'perm51173' with
        the parameters "16,32,4". (HDL-193)

Inferred memory devices in process
        in routine memMod_dist_depth16_width32_logDepth4 line 954 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================================
|             block name/line               | Inputs | Outputs | # sel inputs |
===============================================================================
| memMod_dist_depth16_width32_logDepth4/955 |   16   |   32    |      4       |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm51173' with
        the parameters "8,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth8_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm51173' with
        the parameters "3,3". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth3_width3 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet51173'. (HDL-193)

Statistics for case statements in always block at line 2298 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet51173 line 2298 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51173 line 2313 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51173 line 2318 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51173 line 2322 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D10_51358'. (HDL-193)

Statistics for case statements in always block at line 2584 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2587           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D10_51358 line 2584 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D12_51378'. (HDL-193)

Statistics for case statements in always block at line 2610 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2613           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D12_51378 line 2610 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memMod_dist' instantiated from design 'perm51463' with
        the parameters "32,32,5". (HDL-193)

Inferred memory devices in process
        in routine memMod_dist_depth32_width32_logDepth5 line 954 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================================
|             block name/line               | Inputs | Outputs | # sel inputs |
===============================================================================
| memMod_dist_depth32_width32_logDepth5/955 |   32   |   32    |      5       |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'nextReg' instantiated from design 'perm51463' with
        the parameters "15,4". (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:991: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine nextReg_depth15_logDepth4 line 993 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     active_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'nextReg' instantiated from design 'perm51463' with
        the parameters "16,4". (HDL-193)
Warning:  /home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v:991: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
        in routine nextReg_depth16_logDepth4 line 993 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     active_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm51463' with
        the parameters "15,1". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth15_width1 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  15   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shiftRegFIFO' instantiated from design 'perm51463' with
        the parameters "3,4". (HDL-193)

Inferred memory devices in process
        in routine shiftRegFIFO_depth3_width4 line 974 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet51463'. (HDL-193)

Statistics for case statements in always block at line 2910 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2911           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet51463 line 2910 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51463 line 2933 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51463 line 2938 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51463 line 2942 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D6_51664'. (HDL-193)

Statistics for case statements in always block at line 3236 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3239           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D6_51664 line 3236 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D8_51700'. (HDL-193)

Statistics for case statements in always block at line 3270 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3273           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D8_51700 line 3270 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet51785'. (HDL-193)

Statistics for case statements in always block at line 3578 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3579           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet51785 line 3578 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51785 line 3617 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51785 line 3622 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet51785 line 3626 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D2_52017'. (HDL-193)

Statistics for case statements in always block at line 3984 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3987           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D2_52017 line 3984 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'D4_52085'. (HDL-193)

Statistics for case statements in always block at line 4034 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4037           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine D4_52085 line 4034 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out2_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      out3_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'swNet52170'. (HDL-193)

Statistics for case statements in always block at line 4358 in file
        '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4359           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine swNet52170 line 4358 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     control_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet52170 line 4397 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    control0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet52170 line 4402 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      t1_0_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      t1_1_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine swNet52170 line 4406 in file
                '/home/projects/vlsi/CEP/design/modules/dft/rtl/filter_dft.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       y0_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       y1_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
set_dont_use [get_lib_cells sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c/*X0P*]
1
create_clock -name CLK  -period 4  -waveform {0 2} $clkin
1
set input_ports [remove_from_collection [all_inputs] {$clkin}]
Warning: Nothing implicitly matched '$clkin' (SEL-003)
{wb_adr_i[31] wb_adr_i[30] wb_adr_i[29] wb_adr_i[28] wb_adr_i[27] wb_adr_i[26] wb_adr_i[25] wb_adr_i[24] wb_adr_i[23] wb_adr_i[22] wb_adr_i[21] wb_adr_i[20] wb_adr_i[19] wb_adr_i[18] wb_adr_i[17] wb_adr_i[16] wb_adr_i[15] wb_adr_i[14] wb_adr_i[13] wb_adr_i[12] wb_adr_i[11] wb_adr_i[10] wb_adr_i[9] wb_adr_i[8] wb_adr_i[7] wb_adr_i[6] wb_adr_i[5] wb_adr_i[4] wb_adr_i[3] wb_adr_i[2] wb_adr_i[1] wb_adr_i[0] wb_cyc_i wb_dat_i[31] wb_dat_i[30] wb_dat_i[29] wb_dat_i[28] wb_dat_i[27] wb_dat_i[26] wb_dat_i[25] wb_dat_i[24] wb_dat_i[23] wb_dat_i[22] wb_dat_i[21] wb_dat_i[20] wb_dat_i[19] wb_dat_i[18] wb_dat_i[17] wb_dat_i[16] wb_dat_i[15] wb_dat_i[14] wb_dat_i[13] wb_dat_i[12] wb_dat_i[11] wb_dat_i[10] wb_dat_i[9] wb_dat_i[8] wb_dat_i[7] wb_dat_i[6] wb_dat_i[5] wb_dat_i[4] wb_dat_i[3] wb_dat_i[2] wb_dat_i[1] wb_dat_i[0] wb_sel_i[3] wb_sel_i[2] wb_sel_i[1] wb_sel_i[0] wb_stb_i wb_we_i wb_clk_i wb_rst_i}
set output_ports [all_outputs]
{wb_ack_o wb_err_o wb_dat_o[31] wb_dat_o[30] wb_dat_o[29] wb_dat_o[28] wb_dat_o[27] wb_dat_o[26] wb_dat_o[25] wb_dat_o[24] wb_dat_o[23] wb_dat_o[22] wb_dat_o[21] wb_dat_o[20] wb_dat_o[19] wb_dat_o[18] wb_dat_o[17] wb_dat_o[16] wb_dat_o[15] wb_dat_o[14] wb_dat_o[13] wb_dat_o[12] wb_dat_o[11] wb_dat_o[10] wb_dat_o[9] wb_dat_o[8] wb_dat_o[7] wb_dat_o[6] wb_dat_o[5] wb_dat_o[4] wb_dat_o[3] wb_dat_o[2] wb_dat_o[1] wb_dat_o[0] int_o}
set_input_delay -max 1 [get_ports $input_ports ] -clock CLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock CLK
1
set_output_delay -max 1 [get_ports $output_ports ] -clock CLK
1
set_output_delay -min 3 [get_ports $output_ports ] -clock CLK
1
date
Sun Jun  3 00:47:26 2018
#compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -gate_clock
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================


Information: There are 82 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 22 instances of design 'shiftRegFIFO_depth1_width1'. (OPT-1056)
Information: Uniquified 17 instances of design 'addfxp_width16_cycles1'. (OPT-1056)
Information: Uniquified 17 instances of design 'subfxp_width16_cycles1'. (OPT-1056)
Information: Uniquified 17 instances of design 'shiftRegFIFO_depth3_width1'. (OPT-1056)
Information: Uniquified 12 instances of design 'memMod_dist_depth64_width32_logDepth6'. (OPT-1056)
Information: Uniquified 3 instances of design 'nextReg_depth31_logDepth5'. (OPT-1056)
Information: Uniquified 15 instances of design 'shiftRegFIFO_depth4_width1'. (OPT-1056)
Information: Uniquified 3 instances of design 'nextReg_depth32_logDepth5'. (OPT-1056)
Information: Uniquified 3 instances of design 'shiftRegFIFO_depth31_width1'. (OPT-1056)
Information: Uniquified 3 instances of design 'shiftRegFIFO_depth3_width5'. (OPT-1056)
Information: Uniquified 4 instances of design 'memMod_dist_depth4_width32_logDepth2'. (OPT-1056)
Information: Uniquified 7 instances of design 'shiftRegFIFO_depth7_width1'. (OPT-1056)
Information: Uniquified 20 instances of design 'multfix_WIDTH16_CYCLES2'. (OPT-1056)
Information: Uniquified 4 instances of design 'memMod_dist_depth8_width32_logDepth3'. (OPT-1056)
Information: Uniquified 4 instances of design 'memMod_dist_depth16_width32_logDepth4'. (OPT-1056)
Information: Uniquified 4 instances of design 'memMod_dist_depth32_width32_logDepth5'. (OPT-1056)
  Simplifying Design 'dft_top_top'

Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
.
  Processing 'dft_top_top'
 Implement Synthetic for 'dft_top_top'.
  Processing 'memMod_dist_depth64_width32_logDepth6_0'
  Processing 'memMod_dist_depth32_width32_logDepth5_0'
  Processing 'memMod_dist_depth16_width32_logDepth4_0'
  Processing 'codeBlock51789'
  Processing 'codeBlock51468'
  Processing 'codeBlock51178'
  Processing 'codeBlock50904'
  Processing 'codeBlock50638'
  Processing 'perm51785'
 Implement Synthetic for 'perm51785'.
  Processing 'D14_51076'
  Processing 'nextReg_depth32_logDepth5_0'
 Implement Synthetic for 'nextReg_depth32_logDepth5_0'.
  Processing 'rc50551'
  Processing 'swNet50549'
  Processing 'D4_52085'
  Processing 'codeBlock51093'
  Processing 'D20_50814'
  Processing 'rc50635'
  Processing 'perm50549'
 Implement Synthetic for 'perm50549'.
  Processing 'D16_51088'
  Processing 'nextReg_depth31_logDepth5_0'
 Implement Synthetic for 'nextReg_depth31_logDepth5_0'.
  Processing 'rc50901'
  Processing 'perm52170'
 Implement Synthetic for 'perm52170'.
  Processing 'D12_51378'
  Processing 'shiftRegFIFO_depth15_width1'
  Processing 'shiftRegFIFO_depth3_width3'
  Processing 'swNet51785'
  Processing 'D2_52017'
  Processing 'codeBlock50553'
  Processing 'DirSum_52087'
 Implement Synthetic for 'DirSum_52087'.
  Processing 'DirSum_50816'
  Processing 'shiftRegFIFO_depth3_width4'
  Processing 'memMod_dist_depth8_width32_logDepth3_0'
  Processing 'D10_51358'
  Processing 'DirSum_51380'
Information: Added key list 'DesignWare' to design 'DirSum_51380'. (DDB-72)
  Processing 'shiftRegFIFO_depth3_width5_0'
  Processing 'shiftRegFIFO_depth8_width1'
  Processing 'dft_top'
  Processing 'codeBlock51705'
  Processing 'multfix_WIDTH16_CYCLES2_0'
 Implement Synthetic for 'multfix_WIDTH16_CYCLES2_0'.
  Processing 'DirSum_51702'
Information: Added key list 'DesignWare' to design 'DirSum_51702'. (DDB-72)
  Processing 'nextReg_depth15_logDepth4'
 Implement Synthetic for 'nextReg_depth15_logDepth4'.
  Processing 'shiftRegFIFO_depth7_width1_0'
  Processing 'perm51463'
Information: Added key list 'DesignWare' to design 'perm51463'. (DDB-72)
  Processing 'codeBlock52090'
  Processing 'codeBlock50819'
  Processing 'shiftRegFIFO_depth31_width1_0'
  Processing 'nextReg_depth16_logDepth4'
 Implement Synthetic for 'nextReg_depth16_logDepth4'.
  Processing 'shiftRegFIFO_depth3_width2'
  Processing 'swNet51173'
  Processing 'swNet50899'
  Processing 'D6_51664'
  Processing 'DirSum_51090'
Information: Added key list 'DesignWare' to design 'DirSum_51090'. (DDB-72)
  Processing 'rc51465'
  Processing 'shiftRegFIFO_depth2_width1'
  Processing 'shiftRegFIFO_depth1_width1_0'
  Processing 'memMod_dist_depth4_width32_logDepth2_0'
  Processing 'perm50899'
Information: Added key list 'DesignWare' to design 'perm50899'. (DDB-72)
  Processing 'codeBlock51383'
  Processing 'D18_50806'
  Processing 'rc51175'
  Processing 'swNet51463'
  Processing 'swNet50633'
  Processing 'perm50633'
  Processing 'addfxp_width16_cycles1_5'
 Implement Synthetic for 'addfxp_width16_cycles1_5'.
  Processing 'rc51787'
  Processing 'shiftRegFIFO_depth3_width1_0'
  Processing 'swNet52170'
  Processing 'perm51173'
Information: Added key list 'DesignWare' to design 'perm51173'. (DDB-72)
  Processing 'D8_51700'
  Processing 'subfxp_width16_cycles1_5'
 Implement Synthetic for 'subfxp_width16_cycles1_5'.
  Processing 'rc52172'
  Processing 'shiftRegFIFO_depth4_width1_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'dft_top_top'. (DDB-72)
Information: Added key list 'DesignWare' to design 'DirSum_52087'. (DDB-72)
Information: Added key list 'DesignWare' to design 'perm50549'. (DDB-72)
Information: Added key list 'DesignWare' to design 'perm51785'. (DDB-72)
Information: Added key list 'DesignWare' to design 'perm52170'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth31_logDepth5_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth32_logDepth5_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth15_logDepth4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth16_logDepth4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth32_logDepth5_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth32_logDepth5_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth31_logDepth5_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'nextReg_depth31_logDepth5_1'. (DDB-72)
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_16'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_15'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_14'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_13'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_12'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_11'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_10'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_9'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_16'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_15'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_14'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_13'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_12'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_11'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_10'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_9'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'subfxp_width16_cycles1_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'addfxp_width16_cycles1_0'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Mapping 'multfix_WIDTH16_CYCLES2_18_DW_mult_tc_0'
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_19'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_18'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_17'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_16'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_15'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_14'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_13'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_12'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_11'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_10'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_9'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_8'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_7'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_6'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_5'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_3'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multfix_WIDTH16_CYCLES2_0'. (DDB-72)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:21  584380.8      0.22      10.4     100.5                             17.9093
    0:03:23  586088.6      0.00       0.0     100.5                             18.0592
    0:03:23  586088.6      0.00       0.0     100.5                             18.0592
    0:03:24  586088.6      0.00       0.0     100.5                             18.0592

  Beginning WLM Backend Optimization
  --------------------------------------
    0:04:08  584945.6      0.00       0.0     100.5                             17.9828
    0:04:12  583805.9      0.00       0.0     100.5                             17.9332
    0:04:20  582427.8      0.00       0.0     100.5                             17.8601
    0:04:20  582377.4      0.00       0.0     100.5                             17.8574
    0:04:35  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:36  581560.9      0.00       0.0     100.5                             17.7718
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:04:40  581800.7      0.00       0.0       0.0                             17.8006
    0:04:40  581800.7      0.00       0.0       0.0                             17.8006


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:04:40  581800.7      0.00       0.0       0.0                             17.8006
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:04:52  581688.4      0.00       0.0       0.0                             17.7879
    0:04:52  581688.4      0.00       0.0       0.0                             17.7879
    0:04:52  581688.4      0.00       0.0       0.0                             17.7879
    0:05:04  581568.8      0.00       0.0       0.0                             17.7780
    0:05:05  581568.8      0.00       0.0       0.0                             17.7780
    0:05:05  581568.8      0.00       0.0       0.0                             17.7780
    0:05:05  581568.8      0.00       0.0       0.0                             17.7780
    0:05:05  581568.8      0.00       0.0       0.0                             17.7780
    0:05:05  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780
    0:05:06  581568.8      0.00       0.0       0.0                             17.7780

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:08  581550.1      0.00       0.0       0.0                             17.7780
    0:05:23  580813.6      0.01       0.0       0.0                             17.7326
    0:05:23  580816.1      0.00       0.0       0.0                             17.7327
    0:05:23  580816.1      0.00       0.0       0.0                             17.7327
    0:05:36  580724.3      0.00       0.0       0.0                             17.7245
    0:05:40  580641.5      0.00       0.0       0.0                             17.7182
    0:05:41  580633.6      0.00       0.0       0.0                             17.7173
    0:05:41  580633.6      0.00       0.0       0.0                             17.7173
    0:05:41  580633.6      0.00       0.0       0.0                             17.7173
    0:05:41  580633.6      0.00       0.0       0.0                             17.7173
    0:05:44  580595.4      0.00       0.0       0.0                             17.7136
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'dft_top_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'dft_top/stage0/instPerm53117/writeIntReg/clk': 43875 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
date
Sun Jun  3 00:53:29 2018
optimize_netlist -area
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 129 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db.alib'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09  580595.4      0.00       0.0       0.0                             17.7136
    0:03:29  580079.9      0.00       0.0       0.0                             17.6933
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'dft_top_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'dft_top/stage0/instPerm53117/writeIntReg/clk': 43875 load(s), 1 driver(s)
1
date
Sun Jun  3 00:57:04 2018
compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 454 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15  574311.2      0.00       0.0       0.0                             17.4940
    0:00:15  574311.2      0.00       0.0       0.0                             17.4940

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:33  574311.2      0.00       0.0       0.0                             17.4940
    0:00:38  574376.0      0.00       0.0       0.0                             17.4940
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903

  Beginning Delay Optimization
  ----------------------------
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:52  574353.7      0.00       0.0       0.0                             17.4903
    0:00:54  574353.7      0.00       0.0       0.0                             17.4903
    0:00:54  574353.7      0.00       0.0       0.0                             17.4903
    0:01:06  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:07  574353.7      0.00       0.0       0.0                             17.4903
    0:01:19  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:20  574353.7      0.00       0.0       0.0                             17.4903
    0:01:22  574296.1      0.00       0.0       0.0                             17.4903

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:22  574296.1      0.00       0.0       0.0                             17.4903
    0:01:35  574296.1      0.00       0.0       0.0                             17.4903
    0:01:40  574273.1      0.00       0.0       0.0                             17.4889
    0:01:48  574270.9      0.00       0.0       0.0                             17.4883
    0:01:48  574270.9      0.00       0.0       0.0                             17.4883
    0:01:55  574269.5      0.00       0.0       0.0                             17.4882
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/aragio/io_pads/timing_lib/nldm/db/rgo_csm65_25v33_lpe_50c_ss_108_297_125.db'
Loading db file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/memories/sram_sp_hde/timing_lib/USERLIB_ccs_ss_1p08v_1p08v_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'dft_top_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'dft_top/stage0/instPerm53117/writeIntReg/clk': 43315 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
mem -all -verbose
Multicore compile mem-peak:   2023 Mb
Main process mem-peak:    754 Mb
Child "J1" called 1 time , mem-peak:    449 Mb
Child "J2" called 1 time , mem-peak:    449 Mb
Child "J3" called 1 time , mem-peak:    449 Mb
Child "J4" called 1 time , mem-peak:    449 Mb
Child "J5" called 1 time , mem-peak:    449 Mb
Child "J6" called 1 time , mem-peak:    449 Mb
Child "J10" called 1 time , mem-peak:    449 Mb
Child "J11" called 1 time , mem-peak:    449 Mb
Child "J12" called 1 time , mem-peak:    449 Mb
Child "J14" called 1 time , mem-peak:    449 Mb
Child "J15" called 1 time , mem-peak:    449 Mb
Child "J16" called 1 time , mem-peak:    449 Mb
Child "J19" called 1 time , mem-peak:    449 Mb
Child "J20" called 1 time , mem-peak:    449 Mb
Child "J21" called 1 time , mem-peak:    449 Mb
Child "J22" called 1 time , mem-peak:    656 Mb
Child "J23" called 1 time , mem-peak:    619 Mb
Child "J24" called 1 time , mem-peak:    619 Mb
Child "J25" called 1 time , mem-peak:    619 Mb
Child "J26" called 1 time , mem-peak:    619 Mb
Child "J27" called 1 time , mem-peak:    619 Mb
Child "J28" called 1 time , mem-peak:    616 Mb
Child "J33" called 1 time , mem-peak:    625 Mb
Child "J34" called 1 time , mem-peak:    625 Mb
Child "J35" called 1 time , mem-peak:    625 Mb
Child "J36" called 1 time , mem-peak:    625 Mb
Child "J37" called 1 time , mem-peak:    625 Mb
Child "J38" called 1 time , mem-peak:    625 Mb
Child "J39" called 1 time , mem-peak:    625 Mb
Child "J51" called 1 time , mem-peak:    651 Mb
Child "J52" called 1 time , mem-peak:    651 Mb
Child "J53" called 1 time , mem-peak:    651 Mb

772340
change_names -hier -rule verilog
Warning: In the design dft_top_top, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write_file -hierarchy -format verilog -output "$run_dir/netlist/$design.v"
Writing verilog file '/home/projects/vlsi/CEP/design/modules/dft/synth/run_dir/netlist/dft_top_top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc "$run_dir/netlist/$design.sdc"
1
set_switching_activity -toggle_rate 5 -period 100  -static_probability 0.50 -type inputs
set_switching_activity applied to 73 selected objects
1
propagate_switching_activity
Warning: Use of propagate_switching_activity is not recommended. This feature will be obsolete in a future release. Check the man page for more information. (PWR-800)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: The derived toggle rate value (0.500000) for the clock net 'wb_clk_i' conflicts with the annotated value (0.050000). Using the annotated value. (PWR-12)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
1
report_timing -delay max  -nosplit -input -nets -cap -max_path 10 -nworst 10    > $run_dir/reports/report_timing_max.rpt
report_timing -delay min  -nosplit -input -nets -cap -max_path 10 -nworst 10    > $run_dir/reports/report_timing_min.rpt
report_constraint -all_violators -verbose  -nosplit                             > $run_dir/reports/report_constraint.rpt
check_design -nosplit                                                           > $run_dir/reports/check_design.rpt
report_design                                                                   > $run_dir/reports/report_design.rpt
report_area                                                                     > $run_dir/reports/report_area.rpt
report_timing -loop                                                             > $run_dir/reports/timing_loop.rpt
report_power -analysis_effort high                                              > $run_dir/reports/report_power.rpt
report_qor                                                                      > $run_dir/reports/report_qor.rpt
sh touch ~/$design
# 
#
#
#  compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
dc_shell> 
dc_shell> 
dc_shell> exit

Thank you...

