;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, @12
	CMP -209, <-120
	DJN -6, @-20
	SUB @-129, 100
	SUB @-129, 100
	CMP @-120, 100
	SUB @-120, 100
	SUB @-129, 100
	JMN -207, @-120
	CMP @-129, 100
	ADD #270, <902
	SUB -289, <-120
	SUB -289, <-120
	ADD #270, <902
	SUB @-129, 100
	SUB -200, <-120
	SUB -200, <-120
	CMP 12, 10
	SUB -209, <-120
	SUB @-129, 100
	SUB @-129, 100
	SUB @-129, 100
	SUB @-107, <100
	SUB #0, -70
	SUB @-129, 100
	SUB @-129, 100
	SUB @-129, 100
	JMN -207, @-120
	SUB -209, <-120
	ADD #270, <902
	SUB -209, <-120
	ADD #270, <1
	ADD #72, <0
	SUB -209, <-120
	SLT -30, 9
	CMP <300, 90
	CMP -209, <-120
	ADD #270, <1
	ADD 260, 30
	MOV -207, <-123
	SUB #0, -70
	CMP -207, <-120
	SPL 0, <702
	ADD 210, 60
	CMP -207, <-120
	MOV -1, <-20
	MOV -47, <-20
	DJN -1, @-20
	SLT 20, @12
	CMP -209, <-120
	DJN -6, @-20
	SUB @-129, 100
