Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Saisanthosh Balakrishnan , Ravi Rajwar , Mike Upton , Konrad Lai, The Impact of Performance Asymmetry in Emerging Multicore Architectures, Proceedings of the 32nd annual international symposium on Computer Architecture, p.506-517, June 04-08, 2005[doi>10.1109/ISCA.2005.51]
Baldawa, S. 2007. CMPSIM: A flexible multiprocessor simulation environment. M.S. Dissertation, The University of Texas at Dallas.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Chiou, D., Devadas, S., Rudolph, L., and Ang, B. 1999. Dynamic cache partitioning via columnization. Tech. rep., MIT.
Niket K. Choudhary , Salil V. Wadhavkar , Tanmay A. Shah , Hiran Mayukh , Jayneel Gandhi , Brandon H. Dwiel , Sandeep Navada , Hashem H. Najaf-abadi , Eric Rotenberg, FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000067]
David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
Yoav Etsion , Felipe Cabarcas , Alejandro Rico , Alex Ramirez , Rosa M. Badia , Eduard Ayguade , Jesus Labarta , Mateo Valero, Task Superscalar: An Out-of-Order Task Pipeline, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.89-100, December 04-08, 2010[doi>10.1109/MICRO.2010.13]
FreePDK 2011. FreePDK. http://www.eda.ncsu.edu/wiki/FreePDK.
Mark D. Hill , Michael R. Marty, Amdahl's Law in the Multicore Era, Computer, v.41 n.7, p.33-38, July 2008[doi>10.1109/MC.2008.209]
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
Jerraya, A. and Wolf, W. 2005. Multiprocessor Systems-on-Chip. Elsevier Morgan Kaufmann.
Changkyu Kim , Simha Sethumadhavan , M. S. Govindan , Nitya Ranganathan , Divya Gulati , Doug Burger , Stephen W. Keckler, Composable Lightweight Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.381-394, December 01-05, 2007[doi>10.1109/MICRO.2007.10]
Rakesh Kumar , Norman P. Jouppi , Dean M. Tullsen, Conjoined-Core Chip Multiprocessing, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.195-206, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.12]
Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , Keith I. Farkas, Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance, Proceedings of the 31st annual international symposium on Computer architecture, p.64, June 19-23, 2004, MÃ¼nchen, Germany
Avadh Patel , Furat Afram , Shunfei Chen , Kanad Ghose, MARSS: a full system simulator for multicore x86 CPUs, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024954]
Salverda, P. and Zilles, C. 2008. Fundamental performance constraints in horizontal fusion of in-order cores. In Preceedings of the 14th International Symposium on High Performance Computer Architecture (HPCA). 252--263.
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Shivakumar, P., Jouppi, N. P., and Shivakumar, P. 2001. CACTI 3.0: An integrated cache timing, power, and area model. Tech. rep., HP Labs.
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224451]
M. Aater Suleman , Onur Mutlu , Moinuddin K. Qureshi , Yale N. Patt, Accelerating critical section execution with asymmetric multi-core architectures, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508274]
Synopsys 2010. Synopsys. http://www.synopsys.com.
David Tarjan , Michael Boyer , Kevin Skadron, Federation: repurposing scalar cores for out-of-order instruction issue, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391666]
Vajapeyam, S., Rychlik, B., and Shen, J. P. 2008. Dependence-chain processing using trace descriptors having dependency descriptors. Intel Corporation Patent No.: US 7363467 B2.
David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106991]
Hongtao Zhong , Steven A. Lieberman , Scott A. Mahlke, Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.25-36, February 10-14, 2007[doi>10.1109/HPCA.2007.346182]
