Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/shifter_21.v" into library work
Parsing module <shifter_21>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/pipeline_22.v" into library work
Parsing module <pipeline_22>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/counter_28.v" into library work
Parsing module <counter_28>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/compare_20.v" into library work
Parsing module <compare_20>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/boolean_19.v" into library work
Parsing module <boolean_19>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/adder_18.v" into library work
Parsing module <adder_18>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/seven_Seg_17.v" into library work
Parsing module <seven_Seg_17>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/position_16.v" into library work
Parsing module <position_16>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/display_15.v" into library work
Parsing module <display_15>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/button_conditioner_4.v" into library work
Parsing module <button_conditioner_4>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_18>.
WARNING:HDLCompiler:1127 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/alu_1.v" Line 35: Assignment to M_adder1_addiover ignored, since the identifier is never used

Elaborating module <boolean_19>.

Elaborating module <compare_20>.

Elaborating module <shifter_21>.
WARNING:HDLCompiler:1127 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 49: Assignment to M_alu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 50: Assignment to M_alu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 51: Assignment to M_alu_n ignored, since the identifier is never used

Elaborating module <reset_conditioner_2>.

Elaborating module <edge_detector_3>.

Elaborating module <button_conditioner_4>.

Elaborating module <pipeline_22>.

Elaborating module <display_15>.

Elaborating module <counter_28>.

Elaborating module <position_16>.

Elaborating module <seven_Seg_17>.
WARNING:HDLCompiler:413 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 288: Result of 16-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" line 44: Output port <z> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" line 44: Output port <v> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/mojo_top_0.v" line 44: Output port <n> of the instance <alu> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_move_counter_q>.
    Found 16-bit register for signal <M_posit_q>.
    Found 1-bit register for signal <M_check_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 49-bit register for signal <M_row_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1719_OUT> created at line 1069.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1721_OUT> created at line 1069.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1725_OUT> created at line 1069.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1793_OUT> created at line 1097.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1795_OUT> created at line 1097.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_1801_OUT> created at line 1097.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_1833_OUT> created at line 1111.
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_1839_OUT> created at line 1111.
    Found 32-bit adder for signal <n2141> created at line 285.
    Found 32-bit adder for signal <n2216> created at line 1069.
    Found 32-bit adder for signal <n2220> created at line 1069.
    Found 32-bit adder for signal <n2237> created at line 1083.
    Found 4-bit adder for signal <n2482> created at line 1083.
    Found 32-bit adder for signal <n2241> created at line 1083.
    Found 32-bit adder for signal <n2259> created at line 1097.
    Found 32-bit adder for signal <n2262> created at line 1097.
    Found 32-bit adder for signal <n2278> created at line 1111.
    Found 32-bit adder for signal <n2281> created at line 1111.
    Found 97-bit shifter logical right for signal <n2142> created at line 285
    Found 32x3-bit multiplier for signal <n2214> created at line 1069.
    Found 97-bit shifter logical right for signal <n2217> created at line 1069
    Found 32x3-bit multiplier for signal <n2219> created at line 1069.
    Found 97-bit shifter logical right for signal <n2221> created at line 1069
    Found 3x3-bit multiplier for signal <M_position_row[2]_PWR_1_o_MuLt_1756_OUT> created at line 1083.
    Found 97-bit shifter logical right for signal <n2238> created at line 1083
    Found 4x3-bit multiplier for signal <BUS_0228_PWR_1_o_MuLt_1762_OUT> created at line 1083.
    Found 97-bit shifter logical right for signal <n2242> created at line 1083
    Found 32x3-bit multiplier for signal <n2257> created at line 1097.
    Found 97-bit shifter logical right for signal <n2260> created at line 1097
    Found 97-bit shifter logical right for signal <n2263> created at line 1097
    Found 97-bit shifter logical right for signal <n2279> created at line 1111
    Found 97-bit shifter logical right for signal <n2282> created at line 1111
    Found 16-bit 4-to-1 multiplexer for signal <M_alu_a> created at line 224.
    Found 16-bit 4-to-1 multiplexer for signal <M_alu_b> created at line 224.
    Found 6-bit 4-to-1 multiplexer for signal <M_alu_alufn> created at line 224.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 191
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 191
    Found 1-bit tristate buffer for signal <avr_rx> created at line 191
    Found 16-bit comparator lessequal for signal <M_posit_q[15]_GND_1_o_LessThan_1_o> created at line 219
    Found 16-bit comparator greater for signal <M_alu_out[15]_GND_1_o_LessThan_3_o> created at line 240
    Found 16-bit comparator greater for signal <GND_1_o_M_alu_out[15]_LessThan_4_o> created at line 240
    Summary:
	inferred   5 Multiplier(s).
	inferred  18 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 1863 Multiplexer(s).
	inferred   9 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/alu_1.v".
INFO:Xst:3210 - "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/alu_1.v" line 27: Output port <addiover> of the instance <adder1> is unconnected or connected to loadless signal.
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 88.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_18>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/adder_18.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit subtractor for signal <subsum> created at line 32.
    Found 17-bit subtractor for signal <GND_3_o_a[15]_sub_9_OUT> created at line 40.
    Found 17-bit adder for signal <n0040> created at line 28.
    Found 16x16-bit multiplier for signal <n0033> created at line 36.
    Found 16x16-bit multiplier for signal <n0035> created at line 40.
    Found 17-bit 4-to-1 multiplexer for signal <sum> created at line 26.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <adder_18> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_5_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_5_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_5_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_5_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_5_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_5_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_5_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_5_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_5_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_5_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_5_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_5_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_5_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_5_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_5_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_5_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <boolean_19>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/boolean_19.v".
    Summary:
Unit <boolean_19> synthesized.

Synthesizing Unit <compare_20>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/compare_20.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <comp> created at line 20.
    Found 16-bit comparator equal for signal <a[15]_b[15]_equal_1_o> created at line 22
    Found 16-bit comparator greater for signal <a[15]_b[15]_LessThan_2_o> created at line 25
    Found 16-bit comparator lessequal for signal <n0002> created at line 28
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <compare_20> synthesized.

Synthesizing Unit <shifter_21>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/shifter_21.v".
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter_21> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <button_conditioner_4>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/button_conditioner_4.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_11_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_4> synthesized.

Synthesizing Unit <pipeline_22>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/pipeline_22.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_22> synthesized.

Synthesizing Unit <display_15>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/display_15.v".
    Found 6-bit adder for signal <M_mycounter_value[2]_GND_13_o_add_2_OUT> created at line 33.
    Found 3x3-bit multiplier for signal <n0019> created at line 33.
    Found 97-bit shifter logical right for signal <n0015> created at line 33
    Found 97-bit shifter logical right for signal <n0016> created at line 34
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <display_15> synthesized.

Synthesizing Unit <counter_28>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/counter_28.v".
    Found 19-bit register for signal <M_ctr_q>.
    Found 19-bit adder for signal <M_ctr_q[18]_GND_14_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_28> synthesized.

Synthesizing Unit <position_16>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/position_16.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x49-bit Read Only RAM for signal <_n0342>
    Summary:
	inferred   1 RAM(s).
	inferred  17 Multiplexer(s).
Unit <position_16> synthesized.

Synthesizing Unit <seven_Seg_17>.
    Related source file is "E:/Downloads/Puzzle1d/work/planAhead/puzzleboard1d/puzzleboard1d.srcs/sources_1/imports/verilog/seven_Seg_17.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit comparator greater for signal <move_counter[15]_GND_17_o_LessThan_45_o> created at line 59
    Found 16-bit comparator greater for signal <move_counter[15]_GND_17_o_LessThan_46_o> created at line 62
    Found 16-bit comparator greater for signal <move_counter[15]_GND_17_o_LessThan_47_o> created at line 65
    Found 16-bit comparator greater for signal <move_counter[15]_GND_17_o_LessThan_48_o> created at line 68
    Summary:
	inferred   4 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <seven_Seg_17> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x49-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 8
 16x16-bit multiplier                                  : 2
 32x3-bit multiplier                                   : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 60
 17-bit adder                                          : 2
 17-bit addsub                                         : 1
 17-bit subtractor                                     : 1
 18-bit adder                                          : 2
 19-bit adder                                          : 3
 20-bit adder                                          : 8
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 11
 4-bit adder                                           : 1
 4-bit subtractor                                      : 6
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
# Registers                                            : 24
 1-bit register                                        : 7
 16-bit register                                       : 2
 19-bit register                                       : 1
 2-bit register                                        : 6
 20-bit register                                       : 6
 4-bit register                                        : 1
 49-bit register                                       : 1
# Comparators                                          : 27
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 7
 16-bit comparator lessequal                           : 3
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2146
 1-bit 2-to-1 multiplexer                              : 1860
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 131
 16-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 6
 19-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 16
 49-bit 2-to-1 multiplexer                             : 68
 6-bit 2-to-1 multiplexer                              : 46
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 12
# Logic shifters                                       : 14
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 97-bit shifter logical right                          : 11
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_4>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_4> synthesized (advanced).

Synthesizing (advanced) Unit <counter_28>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_28> synthesized (advanced).

Synthesizing (advanced) Unit <display_15>.
	Multiplier <Mmult_n0019> in block <display_15> and adder/subtractor <Madd_M_mycounter_value[2]_GND_13_o_add_2_OUT> in block <display_15> are combined into a MAC<Maddsub_n0019>.
Unit <display_15> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
	Multiplier <Mmult_BUS_0228_PWR_1_o_MuLt_1762_OUT> in block <mojo_top_0> and adder/subtractor <Madd_n2241_Madd> in block <mojo_top_0> are combined into a MAC<Maddsub_BUS_0228_PWR_1_o_MuLt_1762_OUT>.
	Multiplier <Mmult_M_position_row[2]_PWR_1_o_MuLt_1756_OUT> in block <mojo_top_0> and adder/subtractor <Madd_n2237_Madd> in block <mojo_top_0> are combined into a MAC<Maddsub_M_position_row[2]_PWR_1_o_MuLt_1756_OUT>.
	Adder/Subtractor <Madd_n2482> in block <mojo_top_0> and  <Maddsub_BUS_0228_PWR_1_o_MuLt_1762_OUT> in block <mojo_top_0> are combined into a MAC with pre-adder <Maddsub_BUS_0228_PWR_1_o_MuLt_1762_OUT1>.
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <position_16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0342> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 49-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <posit<5:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <position_16> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x49-bit single-port distributed Read Only RAM       : 1
# MACs                                                 : 3
 3x3-to-6-bit MAC                                      : 2
 3x4-to-6-bit MAC with pre-adder                       : 1
# Multipliers                                          : 5
 16x16-bit multiplier                                  : 2
 32x3-bit multiplier                                   : 3
# Adders/Subtractors                                   : 33
 16-bit adder carry in                                 : 16
 17-bit addsub                                         : 1
 17-bit subtractor                                     : 1
 4-bit subtractor                                      : 6
 5-bit subtractor                                      : 2
 6-bit adder                                           : 7
# Counters                                             : 7
 19-bit up counter                                     : 1
 20-bit up counter                                     : 6
# Registers                                            : 104
 Flip-Flops                                            : 104
# Comparators                                          : 27
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 7
 16-bit comparator lessequal                           : 3
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2145
 1-bit 2-to-1 multiplexer                              : 1860
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 131
 16-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 16
 49-bit 2-to-1 multiplexer                             : 68
 6-bit 2-to-1 multiplexer                              : 46
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 12
# Logic shifters                                       : 14
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 97-bit shifter logical right                          : 11
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------

Optimizing unit <mojo_top_0> ...
WARNING:Xst:1293 - FF/Latch <M_posit_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_13> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_posit_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <display_15> ...

Optimizing unit <position_16> ...

Optimizing unit <seven_Seg_17> ...

Optimizing unit <alu_1> ...

Optimizing unit <adder_18> ...

Optimizing unit <div_16u_16u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 69.
FlipFlop M_posit_q_0 has been replicated 1 time(s)
FlipFlop M_posit_q_1 has been replicated 1 time(s)
FlipFlop M_posit_q_2 has been replicated 3 time(s)
FlipFlop M_posit_q_3 has been replicated 1 time(s)
FlipFlop M_posit_q_4 has been replicated 2 time(s)
FlipFlop M_posit_q_5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_cond_right/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_up/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_down/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_left/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_select/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_reset/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 232
 Flip-Flops                                            : 232
# Shift Registers                                      : 6
 2-bit shift register                                  : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4476
#      GND                         : 19
#      INV                         : 16
#      LUT1                        : 133
#      LUT2                        : 62
#      LUT3                        : 308
#      LUT4                        : 291
#      LUT5                        : 841
#      LUT6                        : 2073
#      MUXCY                       : 378
#      MUXF7                       : 27
#      VCC                         : 17
#      XORCY                       : 311
# FlipFlops/Latches                : 238
#      FD                          : 6
#      FDE                         : 6
#      FDR                         : 21
#      FDRE                        : 201
#      FDS                         : 4
# Shift Registers                  : 6
#      SRLC16E                     : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 7
#      OBUF                        : 43
#      OBUFT                       : 6
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             238  out of  11440     2%  
 Number of Slice LUTs:                 3730  out of   5720    65%  
    Number used as Logic:              3724  out of   5720    65%  
    Number used as Memory:                6  out of   1440     0%  
       Number used as SRL:                6

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3857
   Number with an unused Flip Flop:    3619  out of   3857    93%  
   Number with an unused LUT:           127  out of   3857     3%  
   Number of fully used LUT-FF pairs:   111  out of   3857     2%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  57  out of    102    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 244   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 74.322ns (Maximum Frequency: 13.455MHz)
   Minimum input arrival time before clock: 3.526ns
   Maximum output required time after clock: 13.866ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 74.322ns (frequency: 13.455MHz)
  Total number of paths / destination ports: 1108146859629225200000000000 / 660
-------------------------------------------------------------------------
Delay:               74.322ns (Levels of Logic = 123)
  Source:            M_posit_q_0 (FF)
  Destination:       M_posit_q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_posit_q_0 to M_posit_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           119   0.525   2.698  M_posit_q_0 (M_posit_q_0)
     LUT6:I1->O            9   0.254   1.406  Msub_GND_1_o_GND_1_o_sub_1833_OUT_cy<1>11 (Msub_GND_1_o_GND_1_o_sub_1833_OUT_cy<1>)
     LUT6:I1->O            4   0.254   0.804  Madd_n2278_Madd_cy<3>11 (Madd_n2278_Madd_cy<3>1)
     LUT6:I5->O           13   0.254   1.098  Madd_n2278_Madd_xor<5>11 (n2278<5>1)
     LUT6:I5->O            1   0.254   0.958  M_row_q[48]_M_row_q[48]_AND_1562_o7 (M_row_q[48]_M_row_q[48]_AND_1562_o7)
     LUT6:I2->O           11   0.254   1.147  M_row_q[48]_M_row_q[48]_AND_1562_o10 (M_row_q[48]_M_row_q[48]_AND_1562_o10)
     LUT6:I4->O            6   0.250   0.876  M_row_q[48]_M_row_q[48]_AND_1562_o17_1 (M_row_q[48]_M_row_q[48]_AND_1562_o17)
     LUT6:I5->O            3   0.254   0.874  M_edge_detector_left_out22 (M_edge_detector_left_out_mmx_out2)
     LUT6:I4->O            2   0.250   0.834  Mmux_M_alu_b815_SW2 (N129)
     LUT6:I4->O            4   0.250   0.912  Mmux_M_alu_b812_SW4 (N302)
     LUT5:I3->O            6   0.250   0.875  Mmux_M_alu_b815 (Mmux_M_alu_b814)
     begin scope: 'alu:Mmux_M_alu_b814'
     begin scope: 'alu/adder1:Mmux_M_alu_b814'
     begin scope: 'alu/adder1/a[15]_b[15]_div_6:Mmux_M_alu_b814'
     MUXF7:S->O            8   0.185   1.220  o<14>21 (o<14>)
     LUT6:I2->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_244_o141 (a[13]_GND_5_o_MUX_231_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<12>_lutdi (Mcompar_o<12>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<12>_cy<0> (Mcompar_o<12>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O          11   0.235   1.039  Mcompar_o<12>_cy<4> (o<12>)
     LUT5:I4->O           12   0.254   1.297  Mmux_a[0]_GND_5_o_MUX_300_o141 (a[13]_GND_5_o_MUX_287_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          18   0.235   1.235  Mcompar_o<11>_cy<4> (o<11>)
     LUT4:I3->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_354_o141 (a[13]_GND_5_o_MUX_341_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<10>_lutdi1 (Mcompar_o<10>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<10>_cy<1> (Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          28   0.235   1.453  Mcompar_o<10>_cy<4> (o<10>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_5_o_MUX_406_o131 (a[12]_GND_5_o_MUX_394_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          29   0.235   1.470  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I4->O            7   0.254   1.186  Mmux_a[0]_GND_5_o_MUX_456_o121 (a[11]_GND_5_o_MUX_445_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<8>_lutdi1 (Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<8>_cy<1> (Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          37   0.235   1.604  Mcompar_o<8>_cy<5> (o<8>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_5_o_MUX_504_o111 (a[10]_GND_5_o_MUX_494_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi1 (Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          37   0.235   1.604  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I4->O            7   0.254   1.186  Mmux_a[0]_GND_5_o_MUX_550_o1151 (a[9]_GND_5_o_MUX_541_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<6>_lutdi1 (Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          47   0.235   1.771  Mcompar_o<6>_cy<5> (o<6>)
     LUT3:I2->O            5   0.254   1.117  Mmux_a[0]_GND_5_o_MUX_594_o1141 (a[8]_GND_5_o_MUX_586_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi1 (Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          45   0.235   1.737  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I4->O            7   0.254   1.186  Mmux_a[0]_GND_5_o_MUX_636_o1131 (a[7]_GND_5_o_MUX_629_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<4>_lutdi1 (Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          57   0.235   1.875  Mcompar_o<4>_cy<6> (o<4>)
     LUT3:I2->O            6   0.254   1.152  Mmux_a[0]_GND_5_o_MUX_676_o1121 (a[6]_GND_5_o_MUX_670_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi1 (Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     MUXCY:CI->O          63   0.235   1.922  Mcompar_o<3>_cy<6> (o<3>)
     LUT5:I4->O            4   0.254   1.080  Mmux_a[0]_GND_5_o_MUX_714_o1111 (a[5]_GND_5_o_MUX_709_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<2>_lutdi1 (Mcompar_o<2>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<2>_cy<1> (Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          42   0.235   1.687  Mcompar_o<2>_cy<7> (o<2>)
     LUT5:I4->O            4   0.254   1.080  Mmux_a[0]_GND_5_o_MUX_750_o1101 (a[4]_GND_5_o_MUX_746_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi1 (Mcompar_o<1>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     MUXCY:CI->O          16   0.235   1.182  Mcompar_o<1>_cy<7> (o<1>)
     LUT3:I2->O            2   0.254   1.002  Mmux_n095081 (n0950<1>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi (Mcompar_o<0>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<0> (Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.235   0.681  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'alu/adder1/a[15]_b[15]_div_6:o<0>'
     DSP48A1:B0->M0        1   3.894   0.682  Mmult_n0035 (n0035<0>)
     LUT6:I5->O            1   0.254   0.000  Mmux_sum3_rs_lut<0> (Mmux_sum3_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux_sum3_rs_cy<0> (Mmux_sum3_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<1> (Mmux_sum3_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<2> (Mmux_sum3_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_sum3_rs_cy<3> (Mmux_sum3_rs_cy<3>)
     XORCY:CI->O           5   0.206   0.949  Mmux_sum3_rs_xor<4> (sum1<4>)
     end scope: 'alu/adder1:sum1<4>'
     end scope: 'alu:M_adder1_sum1<4>'
     LUT2:I0->O            1   0.250   0.682  M_alu_out[15]_M_alu_out[15]_OR_123_o4_SW0 (N97)
     LUT6:I5->O            7   0.254   1.018  M_alu_out[15]_M_alu_out[15]_OR_123_o4 (M_alu_out[15]_M_alu_out[15]_OR_123_o4)
     LUT6:I4->O           15   0.250   1.154  _n3266_inv (_n3266_inv)
     FDRE:CE                   0.302          M_posit_q_0
    ----------------------------------------
    Total                     74.322ns (22.052ns logic, 52.271ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.526ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              4   0.255   0.803  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.526ns (2.042ns logic, 1.484ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9511 / 35
-------------------------------------------------------------------------
Offset:              13.866ns (Levels of Logic = 12)
  Source:            display/mycounter/M_ctr_q_17 (FF)
  Destination:       green<3> (PAD)
  Source Clock:      clk rising

  Data Path: display/mycounter/M_ctr_q_17 to green<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.525   1.177  M_ctr_q_17 (M_ctr_q_17)
     end scope: 'display/mycounter:value<1>'
     LUT2:I0->O            1   0.250   0.000  Maddsub_n0019_Madd1_lut<2> (Maddsub_n0019_Madd1_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Maddsub_n0019_Madd1_cy<2> (Maddsub_n0019_Madd1_cy<2>)
     MUXCY:CI->O           1   0.235   0.682  Maddsub_n0019_Madd1_cy<3> (Maddsub_n0019_Madd1_cy<3>)
     LUT2:I1->O            1   0.254   0.000  Maddsub_n0019_Madd2_lut<4> (Maddsub_n0019_Madd2_lut<4>)
     MUXCY:S->O           72   0.427   2.422  Maddsub_n0019_Madd2_cy<4> (Maddsub_n0019_Madd2_cy<4>)
     LUT5:I0->O            1   0.254   0.682  out_blue<1>31 (out_blue<1>3)
     LUT6:I5->O            1   0.254   0.682  out_blue<1>32 (out_blue<1>31)
     LUT5:I4->O            2   0.254   0.726  out_blue<1>35 (out_blue<1>_bdd5)
     LUT4:I3->O            2   0.254   0.726  out_blue<1>23 (out_blue<1>_bdd0)
     LUT5:I4->O            1   0.254   0.681  out_blue<1>13 (out_blue<1>)
     end scope: 'display:out_blue<1>'
     OBUF:I->O                 2.912          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                     13.866ns (6.088ns logic, 7.778ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   74.322|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 66.16 secs
 
--> 

Total memory usage is 382324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    7 (   0 filtered)

