Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/hlocal/TOC/Lab/testbench_isim_beh.exe -prj C:/hlocal/TOC/Lab/testbench_beh.prj work.testbench 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/hlocal/TOC/Lab/reg_paralelo.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/Lab/adder.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/Lab/counter.vhd" into library work
Parsing VHDL file "C:/hlocal/TOC/Lab/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture rtl of entity adder4b [adder4b_default]
Compiling architecture circuit of entity parallel_reg [parallel_reg_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/hlocal/TOC/Lab/testbench_isim_beh.exe
Fuse Memory Usage: 34260 KB
Fuse CPU Usage: 1062 ms
