// Seed: 3116317962
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    output tri id_7,
    input wand id_8
);
  assign id_7 = 1'h0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wand id_7,
    output wire id_8,
    input uwire id_9,
    input supply0 id_10,
    output wand id_11
);
  wire id_13;
  nor (id_6, id_4, id_9, id_2, id_7, id_13, id_5, id_0);
  module_0(
      id_0, id_11, id_5, id_5, id_2, id_9, id_7, id_6, id_10
  );
endmodule
