# compile vhdl design source files
vhdl xil_defaultlib  "../../../../counter.srcs/sim_1/new/s_counter.vhd"

# Do not sort compile order
nosort
