5 11 101 37 *
8 /ptmp/covered/diags/verilog -t main -vcd fsm10.2.vcd -o fsm10.2.cdd -y lib -v fsm10.2.v -F fsm=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm10.2.v 1 58 1
2 1 53 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clk 1 3 87000b 1 0 0 0 1 17 0 1 1 1 0
1 reset 2 4 7000b 1 0 0 0 1 17 0 1 0 1 0
1 head1 3 5 7000b 1 0 0 0 1 17 0 1 1 1 0
1 head2 4 5 70012 1 0 0 0 1 17 0 1 0 0 0
1 tail1 5 6 7000b 1 0 0 0 1 17 0 1 1 1 0
1 tail2 6 6 70012 1 0 0 0 1 17 0 1 0 0 0
1 valid1 7 7 7000b 1 0 0 0 1 17 0 1 1 1 0
1 valid2 8 7 70013 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 0 fsma "main.fsm1" lib/fsma.v 1 46 1
2 2 23 110015 24 1 100c 0 0 1 1 clock
2 3 23 90015 37 27 100a 2 0 1 18 0 1 0 0 0 0
2 4 23 36003f 4 1 100c 0 0 2 1 next_state
2 5 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 6 23 210032 5 1a 10cc 4 5 2 18 0 3 3 3 0 0
2 7 23 210025 2 1 100c 0 0 1 1 reset
2 8 23 21003f 5 19 100c 6 7 2 18 0 3 3 3 0 0
2 9 23 18001c 0 1 1410 0 0 2 1 state
2 10 23 18003f 12 38 e 8 9
2 11 35 230026 3 1 100c 0 0 1 1 tail
2 12 35 230026 3 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 35 1a001e 3 1 100c 0 0 1 1 valid
2 14 35 1a001e 3 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 35 120015 3 1 100c 0 0 1 1 head
2 16 35 120015 3 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 35 9000d 4 1 100c 0 0 2 1 state
2 18 35 9000d 4 29 1008 17 0 1 18 0 1 0 0 0 0
2 19 35 90015 6 2b 1008 16 18 1 18 0 1 0 0 0 0
2 20 35 9001e 6 2b 1008 14 19 1 18 0 1 0 0 0 0
2 21 35 90026 d 2b 100a 12 20 1 18 0 1 0 0 0 0
2 22 36 20006 6 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 0 0 6 1 100e 0 0 2 1 next_state
2 24 0 0 5 1 100e 0 0 2 1 state
1 STATE_IDLE 0 0 c0000 1 0 31 0 2 17 0 0 0 0 0
1 STATE_HEAD 0 0 c0000 1 0 31 0 2 17 1 0 0 0 0
1 STATE_DATA 0 0 c0000 1 0 31 0 2 17 2 0 0 0 0
1 STATE_TAIL 0 0 c0000 1 0 31 0 2 17 3 0 0 0 0
1 clock 9 9 a 1 0 0 0 1 17 1 1 1 1 0
1 reset 10 10 a 1 0 0 0 1 17 1 1 0 1 0
1 head 11 11 a 1 0 0 0 1 17 1 1 1 1 0
1 tail 12 12 a 1 0 0 0 1 17 1 1 1 1 0
1 valid 13 13 a 1 0 0 0 1 17 1 1 1 1 0
1 state 14 20 7000b 1 0 1 0 2 17 0 3 3 3 0
1 next_state 15 21 87000b 1 0 1 0 2 17 0 3 3 3 0
4 24 f 24 24
4 23 f 23 23
4 10 6 3 3
4 3 1 10 0
4 22 6 21 0
4 21 1 22 0
6 24 23 1  1 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0  2 16 2 0   8  0 0 1  0 1 1  1 2 1  1 3 0  2 2 0  2 3 0  3 0 0  3 1 1
3 1 fsma.$u2 "main.fsm1.$u2" lib/fsma.v 0 43 1
2 25 38 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 26 37 9000d d 1 100e 0 0 2 1 state
2 27 38 0 6 2d 114e 25 26 1 18 0 1 1 1 0 0
2 28 39 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 29 39 0 3 2d 120e 28 26 1 18 0 1 1 1 0 0
2 30 40 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 31 40 0 2 2d 1206 30 26 1 18 0 1 1 0 0 0
2 32 41 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 33 41 0 2 2d 120e 32 26 1 18 0 1 1 1 0 0
2 34 41 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 35 41 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 36 41 1f0039 1 1a 1104 34 35 2 18 0 3 3 0 0 0
2 37 41 28002b 1 1 1004 0 0 1 1 head
2 38 41 200024 1 1 1004 0 0 1 1 valid
2 39 41 20002b 1 8 1044 37 38 1 18 0 1 1 1 0 0
2 40 41 1f0046 1 19 1004 36 39 2 18 0 3 3 0 0 0
2 41 41 12001b 0 1 1410 0 0 2 1 next_state
2 42 41 120046 1 37 16 40 41
2 43 40 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 44 40 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 45 40 1f0039 0 1a 1030 43 44 2 18 0 3 0 0 0 0
2 46 40 28002b 0 1 1010 0 0 1 1 tail
2 47 40 200024 0 1 1010 0 0 1 1 valid
2 48 40 20002b 0 8 1030 46 47 1 18 0 1 0 0 0 0
2 49 40 1f0046 0 19 1030 45 48 2 18 0 3 0 0 0 0
2 50 40 12001b 0 1 1410 0 0 2 1 next_state
2 51 40 120046 0 37 32 49 50
2 52 39 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 53 39 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 54 39 1f0039 1 1a 1208 52 53 2 18 0 3 0 3 0 0
2 55 39 28002b 1 1 1018 0 0 1 1 tail
2 56 39 200024 1 1 1018 0 0 1 1 valid
2 57 39 20002b 1 8 1238 55 56 1 18 0 1 0 0 1 0
2 58 39 1f0046 1 19 1038 54 57 2 18 0 3 0 3 0 0
2 59 39 12001b 0 1 1410 0 0 2 1 next_state
2 60 39 120046 1 37 3a 58 59
2 61 38 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 62 38 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 63 38 1f0039 3 1a 110c 61 62 2 18 0 3 3 1 0 0
2 64 38 28002b 3 1 100c 0 0 1 1 head
2 65 38 200024 3 1 100c 0 0 1 1 valid
2 66 38 20002b 3 8 124c 64 65 1 18 0 1 1 1 1 0
2 67 38 1f0046 3 19 100c 63 66 2 18 0 3 3 1 0 0
2 68 38 12001b 0 1 1410 0 0 2 1 next_state
2 69 38 120046 3 37 e 67 68
4 42 0 0 0
4 33 0 42 0
4 51 0 0 0
4 31 0 51 33
4 60 0 0 0
4 29 0 60 31
4 69 0 0 0
4 27 11 69 29
3 0 fsm "main.fsm2" lib/fsm.v 1 37 1
2 70 23 110015 24 1 100c 0 0 1 1 clock
2 71 23 90015 37 27 100a 70 0 1 18 0 1 0 0 0 0
2 72 23 36003f 1 1 1004 0 0 2 1 next_state
2 73 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 74 23 210032 2 1a 1044 72 73 2 18 0 3 3 0 0 0
2 75 23 210025 2 1 100c 0 0 1 1 reset
2 76 23 21003f 2 19 1004 74 75 2 18 0 3 3 0 0 0
2 77 23 18001c 0 1 1410 0 0 2 1 state
2 78 23 18003f 12 38 6 76 77
2 79 26 230026 1 1 1004 0 0 1 1 tail
2 80 26 230026 1 29 1008 79 0 1 18 0 1 0 0 0 0
2 81 26 1a001e 1 1 1004 0 0 1 1 valid
2 82 26 1a001e 1 29 1008 81 0 1 18 0 1 0 0 0 0
2 83 26 120015 1 1 1004 0 0 1 1 head
2 84 26 120015 1 29 1008 83 0 1 18 0 1 0 0 0 0
2 85 26 9000d 1 1 1004 0 0 2 1 state
2 86 26 9000d 1 29 1008 85 0 1 18 0 1 0 0 0 0
2 87 26 90015 2 2b 1008 84 86 1 18 0 1 0 0 0 0
2 88 26 9001e 2 2b 1008 82 87 1 18 0 1 0 0 0 0
2 89 26 90026 5 2b 100a 80 88 1 18 0 1 0 0 0 0
2 90 27 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u3
2 91 0 0 2 1 1006 0 0 2 1 next_state
2 92 0 0 2 1 1006 0 0 2 1 state
1 STATE_IDLE 0 0 c0000 1 0 31 0 2 17 0 0 0 0 0
1 STATE_HEAD 0 0 c0000 1 0 31 0 2 17 1 0 0 0 0
1 STATE_DATA 0 0 c0000 1 0 31 0 2 17 2 0 0 0 0
1 STATE_TAIL 0 0 c0000 1 0 31 0 2 17 3 0 0 0 0
1 clock 16 9 a 1 0 0 0 1 17 1 1 1 1 0
1 reset 17 10 a 1 0 0 0 1 17 1 1 0 1 0
1 head 18 11 a 1 0 0 0 1 17 1 1 0 0 0
1 tail 19 12 a 1 0 0 0 1 17 1 1 0 0 0
1 valid 20 13 a 1 0 0 0 1 17 1 1 0 0 0
1 state 21 20 7000b 1 0 1 0 2 17 0 3 0 0 0
1 next_state 22 21 87000b 1 0 1 0 2 17 0 3 0 0 0
4 92 f 92 92
4 91 f 91 91
4 78 6 71 71
4 71 1 78 0
4 90 6 89 0
4 89 1 90 0
6 92 91 1  0 1 1 2 16 0 0  2 16 0 0   1  0 0 1
3 1 fsm.$u3 "main.fsm2.$u3" lib/fsm.v 0 34 1
2 93 29 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 94 28 9000d 5 1 1006 0 0 2 1 state
2 95 29 0 2 2d 104e 93 94 1 18 0 1 1 1 0 0
2 96 30 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 97 30 0 1 2d 1006 96 94 1 18 0 1 1 0 0 0
2 98 31 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 99 31 0 1 2d 1006 98 94 1 18 0 1 1 0 0 0
2 100 32 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 101 32 0 1 2d 1006 100 94 1 18 0 1 1 0 0 0
2 102 32 3d0046 0 32 1010 0 0 2 1 STATE_IDLE
2 103 32 300039 0 32 1010 0 0 2 1 STATE_HEAD
2 104 32 1f0039 0 1a 1030 102 103 2 18 0 3 0 0 0 0
2 105 32 28002b 0 1 1010 0 0 1 1 head
2 106 32 200024 0 1 1010 0 0 1 1 valid
2 107 32 20002b 0 8 1030 105 106 1 18 0 1 0 0 0 0
2 108 32 1f0046 0 19 1030 104 107 2 18 0 3 0 0 0 0
2 109 32 12001b 0 1 1410 0 0 2 1 next_state
2 110 32 120046 0 37 32 108 109
2 111 31 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 112 31 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 113 31 1f0039 0 1a 1030 111 112 2 18 0 3 0 0 0 0
2 114 31 28002b 0 1 1010 0 0 1 1 tail
2 115 31 200024 0 1 1010 0 0 1 1 valid
2 116 31 20002b 0 8 1030 114 115 1 18 0 1 0 0 0 0
2 117 31 1f0046 0 19 1030 113 116 2 18 0 3 0 0 0 0
2 118 31 12001b 0 1 1410 0 0 2 1 next_state
2 119 31 120046 0 37 32 117 118
2 120 30 3d0046 0 32 1010 0 0 2 1 STATE_DATA
2 121 30 300039 0 32 1010 0 0 2 1 STATE_TAIL
2 122 30 1f0039 0 1a 1030 120 121 2 18 0 3 0 0 0 0
2 123 30 28002b 0 1 1010 0 0 1 1 tail
2 124 30 200024 0 1 1010 0 0 1 1 valid
2 125 30 20002b 0 8 1030 123 124 1 18 0 1 0 0 0 0
2 126 30 1f0046 0 19 1030 122 125 2 18 0 3 0 0 0 0
2 127 30 12001b 0 1 1410 0 0 2 1 next_state
2 128 30 120046 0 37 32 126 127
2 129 29 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 130 29 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 131 29 1f0039 1 1a 1104 129 130 2 18 0 3 3 0 0 0
2 132 29 28002b 1 1 1004 0 0 1 1 head
2 133 29 200024 1 1 1004 0 0 1 1 valid
2 134 29 20002b 1 8 1044 132 133 1 18 0 1 1 1 0 0
2 135 29 1f0046 1 19 1004 131 134 2 18 0 3 3 0 0 0
2 136 29 12001b 0 1 1410 0 0 2 1 next_state
2 137 29 120046 1 37 16 135 136
4 110 0 0 0
4 101 0 110 0
4 119 0 0 0
4 99 0 119 101
4 128 0 0 0
4 97 0 128 99
4 137 0 0 0
4 95 11 137 97
3 1 main.$u0 "main.$u0" fsm10.2.v 0 51 1
3 1 main.$u1 "main.$u1" fsm10.2.v 0 56 1
2 138 54 7000a 1 0 21004 0 0 1 16 0 0
2 139 54 10003 0 1 1410 0 0 1 1 clk
2 140 54 1000a 1 37 16 138 139
2 141 55 120012 1 0 1008 0 0 32 48 2 0
2 142 55 100013 49 2c 900a 141 0 32 18 0 ffffffff 0 0 0 0
2 143 55 1c001e 24 1 101c 0 0 1 1 clk
2 144 55 1b001b 24 1b 102c 143 0 1 18 0 1 1 1 0 0
2 145 55 150017 0 1 1410 0 0 1 1 clk
2 146 55 15001e 24 37 3e 144 145
4 146 6 142 142
4 142 0 146 0
4 140 11 142 142
