# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# vsim +altera -do wave.do -l msim_transcript -gui work.ttl_serial_tb 
# ** Error: (vsim-19) Failed to access library 'work' at "work".
# 
# No such file or directory. (errno = ENOENT)
# Error loading design
vlib work
vcom *.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity btn_debounce_toggle
# -- Compiling architecture Behavioral of btn_debounce_toggle
# -- Loading package NUMERIC_STD
# -- Compiling entity edge_detector
# -- Compiling architecture detector of edge_detector
# -- Compiling entity project_4
# -- Compiling architecture HardwareLayer of project_4
# -- Compiling entity look_up_table
# -- Compiling architecture table of look_up_table
# ** Error: look_up_tabe.vhd(26): (vcom-1014) Array type case expression must be of a locally static subtype.
# 
# ** Warning: look_up_tabe.vhd(27): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(28): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(29): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(30): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(31): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(32): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(33): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(34): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(35): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Warning: look_up_tabe.vhd(36): (vcom-1322) Case statement choice cannot be checked for uniqueness.
# 
# ** Error: look_up_tabe.vhd(42): VHDL Compiler exiting
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
vsim +altera -do wave.do -l msim_transcript -gui work.exam1_tb
# vsim +altera -do wave.do -l msim_transcript -gui work.exam1_tb 
# ** Error: (vsim-3170) Could not find 'S:/Courses/EE365/P4/code/work.exam1_tb'.
# 
# Error loading design
vsim +altera -do wave.do -l msim_transcript -gui work.ttl_serial_tb
# vsim +altera -do wave.do -l msim_transcript -gui work.ttl_serial_tb 
# ** Error: (vsim-3170) Could not find 'S:/Courses/EE365/P4/code/work.ttl_serial_tb'.
# 
# Error loading design
vsim +altera -do wave.do -l msim_transcript -gui work.ttl_serial_tb.vhd
# vsim +altera -do wave.do -l msim_transcript -gui work.ttl_serial_tb.vhd 
# ** Error: (vsim-19) Failed to access library 'work.ttl_serial_tb' at "work.ttl_serial_tb".
# 
# No such file or directory. (errno = ENOENT)
# Error loading design
ls
# debounce.vhd          look_up_tabe.vhd         project_4.runs   testbench.tcl         
# edge_detector.vhd     msim_transcript          project_4.sim    testbench.vhd         
# edge_detector_tb.tcl  project_4.cache          project_4.srcs   top_logic.vhd         
# edge_detector_tb.vht  project_4.hw             project_4.xpr    univ_bin_counter.vhd  
# exam1.vhd             project_4.ip_user_files  reset_delay.vhd  work                  
