
*** Running vivado
    with args -log top_Asy_SinglePortRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Asy_SinglePortRAM.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_Asy_SinglePortRAM.tcl -notrace
Command: synth_design -top top_Asy_SinglePortRAM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Asy_SinglePortRAM' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/top_Asy_SinglePortRAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Asy_SinglePortRAM' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v:3]
WARNING: [Synth 8-567] referenced signal 'we' should be on the sensitivity list [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v:28]
WARNING: [Synth 8-567] referenced signal 'RAM' should be on the sensitivity list [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Asy_SinglePortRAM' (0#1) [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'transformer' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/transformer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'transformer' (0#1) [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/transformer.v:3]
INFO: [Synth 8-6157] synthesizing module 'display7seg' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/display7seg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/display7seg.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/display7seg.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/display7seg.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/display7seg.v:66]
INFO: [Synth 8-6155] done synthesizing module 'display7seg' (0#1) [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/display7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_Asy_SinglePortRAM' (0#1) [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/top_Asy_SinglePortRAM.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1280.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/constrs_2/new/Asy_SinglePortRAM_xdc.xdc]
Finished Parsing XDC File [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/constrs_2/new/Asy_SinglePortRAM_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/constrs_2/new/Asy_SinglePortRAM_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Asy_SinglePortRAM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Asy_SinglePortRAM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.srcs/sources_1/new/Asy_SinglePortRAM.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	  11 Input    1 Bit        Muxes := 3     
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (S/data_out_reg[3]) is unused and will be removed from module top_Asy_SinglePortRAM.
WARNING: [Synth 8-3332] Sequential element (S/data_out_reg[2]) is unused and will be removed from module top_Asy_SinglePortRAM.
WARNING: [Synth 8-3332] Sequential element (S/data_out_reg[1]) is unused and will be removed from module top_Asy_SinglePortRAM.
WARNING: [Synth 8-3332] Sequential element (S/data_out_reg[0]) is unused and will be removed from module top_Asy_SinglePortRAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT4   |     4|
|6     |LUT5   |    23|
|7     |LUT6   |    22|
|8     |MUXF7  |     4|
|9     |FDRE   |    90|
|10    |FDSE   |     4|
|11    |IBUF   |    11|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1280.258 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1280.258 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1280.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d40d4f9d
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1280.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thatcher/Desktop/Project14-1-2/Project14-1-2.runs/synth_1/top_Asy_SinglePortRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Asy_SinglePortRAM_utilization_synth.rpt -pb top_Asy_SinglePortRAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 21:09:10 2022...
