
<html><head><title>.probe or.print</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="namratam" />
<meta name="CreateDate" content="2023-08-31" />
<meta name="CreateTime" content="1693487221" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Spectre FX Simulator." />
<meta name="DocTitle" content="Spectre FX Circuit Simulator User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content=".probe or.print" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="spectrefxuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-31" />
<meta name="ModifiedTime" content="1693487221" />
<meta name="NextFile" content="probing_measuring_re__lprobe_or_lprint.html" />
<meta name="Order" content="1" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="probing_measuring_tk_Probing_Signals_in_the_Backannotation_Flow.html" />
<meta name="c_product" content="Spectre" />
<meta name="Product" content="Spectre" />
<meta name="ProductFamily" content="Spectre" />
<meta name="ProductVersion" content="23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre FX Circuit Simulator User Guide -- .probe or.print" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="command reference" />
<meta name="prod_feature" content="Spectre FX" />
<meta name="prod_subfeature" content="Measure" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="23.1" />
<meta name="SpaceKey" content="spectrefxuser231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="spectrefxuserTOC.html">Contents</a></li><li><a class="prev" href="probing_measuring_tk_Probing_Signals_in_the_Backannotation_Flow.html" title="Probing Signals in the Backannotation Flow">Probing Signals in the Backann ...</a></li><li style="float: right;"><a class="viewPrint" href="spectrefxuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="probing_measuring_re__lprobe_or_lprint.html" title=".lprobe or .lprint">.lprobe or .lprint</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Spectre FX Circuit Simulator User Guide<br />Product Version 23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re__probe_or_print" title=".probe or.print"></a><h2>
<a id="pgfId-1070044"></a><a id="10970"></a>.pro<a id="marker-1074965"></a>be or.pri<a id="marker-1074966"></a>nt</h2>
<h3>
<a id="pgfId-1074973"></a>Syntax </h3>
<a id="pgfId-1070174"></a><pre class="webflare-courier-new webflare-syx-syntax codeContent">
.probe [tran] [name1 = ]ov1 [[name2 = ]ov2] ... [[namen = ]ovn] [depth = value] [subckt = name] net=[name] [exclude = pn1] [exclude = pn2] ... [preserve=all|port|none]</pre>
<h3>
<a id="pgfId-1070170"></a>Description</h3>

<p>
<a id="pgfId-1070090"></a>In Spectre FX, <code>.print</code> is automatically converted to <code>.probe</code>. These statements are used to probe node voltages, device currents, and port currents. The statements can contain hierarchical names and wildcards for nodes, ports, or elements, and can be embedded within the scope of a subcircuit.</p>
<p>
<a id="pgfId-1070091"></a>The statements also support the following:</p>
<ul><li>
<a id="pgfId-1070092"></a>Multiple statements in the netlist file</li><li>
<a id="pgfId-1070134"></a>Output variables in different formats </li></ul>

<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1070094"></a>Spectre FX ignores non-existent signal names and prints a warning message with the names of those signals in the log file.</div>

<h3>
<a id="pgfId-1070084"></a>Arguments</h3>
<table class="webflareTable" id="#id1077171">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070238"></a><code>tran</code></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070240"></a>Defines the analysis type as transient. This is an optional parameter and can be skipped because Spectre FX supports only transient analysis.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070242"></a>ov1 ov2....ovn</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070244"></a>Name of the output variable (it can be the node voltage, branch current, port current, Verilog-A instance port voltage, or Verilog-A instance internal variable value).</p>

<ul><li>
<a id="pgfId-1070245"></a><code>v(</code><span class="webflare-courier-new" style="white-space:pre"><em>node_name</em></span><code>)</code> probes the <span class="webflare-courier-new" style="white-space:pre"><em>node_name</em></span> voltage. <span class="webflare-courier-new" style="white-space:pre"><em>node_name</em></span> can be hierarchical and can contain question marks and wildcards. For example: <code>v(x?1.*.n*)</code>.</li><li>
<a id="pgfId-1070246"></a><code>i(</code><span class="webflare-courier-new" style="white-space:pre"><em>element_name</em></span><code>)</code> probes the branch current output through the element <span class="webflare-courier-new" style="white-space:pre"><em>element_name</em></span>. <span class="webflare-courier-new" style="white-space:pre"><em>element_name</em></span> can be hierarchical and can contain question marks and wildcards. For example: <code>i(x?1.*.n*)</code>.</li><li>
<a id="pgfId-1070382"></a><code>v1(</code><span class="webflare-courier-new" style="white-space:pre"><em>element_name</em></span><code>)</code> probes the voltage of the first terminal for the element <span class="webflare-courier-new" style="white-space:pre"><em>element_name</em></span>, <code>v2</code> probes the voltage of the second terminal, <code>v3</code> probes the voltage of the third terminal, and <code>v4</code> probes the voltage of the fourth terminal (useful when the node name of a terminal is unknown).</li><li>
<a id="pgfId-1070247"></a><code>x(</code><span class="webflare-courier-new" style="white-space:pre"><em>instance_port_name</em></span><code>)</code>returns the current flowing into the subcircuit port, including all lower hierarchical subcircuit ports. It can be used to probe the power and ground ports of an instance, even if the ports are defined as global nodes and do not appear in the subcircuit port list. The <span class="webflare-courier-new" style="white-space:pre"><em>instance_port_name</em></span> can be hierarchical and can contain question marks and wildcards. For example: <code>x(x?1.*.n*.vdd)</code>.</li><li>
<a id="pgfId-1070508"></a><code>vol = v(</code><span class="webflare-courier-new" style="white-space:pre"><em>node1</em></span><code>, </code><span class="webflare-courier-new" style="white-space:pre"><em>node2</em></span><code>)</code> probes the voltage difference between <span class="webflare-courier-new" style="white-space:pre"><em>node1</em></span> and <span class="webflare-courier-new" style="white-space:pre"><em>node2</em></span> and assigns the result to the variable <span class="webflare-courier-new" style="white-space:pre"><em>vol</em></span>.</li><li>
<a id="pgfId-1070509"></a><code>expr = par(&#39;</code><span class="webflare-courier-new" style="white-space:pre"><em>expression</em></span><code>&#39;)</code> probes the expression of simple output variables and assigns the result to <code>expr</code>. The expression can contain variables and also all the mathematical operators and built-in or user-defined functions. An expression can also contain the names of other expressions.</li><li>
<a id="pgfId-1070510"></a><code>var_name(</code><span class="webflare-courier-new" style="white-space:pre"><em>veriloga_instance</em></span><code>)</code> probes the <code>var_name</code> voltage for <code>veriloga_instance</code>. <code>var_name</code> can be either a port name or an internal variable name of a Verilog-A module. <code>veriloga_instance</code> is the instance name of a Verilog-A module, which can be hierarchical and can contain question marks and wildcards. For example: <code>PD(IO.AN?.B*)</code>.</li></ul>







</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070608"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<ul><li>
<a id="pgfId-1070511"></a><code>all(</code><span class="webflare-courier-new" style="white-space:pre"><em>veriloga_instance</em></span><code>)</code>probes all the port voltages and internal variable values for <code>veriloga_instance</code>. <code>veriloga_instance</code> can be hierarchical and can contain question marks and wildcards. For example: <span class="webflare-courier-new" style="white-space:pre"><em>all(IO.AN?.B*)</em></span>.</li></ul>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070249"></a>depth=<span class="webflare-courier-new" style="white-space:pre"><em>value</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070251"></a>Specifies the depth in the circuit hierarchy that a wildcard name applies to. If it is set as <code>1</code>, only the nodes at the current level are applied (default value is infinity). This parameter has an alias <code>level</code>. The option <code><a href="spectrefxoptions_re_probe_level.html#61223"></a><h-hot>probe_level</h-hot><code></code></code> decides how to count the hierarchical depth.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070650"></a>subckt=<span class="webflare-courier-new" style="white-space:pre"><em>name</em></span></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070662"></a>Specifies the subcircuit to which this statement applies to. By default, it applies to the top level. If the statement is already in a subcircuit definition, this parameter is ignored. Setting this parameter is equivalent to defining the statement within a subcircuit declaration. Wildcards are supported.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070256"></a>exclude</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070258"></a>Specifies the output variables to be excluded from the probe. The names can be node or element names and can contain wildcards. This parameter has an alias <code>except</code>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070260"></a>preserve</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1070262"></a>Defines the content of the nodes probed with wildcard scoping. Possible values are:</p>
<p>
<a id="pgfId-1070263"></a><code>none</code>: Probes all the nodes and ports connected to active devices (default). Nodes connected only to passive elements are not probed.</p>
<p>
<a id="pgfId-1070264"></a><code>all</code>: Probes all nodes, including the nodes connected to passive elements, and probes all ports.</p>
<p>
<a id="pgfId-1070265"></a><code>port</code>: Probes only the ports in subcircuits.</p>
</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1070824"></a>Examples</h3>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070826"></a>.probe v(n1) i1(m1) vdiff = v(n2,n3) expr1 = par(&#39;v(n1)+2*v(n2)&#39;)</pre>

<p>
<a id="pgfId-1070827"></a>Tells the Spectre FX simulator to probe the voltage at node <code>n1</code> and the current <code>i1</code> for element <code>M1</code>. The voltage difference between nodes <code>n2</code> and <code>n3</code> is probed and assigned to <code>vdiff</code>. In addition, an expression of voltages at nodes <code>n1</code> and <code>n2</code> is probed and assigned to <code>expr1</code>.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070829"></a>.probe tran v(*) i(r1) depth = 2 subckt = VCO</pre>

<p>
<a id="pgfId-1070830"></a>Tells the Spectre FX simulator to probe the voltages for all the nodes in the subcircuit named <code>VCO</code> and one level below in the circuit hierarchy. The current of the resistor r1 is also probed for all the instances of the subcircuit <code>VCO</code>. The reported names of <code>r1</code> are appended with the circuit call path from the top level to <code>VCO</code>. This is equivalent to the situation where the statement <code>.probe tran v(*) i(r1) depth = 2</code> is written in the subcircuit definition of <code>VCO</code> in the netlist file.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070832"></a>.probe tran x(xtop1.block1.in) </pre>

<p>
<a id="pgfId-1070833"></a>Tells the Spectre FX simulator to report the current of port <code>in</code> for instance <code>block1</code>, which is instantiated at the top-level block <code>xtop</code>.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070835"></a>.print tran x(xtop.*)</pre>

<p>
<a id="pgfId-1070908"></a>Tells the Spectre FX simulator to probe the current of ports for instance <code>xtop</code> and all instances below.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070837"></a>.probe tran v(*) subckt=VCO preserve=all</pre>

<p>
<a id="pgfId-1070838"></a>Probes the voltages for all nodes in <code>VCO</code>, including port names and internal nodes that are only connected to resistors and capacitors.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070840"></a>.probe tran v(*) exclude=net* exclude=bl* depth=2</pre>

<p>
<a id="pgfId-1070841"></a>Probes all node voltages of the top level and one hierarchy below, except for the voltages of nodes matching the pattern <code>net*</code> and <code>bl*</code>.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070843"></a>.probe tran v1(x1.x3.mp1) v2(x3.xp.mp4) </pre>

<p>
<a id="pgfId-1070844"></a>Probes the drain of <code>x1.x3.mp1</code> and gate of <code>x3.xp.mp4</code>.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1070846"></a>.probe tran out(IO.ANA.VREG) ps3(IO.ANA.VREG) all(IO.ANA.C*)</pre>

<p>
<a id="pgfId-1070847"></a>Probes the voltage of port <code>out</code> and the value of the internal variable <code>ps3</code> for the Verilog-A instance <code>IO.ANA.VREG</code>, as well as all the port voltages and internal variable values for Verilog-A instances that match the name <code>IO.ANA.C*</code>.</p>

<h4><em>
<a id="pgfId-1075033"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1075071"></a><a href="probing_measuring_re__lprobe_or_lprint.html#65253">.lprobe or .lprint</a></p>
<p>
<a id="pgfId-1075077"></a><a href="probing_measuring_re_save.html#34715">save</a></p>
<p>
<a id="pgfId-1075118"></a><a href="probing_measuring_re__measure.html#59440">.measure</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="probing_measuring_tk_Probing_Signals_in_the_Backannotation_Flow.html" id="prev" title="Probing Signals in the Backannotation Flow">Probing Signals in the Backann ...</a></em></b><b><em><a href="probing_measuring_re__lprobe_or_lprint.html" id="nex" title=".lprobe or .lprint">.lprobe or .lprint</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>