

================================================================
== Vitis HLS Report for 'PackReadBuffer_ap_int_16_s'
================================================================
* Date:           Wed Feb 24 15:49:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        ?|  9.000 ns|         ?|    3|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_10_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_14_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_18_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_23_4  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 3, States = { 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 47 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 35 33 
33 --> 34 
34 --> 32 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 48 [1/1] (1.09ns)   --->   "%mem_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %mem" [./dma.h:5]   --->   Operation 48 'read' 'mem_1' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (1.09ns)   --->   "%OC_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %OC" [./dma.h:5]   --->   Operation 49 'read' 'OC_1' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 50 [1/1] (1.09ns)   --->   "%skip3_3 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3" [./dma.h:5]   --->   Operation 50 'read' 'skip3_3' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (1.09ns)   --->   "%skip1_2 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip1" [./dma.h:5]   --->   Operation 51 'read' 'skip1_2' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (1.09ns)   --->   "%write_ln5 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %skip1_out, i1 %skip1_2" [./dma.h:5]   --->   Operation 52 'write' 'write_ln5' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (1.09ns)   --->   "%write_ln5 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %skip1_out1, i1 %skip1_2" [./dma.h:5]   --->   Operation 53 'write' 'write_ln5' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_36, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OC, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_out1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem4, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_36, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.52ns)   --->   "%rep3 = select i1 %skip3_3, i32 0, i32 %OC_1" [./dma.h:7]   --->   Operation 62 'select' 'rep3' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.52ns)   --->   "%rep1 = select i1 %skip1_2, i32 0, i32 %OC_1" [./dma.h:8]   --->   Operation 63 'select' 'rep1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.11ns)   --->   "%icmp_ln10 = icmp_sgt  i32 %rep1, i32 0" [./dma.h:10]   --->   Operation 64 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.48ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %._crit_edge16.i, void %.lr.ph22.i" [./dma.h:10]   --->   Operation 65 'br' 'br_ln10' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %mem_1, i32 1, i32 63" [./dma.h:10]   --->   Operation 66 'partselect' 'trunc_ln10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i63 %trunc_ln10_1" [./dma.h:10]   --->   Operation 67 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%gmem4_addr = getelementptr i16 %gmem4, i64 %sext_ln10" [./dma.h:10]   --->   Operation 68 'getelementptr' 'gmem4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [7/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 70 [6/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 71 [5/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 72 [4/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 73 [3/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 74 [2/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.19>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = trunc i32 %rep1" [./dma.h:10]   --->   Operation 75 'trunc' 'trunc_ln10_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr, i32 %rep1" [./dma.h:10]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 77 [1/1] (0.48ns)   --->   "%br_ln10 = br void" [./dma.h:10]   --->   Operation 77 'br' 'br_ln10' <Predicate = true> <Delay = 0.48>

State 10 <SV = 9> <Delay = 1.19>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%count_4 = phi i31 %add_ln12, void %.split936.i, i31 0, void %.lr.ph22.i" [./dma.h:12]   --->   Operation 78 'phi' 'count_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (1.19ns)   --->   "%add_ln12 = add i31 %count_4, i31 1" [./dma.h:12]   --->   Operation 79 'add' 'add_ln12' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (1.09ns)   --->   "%icmp_ln10_1 = icmp_eq  i31 %count_4, i31 %trunc_ln10_2" [./dma.h:10]   --->   Operation 80 'icmp' 'icmp_ln10_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%empty_946 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 81 'speclooptripcount' 'empty_946' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10_1, void %.split9.i, void %._crit_edge23.i" [./dma.h:10]   --->   Operation 82 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i31 %count_4" [./dma.h:12]   --->   Operation 83 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %count_4, i32 3, i32 9" [./dma.h:12]   --->   Operation 84 'partselect' 'lshr_ln' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.87ns)   --->   "%switch_ln12 = switch i3 %trunc_ln12, void %branch7.i, i3 0, void %branch0.i, i3 1, void %branch1.i, i3 2, void %branch2.i, i3 3, void %branch3.i, i3 4, void %branch4.i, i3 5, void %branch5.i, i3 6, void %branch6.i" [./dma.h:12]   --->   Operation 85 'switch' 'switch_ln12' <Predicate = (!icmp_ln10_1)> <Delay = 0.87>

State 11 <SV = 10> <Delay = 2.19>
ST_11 : Operation 86 [1/1] (2.19ns)   --->   "%gmem4_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem4_addr" [./dma.h:12]   --->   Operation 86 'read' 'gmem4_addr_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 87 'br' 'br_ln12' <Predicate = (trunc_ln12 == 6)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 88 'br' 'br_ln12' <Predicate = (trunc_ln12 == 5)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 89 'br' 'br_ln12' <Predicate = (trunc_ln12 == 4)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 90 'br' 'br_ln12' <Predicate = (trunc_ln12 == 3)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 91 'br' 'br_ln12' <Predicate = (trunc_ln12 == 2)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 92 'br' 'br_ln12' <Predicate = (trunc_ln12 == 1)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 93 'br' 'br_ln12' <Predicate = (trunc_ln12 == 0)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split936.i" [./dma.h:12]   --->   Operation 94 'br' 'br_ln12' <Predicate = (trunc_ln12 == 7)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.35>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:6]   --->   Operation 95 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [./dma.h:6]   --->   Operation 96 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln" [./dma.h:12]   --->   Operation 97 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%scale1_addr = getelementptr i16 %scale1, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 98 'getelementptr' 'scale1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%scale11_addr = getelementptr i16 %scale11, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 99 'getelementptr' 'scale11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%scale12_addr = getelementptr i16 %scale12, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 100 'getelementptr' 'scale12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%scale13_addr = getelementptr i16 %scale13, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 101 'getelementptr' 'scale13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%scale14_addr = getelementptr i16 %scale14, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 102 'getelementptr' 'scale14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%scale15_addr = getelementptr i16 %scale15, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 103 'getelementptr' 'scale15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%scale16_addr = getelementptr i16 %scale16, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 104 'getelementptr' 'scale16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%scale17_addr = getelementptr i16 %scale17, i64 0, i64 %zext_ln12" [./dma.h:12]   --->   Operation 105 'getelementptr' 'scale17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale16_addr" [./dma.h:12]   --->   Operation 106 'store' 'store_ln12' <Predicate = (trunc_ln12 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 107 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale15_addr" [./dma.h:12]   --->   Operation 107 'store' 'store_ln12' <Predicate = (trunc_ln12 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 108 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale14_addr" [./dma.h:12]   --->   Operation 108 'store' 'store_ln12' <Predicate = (trunc_ln12 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 109 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale13_addr" [./dma.h:12]   --->   Operation 109 'store' 'store_ln12' <Predicate = (trunc_ln12 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 110 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale12_addr" [./dma.h:12]   --->   Operation 110 'store' 'store_ln12' <Predicate = (trunc_ln12 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 111 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale11_addr" [./dma.h:12]   --->   Operation 111 'store' 'store_ln12' <Predicate = (trunc_ln12 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 112 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale1_addr" [./dma.h:12]   --->   Operation 112 'store' 'store_ln12' <Predicate = (trunc_ln12 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 113 [1/1] (1.35ns)   --->   "%store_ln12 = store i16 %gmem4_addr_read, i7 %scale17_addr" [./dma.h:12]   --->   Operation 113 'store' 'store_ln12' <Predicate = (trunc_ln12 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln10_1)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.47>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%empty_947 = shl i32 %rep1, i32 1" [./dma.h:8]   --->   Operation 115 'shl' 'empty_947' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%p_cast73_i = zext i32 %empty_947" [./dma.h:8]   --->   Operation 116 'zext' 'p_cast73_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (1.47ns)   --->   "%empty_948 = add i64 %mem_1, i64 %p_cast73_i" [./dma.h:5]   --->   Operation 117 'add' 'empty_948' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_948, i32 1, i32 63" [./dma.h:14]   --->   Operation 118 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i63 %trunc_ln7" [./dma.h:14]   --->   Operation 119 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%gmem4_addr_1 = getelementptr i16 %gmem4, i64 %sext_ln14" [./dma.h:14]   --->   Operation 120 'getelementptr' 'gmem4_addr_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.19>
ST_14 : Operation 121 [7/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 121 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.19>
ST_15 : Operation 122 [6/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 122 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.19>
ST_16 : Operation 123 [5/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 123 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.19>
ST_17 : Operation 124 [4/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 124 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.19>
ST_18 : Operation 125 [3/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 125 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.19>
ST_19 : Operation 126 [2/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 126 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.19>
ST_20 : Operation 127 [1/7] (2.19ns)   --->   "%empty_949 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_1, i32 %rep1" [./dma.h:14]   --->   Operation 127 'readreq' 'empty_949' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 128 [1/1] (0.48ns)   --->   "%br_ln14 = br void" [./dma.h:14]   --->   Operation 128 'br' 'br_ln14' <Predicate = true> <Delay = 0.48>

State 21 <SV = 18> <Delay = 1.19>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln14, void %.split748.i, i31 0, void %._crit_edge23.i" [./dma.h:14]   --->   Operation 129 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (1.19ns)   --->   "%add_ln14 = add i31 %i_1, i31 1" [./dma.h:14]   --->   Operation 130 'add' 'add_ln14' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [1/1] (1.09ns)   --->   "%icmp_ln14 = icmp_eq  i31 %i_1, i31 %trunc_ln10_2" [./dma.h:14]   --->   Operation 131 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%empty_950 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 132 'speclooptripcount' 'empty_950' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split7.i, void %._crit_edge16.i.loopexit" [./dma.h:14]   --->   Operation 133 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i31 %i_1" [./dma.h:16]   --->   Operation 134 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i_1, i32 3, i32 9" [./dma.h:16]   --->   Operation 135 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.87ns)   --->   "%switch_ln16 = switch i3 %trunc_ln16, void %branch15.i, i3 0, void %branch8.i, i3 1, void %branch9.i, i3 2, void %branch10.i, i3 3, void %branch11.i, i3 4, void %branch12.i, i3 5, void %branch13.i, i3 6, void %branch14.i" [./dma.h:16]   --->   Operation 136 'switch' 'switch_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.87>

State 22 <SV = 19> <Delay = 2.19>
ST_22 : Operation 137 [1/1] (2.19ns)   --->   "%gmem4_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem4_addr_1" [./dma.h:16]   --->   Operation 137 'read' 'gmem4_addr_1_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 138 'br' 'br_ln16' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 139 'br' 'br_ln16' <Predicate = (trunc_ln16 == 5)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 140 'br' 'br_ln16' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 141 'br' 'br_ln16' <Predicate = (trunc_ln16 == 3)> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 142 'br' 'br_ln16' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 143 'br' 'br_ln16' <Predicate = (trunc_ln16 == 1)> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 144 'br' 'br_ln16' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln16 = br void %.split748.i" [./dma.h:16]   --->   Operation 145 'br' 'br_ln16' <Predicate = (trunc_ln16 == 7)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 1.35>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:14]   --->   Operation 146 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./dma.h:14]   --->   Operation 147 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln1" [./dma.h:16]   --->   Operation 148 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%bias1_addr = getelementptr i16 %bias1, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 149 'getelementptr' 'bias1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%bias18_addr = getelementptr i16 %bias18, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 150 'getelementptr' 'bias18_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%bias19_addr = getelementptr i16 %bias19, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 151 'getelementptr' 'bias19_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%bias110_addr = getelementptr i16 %bias110, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 152 'getelementptr' 'bias110_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%bias111_addr = getelementptr i16 %bias111, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 153 'getelementptr' 'bias111_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%bias112_addr = getelementptr i16 %bias112, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 154 'getelementptr' 'bias112_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%bias113_addr = getelementptr i16 %bias113, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 155 'getelementptr' 'bias113_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%bias114_addr = getelementptr i16 %bias114, i64 0, i64 %zext_ln16" [./dma.h:16]   --->   Operation 156 'getelementptr' 'bias114_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias113_addr" [./dma.h:16]   --->   Operation 157 'store' 'store_ln16' <Predicate = (trunc_ln16 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 158 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias112_addr" [./dma.h:16]   --->   Operation 158 'store' 'store_ln16' <Predicate = (trunc_ln16 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 159 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias111_addr" [./dma.h:16]   --->   Operation 159 'store' 'store_ln16' <Predicate = (trunc_ln16 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 160 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias110_addr" [./dma.h:16]   --->   Operation 160 'store' 'store_ln16' <Predicate = (trunc_ln16 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 161 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias19_addr" [./dma.h:16]   --->   Operation 161 'store' 'store_ln16' <Predicate = (trunc_ln16 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 162 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias18_addr" [./dma.h:16]   --->   Operation 162 'store' 'store_ln16' <Predicate = (trunc_ln16 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias1_addr" [./dma.h:16]   --->   Operation 163 'store' 'store_ln16' <Predicate = (trunc_ln16 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 164 [1/1] (1.35ns)   --->   "%store_ln16 = store i16 %gmem4_addr_1_read, i7 %bias114_addr" [./dma.h:16]   --->   Operation 164 'store' 'store_ln16' <Predicate = (trunc_ln16 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 1.95>
ST_24 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln0 = br void %._crit_edge16.i"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln10)> <Delay = 0.48>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%count = phi i32 0, void %entry, i32 %empty_947, void %._crit_edge16.i.loopexit" [./dma.h:8]   --->   Operation 167 'phi' 'count' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.11ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %rep3, i32 0" [./dma.h:18]   --->   Operation 168 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.exit, void %.lr.ph9.i" [./dma.h:18]   --->   Operation 169 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %count, i1 0" [./dma.h:8]   --->   Operation 170 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "%p_cast_i = sext i33 %tmp_11" [./dma.h:8]   --->   Operation 171 'sext' 'p_cast_i' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (1.47ns)   --->   "%empty_952 = add i64 %mem_1, i64 %p_cast_i" [./dma.h:5]   --->   Operation 172 'add' 'empty_952' <Predicate = (icmp_ln18)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_952, i32 1, i32 63" [./dma.h:18]   --->   Operation 173 'partselect' 'trunc_ln' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i63 %trunc_ln" [./dma.h:18]   --->   Operation 174 'sext' 'sext_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%gmem4_addr_2 = getelementptr i16 %gmem4, i64 %sext_ln18" [./dma.h:18]   --->   Operation 175 'getelementptr' 'gmem4_addr_2' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 2.19>
ST_25 : Operation 176 [7/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 176 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 2.19>
ST_26 : Operation 177 [6/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 177 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 2.19>
ST_27 : Operation 178 [5/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 178 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 2.19>
ST_28 : Operation 179 [4/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 179 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 2.19>
ST_29 : Operation 180 [3/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 180 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 2.19>
ST_30 : Operation 181 [2/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 181 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 2.19>
ST_31 : Operation 182 [1/1] (0.00ns)   --->   "%empty_951 = trunc i32 %rep3" [./dma.h:7]   --->   Operation 182 'trunc' 'empty_951' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 183 [1/7] (2.19ns)   --->   "%empty_953 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_2, i32 %rep3" [./dma.h:18]   --->   Operation 183 'readreq' 'empty_953' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 184 [1/1] (0.48ns)   --->   "%br_ln18 = br void" [./dma.h:18]   --->   Operation 184 'br' 'br_ln18' <Predicate = true> <Delay = 0.48>

State 32 <SV = 27> <Delay = 1.19>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln18, void %.split560.i, i31 0, void %.lr.ph9.i" [./dma.h:18]   --->   Operation 185 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (1.19ns)   --->   "%add_ln18 = add i31 %i_2, i31 1" [./dma.h:18]   --->   Operation 186 'add' 'add_ln18' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (1.09ns)   --->   "%icmp_ln18_1 = icmp_eq  i31 %i_2, i31 %empty_951" [./dma.h:18]   --->   Operation 187 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%empty_954 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 188 'speclooptripcount' 'empty_954' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %.split5.i, void %._crit_edge10.i" [./dma.h:18]   --->   Operation 189 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i31 %i_2" [./dma.h:20]   --->   Operation 190 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i_2, i32 3, i32 9" [./dma.h:20]   --->   Operation 191 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.87ns)   --->   "%switch_ln20 = switch i3 %trunc_ln20, void %branch23.i, i3 0, void %branch16.i, i3 1, void %branch17.i, i3 2, void %branch18.i, i3 3, void %branch19.i, i3 4, void %branch20.i, i3 5, void %branch21.i, i3 6, void %branch22.i" [./dma.h:20]   --->   Operation 192 'switch' 'switch_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.87>

State 33 <SV = 28> <Delay = 2.19>
ST_33 : Operation 193 [1/1] (2.19ns)   --->   "%gmem4_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem4_addr_2" [./dma.h:20]   --->   Operation 193 'read' 'gmem4_addr_2_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 194 'br' 'br_ln20' <Predicate = (trunc_ln20 == 6)> <Delay = 0.00>
ST_33 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 195 'br' 'br_ln20' <Predicate = (trunc_ln20 == 5)> <Delay = 0.00>
ST_33 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 196 'br' 'br_ln20' <Predicate = (trunc_ln20 == 4)> <Delay = 0.00>
ST_33 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 197 'br' 'br_ln20' <Predicate = (trunc_ln20 == 3)> <Delay = 0.00>
ST_33 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 198 'br' 'br_ln20' <Predicate = (trunc_ln20 == 2)> <Delay = 0.00>
ST_33 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 199 'br' 'br_ln20' <Predicate = (trunc_ln20 == 1)> <Delay = 0.00>
ST_33 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 200 'br' 'br_ln20' <Predicate = (trunc_ln20 == 0)> <Delay = 0.00>
ST_33 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln20 = br void %.split560.i" [./dma.h:20]   --->   Operation 201 'br' 'br_ln20' <Predicate = (trunc_ln20 == 7)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 1.35>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:18]   --->   Operation 202 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [./dma.h:18]   --->   Operation 203 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %lshr_ln2" [./dma.h:20]   --->   Operation 204 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 205 [1/1] (0.00ns)   --->   "%scale3_addr = getelementptr i16 %scale3, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 205 'getelementptr' 'scale3_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 206 [1/1] (0.00ns)   --->   "%scale315_addr = getelementptr i16 %scale315, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 206 'getelementptr' 'scale315_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 207 [1/1] (0.00ns)   --->   "%scale316_addr = getelementptr i16 %scale316, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 207 'getelementptr' 'scale316_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 208 [1/1] (0.00ns)   --->   "%scale317_addr = getelementptr i16 %scale317, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 208 'getelementptr' 'scale317_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 209 [1/1] (0.00ns)   --->   "%scale318_addr = getelementptr i16 %scale318, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 209 'getelementptr' 'scale318_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 210 [1/1] (0.00ns)   --->   "%scale319_addr = getelementptr i16 %scale319, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 210 'getelementptr' 'scale319_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%scale320_addr = getelementptr i16 %scale320, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 211 'getelementptr' 'scale320_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%scale321_addr = getelementptr i16 %scale321, i64 0, i64 %zext_ln20" [./dma.h:20]   --->   Operation 212 'getelementptr' 'scale321_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale320_addr" [./dma.h:20]   --->   Operation 213 'store' 'store_ln20' <Predicate = (trunc_ln20 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 214 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale319_addr" [./dma.h:20]   --->   Operation 214 'store' 'store_ln20' <Predicate = (trunc_ln20 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 215 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale318_addr" [./dma.h:20]   --->   Operation 215 'store' 'store_ln20' <Predicate = (trunc_ln20 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 216 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale317_addr" [./dma.h:20]   --->   Operation 216 'store' 'store_ln20' <Predicate = (trunc_ln20 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 217 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale316_addr" [./dma.h:20]   --->   Operation 217 'store' 'store_ln20' <Predicate = (trunc_ln20 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 218 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale315_addr" [./dma.h:20]   --->   Operation 218 'store' 'store_ln20' <Predicate = (trunc_ln20 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 219 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale3_addr" [./dma.h:20]   --->   Operation 219 'store' 'store_ln20' <Predicate = (trunc_ln20 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 220 [1/1] (1.35ns)   --->   "%store_ln20 = store i16 %gmem4_addr_2_read, i7 %scale321_addr" [./dma.h:20]   --->   Operation 220 'store' 'store_ln20' <Predicate = (trunc_ln20 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 221 'br' 'br_ln0' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 35 <SV = 28> <Delay = 1.20>
ST_35 : Operation 222 [1/1] (1.20ns)   --->   "%count_3 = add i32 %count, i32 %rep3" [./dma.h:23]   --->   Operation 222 'add' 'count_3' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 1.47>
ST_36 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %count_3, i1 0" [./dma.h:23]   --->   Operation 223 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast74_i = sext i33 %tmp_12" [./dma.h:23]   --->   Operation 224 'sext' 'p_cast74_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 225 [1/1] (1.47ns)   --->   "%empty_955 = add i64 %mem_1, i64 %p_cast74_i" [./dma.h:5]   --->   Operation 225 'add' 'empty_955' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_955, i32 1, i32 63" [./dma.h:23]   --->   Operation 226 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i63 %trunc_ln1" [./dma.h:23]   --->   Operation 227 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 228 [1/1] (0.00ns)   --->   "%gmem4_addr_3 = getelementptr i16 %gmem4, i64 %sext_ln23" [./dma.h:23]   --->   Operation 228 'getelementptr' 'gmem4_addr_3' <Predicate = true> <Delay = 0.00>

State 37 <SV = 30> <Delay = 2.19>
ST_37 : Operation 229 [7/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 229 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 31> <Delay = 2.19>
ST_38 : Operation 230 [6/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 230 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 32> <Delay = 2.19>
ST_39 : Operation 231 [5/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 231 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 33> <Delay = 2.19>
ST_40 : Operation 232 [4/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 232 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 34> <Delay = 2.19>
ST_41 : Operation 233 [3/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 233 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 35> <Delay = 2.19>
ST_42 : Operation 234 [2/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 234 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 36> <Delay = 2.19>
ST_43 : Operation 235 [1/7] (2.19ns)   --->   "%empty_956 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem4_addr_3, i32 %rep3" [./dma.h:23]   --->   Operation 235 'readreq' 'empty_956' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 236 [1/1] (0.48ns)   --->   "%br_ln23 = br void" [./dma.h:23]   --->   Operation 236 'br' 'br_ln23' <Predicate = true> <Delay = 0.48>

State 44 <SV = 37> <Delay = 1.19>
ST_44 : Operation 237 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln23, void %.split72.i, i31 0, void %._crit_edge10.i" [./dma.h:23]   --->   Operation 237 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 238 [1/1] (1.19ns)   --->   "%add_ln23 = add i31 %i_3, i31 1" [./dma.h:23]   --->   Operation 238 'add' 'add_ln23' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [1/1] (1.09ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i_3, i31 %empty_951" [./dma.h:23]   --->   Operation 239 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 240 [1/1] (0.00ns)   --->   "%empty_957 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_957' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split.i, void %.exit.loopexit" [./dma.h:23]   --->   Operation 241 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i31 %i_3" [./dma.h:25]   --->   Operation 242 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_44 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i_3, i32 3, i32 9" [./dma.h:25]   --->   Operation 243 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_44 : Operation 244 [1/1] (0.87ns)   --->   "%switch_ln25 = switch i3 %trunc_ln25, void %branch31.i, i3 0, void %branch24.i, i3 1, void %branch25.i, i3 2, void %branch26.i, i3 3, void %branch27.i, i3 4, void %branch28.i, i3 5, void %branch29.i, i3 6, void %branch30.i" [./dma.h:25]   --->   Operation 244 'switch' 'switch_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.87>

State 45 <SV = 38> <Delay = 2.19>
ST_45 : Operation 245 [1/1] (2.19ns)   --->   "%gmem4_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem4_addr_3" [./dma.h:25]   --->   Operation 245 'read' 'gmem4_addr_3_read' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 246 'br' 'br_ln25' <Predicate = (trunc_ln25 == 6)> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 247 'br' 'br_ln25' <Predicate = (trunc_ln25 == 5)> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 248 'br' 'br_ln25' <Predicate = (trunc_ln25 == 4)> <Delay = 0.00>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 249 'br' 'br_ln25' <Predicate = (trunc_ln25 == 3)> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 250 'br' 'br_ln25' <Predicate = (trunc_ln25 == 2)> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 251 'br' 'br_ln25' <Predicate = (trunc_ln25 == 1)> <Delay = 0.00>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 252 'br' 'br_ln25' <Predicate = (trunc_ln25 == 0)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln25 = br void %.split72.i" [./dma.h:25]   --->   Operation 253 'br' 'br_ln25' <Predicate = (trunc_ln25 == 7)> <Delay = 0.00>

State 46 <SV = 39> <Delay = 1.35>
ST_46 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:23]   --->   Operation 254 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [./dma.h:23]   --->   Operation 255 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %lshr_ln3" [./dma.h:25]   --->   Operation 256 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 257 [1/1] (0.00ns)   --->   "%bias3_addr = getelementptr i16 %bias3, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 257 'getelementptr' 'bias3_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 258 [1/1] (0.00ns)   --->   "%bias322_addr = getelementptr i16 %bias322, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 258 'getelementptr' 'bias322_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 259 [1/1] (0.00ns)   --->   "%bias323_addr = getelementptr i16 %bias323, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 259 'getelementptr' 'bias323_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 260 [1/1] (0.00ns)   --->   "%bias324_addr = getelementptr i16 %bias324, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 260 'getelementptr' 'bias324_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 261 [1/1] (0.00ns)   --->   "%bias325_addr = getelementptr i16 %bias325, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 261 'getelementptr' 'bias325_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%bias326_addr = getelementptr i16 %bias326, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 262 'getelementptr' 'bias326_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 263 [1/1] (0.00ns)   --->   "%bias327_addr = getelementptr i16 %bias327, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 263 'getelementptr' 'bias327_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 264 [1/1] (0.00ns)   --->   "%bias328_addr = getelementptr i16 %bias328, i64 0, i64 %zext_ln25" [./dma.h:25]   --->   Operation 264 'getelementptr' 'bias328_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 265 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias327_addr" [./dma.h:25]   --->   Operation 265 'store' 'store_ln25' <Predicate = (trunc_ln25 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 266 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias326_addr" [./dma.h:25]   --->   Operation 266 'store' 'store_ln25' <Predicate = (trunc_ln25 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 267 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias325_addr" [./dma.h:25]   --->   Operation 267 'store' 'store_ln25' <Predicate = (trunc_ln25 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias324_addr" [./dma.h:25]   --->   Operation 268 'store' 'store_ln25' <Predicate = (trunc_ln25 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 269 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias323_addr" [./dma.h:25]   --->   Operation 269 'store' 'store_ln25' <Predicate = (trunc_ln25 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 270 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias322_addr" [./dma.h:25]   --->   Operation 270 'store' 'store_ln25' <Predicate = (trunc_ln25 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 271 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias3_addr" [./dma.h:25]   --->   Operation 271 'store' 'store_ln25' <Predicate = (trunc_ln25 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 272 [1/1] (1.35ns)   --->   "%store_ln25 = store i16 %gmem4_addr_3_read, i7 %bias328_addr" [./dma.h:25]   --->   Operation 272 'store' 'store_ln25' <Predicate = (trunc_ln25 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 273 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 47 <SV = 38> <Delay = 0.00>
ST_47 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 274 'br' 'br_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_47 : Operation 275 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 275 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ scale1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias110]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias113]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale315]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale316]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale317]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale318]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale319]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale320]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale321]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias322]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias323]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias324]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias325]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias326]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias327]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias328]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OC]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ skip3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ skip1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ skip1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ skip1_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mem_1             (read             ) [ 001111111111111111111111111111111111100000000000]
OC_1              (read             ) [ 001000000000000000000000000000000000000000000000]
skip3_3           (read             ) [ 001000000000000000000000000000000000000000000000]
skip1_2           (read             ) [ 001000000000000000000000000000000000000000000000]
write_ln5         (write            ) [ 000000000000000000000000000000000000000000000000]
write_ln5         (write            ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000]
rep3              (select           ) [ 000111111111111111111111111111111111111111110000]
rep1              (select           ) [ 000111111111111111111000000000000000000000000000]
icmp_ln10         (icmp             ) [ 001111111111111111111111100000000000000000000000]
br_ln10           (br               ) [ 001111111111111111111111100000000000000000000000]
trunc_ln10_1      (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln10         (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr        (getelementptr    ) [ 000011111111100000000000000000000000000000000000]
trunc_ln10_2      (trunc            ) [ 000000000011111111111111000000000000000000000000]
empty             (readreq          ) [ 000000000000000000000000000000000000000000000000]
br_ln10           (br               ) [ 000000000111100000000000000000000000000000000000]
count_4           (phi              ) [ 000000000010000000000000000000000000000000000000]
add_ln12          (add              ) [ 000000000111100000000000000000000000000000000000]
icmp_ln10_1       (icmp             ) [ 000000000011100000000000000000000000000000000000]
empty_946         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
br_ln10           (br               ) [ 000000000000000000000000000000000000000000000000]
trunc_ln12        (trunc            ) [ 000000000011100000000000000000000000000000000000]
lshr_ln           (partselect       ) [ 000000000011100000000000000000000000000000000000]
switch_ln12       (switch           ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_read   (read             ) [ 000000000010100000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln12           (br               ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln6  (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln6  (specloopname     ) [ 000000000000000000000000000000000000000000000000]
zext_ln12         (zext             ) [ 000000000000000000000000000000000000000000000000]
scale1_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale11_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale12_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale13_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale14_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale15_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale16_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale17_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln12        (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000111100000000000000000000000000000000000]
empty_947         (shl              ) [ 001000000000001111111111100000000000000000000000]
p_cast73_i        (zext             ) [ 000000000000000000000000000000000000000000000000]
empty_948         (add              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln7         (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln14         (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_1      (getelementptr    ) [ 000000000000001111111111000000000000000000000000]
empty_949         (readreq          ) [ 000000000000000000000000000000000000000000000000]
br_ln14           (br               ) [ 000000000000000000001111000000000000000000000000]
i_1               (phi              ) [ 000000000000000000000100000000000000000000000000]
add_ln14          (add              ) [ 000000000000000000001111000000000000000000000000]
icmp_ln14         (icmp             ) [ 000000000000000000000111000000000000000000000000]
empty_950         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
br_ln14           (br               ) [ 000000000000000000000000000000000000000000000000]
trunc_ln16        (trunc            ) [ 000000000000000000000111000000000000000000000000]
lshr_ln1          (partselect       ) [ 000000000000000000000111000000000000000000000000]
switch_ln16       (switch           ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_1_read (read             ) [ 000000000000000000000101000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln16           (br               ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln14 (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln14 (specloopname     ) [ 000000000000000000000000000000000000000000000000]
zext_ln16         (zext             ) [ 000000000000000000000000000000000000000000000000]
bias1_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias18_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias19_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias110_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias111_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias112_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias113_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias114_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln16        (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000001111000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000]
count             (phi              ) [ 000111111111111111111111111111111111000000000000]
icmp_ln18         (icmp             ) [ 000000000000000000000000111111111111111111111111]
br_ln18           (br               ) [ 000000000000000000000000000000000000000000000000]
tmp_11            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_cast_i          (sext             ) [ 000000000000000000000000000000000000000000000000]
empty_952         (add              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln          (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln18         (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_2      (getelementptr    ) [ 000000000000000000000000011111111110000000000000]
empty_951         (trunc            ) [ 000000000000000000000000000000001111111111111110]
empty_953         (readreq          ) [ 000000000000000000000000000000000000000000000000]
br_ln18           (br               ) [ 000000000000000000000000000000011110000000000000]
i_2               (phi              ) [ 000000000000000000000000000000001000000000000000]
add_ln18          (add              ) [ 000000000000000000000000000000011110000000000000]
icmp_ln18_1       (icmp             ) [ 000000000000000000000000000000001110000000000000]
empty_954         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
br_ln18           (br               ) [ 000000000000000000000000000000000000000000000000]
trunc_ln20        (trunc            ) [ 000000000000000000000000000000001110000000000000]
lshr_ln2          (partselect       ) [ 000000000000000000000000000000001110000000000000]
switch_ln20       (switch           ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_2_read (read             ) [ 000000000000000000000000000000001010000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln20           (br               ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln18 (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000000000000000000000000000000000000]
zext_ln20         (zext             ) [ 000000000000000000000000000000000000000000000000]
scale3_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale315_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale316_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale317_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale318_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale319_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale320_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
scale321_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln20        (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000011110000000000000]
count_3           (add              ) [ 000000000000000000000000000000000000100000000000]
tmp_12            (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000]
p_cast74_i        (sext             ) [ 000000000000000000000000000000000000000000000000]
empty_955         (add              ) [ 000000000000000000000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000000000000000000000000000000]
sext_ln23         (sext             ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_3      (getelementptr    ) [ 000000000000000000000000000000000000011111111110]
empty_956         (readreq          ) [ 000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000011110]
i_3               (phi              ) [ 000000000000000000000000000000000000000000001000]
add_ln23          (add              ) [ 000000000000000000000000000000000000000000011110]
icmp_ln23         (icmp             ) [ 000000000000000000000000000000000000000000001110]
empty_957         (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
br_ln23           (br               ) [ 000000000000000000000000000000000000000000000000]
trunc_ln25        (trunc            ) [ 000000000000000000000000000000000000000000001110]
lshr_ln3          (partselect       ) [ 000000000000000000000000000000000000000000001110]
switch_ln25       (switch           ) [ 000000000000000000000000000000000000000000000000]
gmem4_addr_3_read (read             ) [ 000000000000000000000000000000000000000000001010]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000]
specpipeline_ln23 (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
specloopname_ln23 (specloopname     ) [ 000000000000000000000000000000000000000000000000]
zext_ln25         (zext             ) [ 000000000000000000000000000000000000000000000000]
bias3_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias322_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias323_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias324_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias325_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias326_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias327_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
bias328_addr      (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25        (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000011110]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="scale1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="scale11">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="scale12">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="scale13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="scale14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="scale15">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scale16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="scale17">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias18">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias19">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias110">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias110"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias111">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias111"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias112">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias112"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias113">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias113"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias114">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias114"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale315">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale315"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scale316">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale316"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scale317">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale317"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scale318">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale318"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="scale319">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale319"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="scale320">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale320"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="scale321">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale321"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bias3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bias322">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias322"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="bias323">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias323"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="bias324">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias324"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="bias325">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias325"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="bias326">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias326"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="bias327">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias327"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="bias328">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias328"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="OC">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OC"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="skip3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="skip1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="skip1_out">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_out"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="skip1_out1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip1_out1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="mem_1_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="OC_1_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OC_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="skip3_3_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip3_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="skip1_2_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip1_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln5_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln5_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_readreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="gmem4_addr_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="8"/>
<pin id="217" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem4_addr_read/11 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_readreq_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="1"/>
<pin id="222" dir="0" index="2" bw="32" slack="10"/>
<pin id="223" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_949/14 "/>
</bind>
</comp>

<comp id="225" class="1004" name="gmem4_addr_1_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="9"/>
<pin id="228" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem4_addr_1_read/22 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="0" index="2" bw="32" slack="19"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_953/25 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gmem4_addr_2_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="9"/>
<pin id="239" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem4_addr_2_read/33 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_readreq_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="1"/>
<pin id="244" dir="0" index="2" bw="32" slack="29"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_956/37 "/>
</bind>
</comp>

<comp id="247" class="1004" name="gmem4_addr_3_read_read_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="9"/>
<pin id="250" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem4_addr_3_read/45 "/>
</bind>
</comp>

<comp id="252" class="1004" name="scale1_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale1_addr/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="scale11_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="7" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale11_addr/12 "/>
</bind>
</comp>

<comp id="266" class="1004" name="scale12_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale12_addr/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="scale13_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale13_addr/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="scale14_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale14_addr/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="scale15_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale15_addr/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="scale16_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale16_addr/12 "/>
</bind>
</comp>

<comp id="301" class="1004" name="scale17_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale17_addr/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln12_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="1"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln12_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="1"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln12_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="1"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln12_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="1"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln12_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="1"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln12_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="1"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln12_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="1"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln12_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="1"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bias1_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias1_addr/23 "/>
</bind>
</comp>

<comp id="363" class="1004" name="bias18_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias18_addr/23 "/>
</bind>
</comp>

<comp id="370" class="1004" name="bias19_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias19_addr/23 "/>
</bind>
</comp>

<comp id="377" class="1004" name="bias110_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias110_addr/23 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bias111_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias111_addr/23 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bias112_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias112_addr/23 "/>
</bind>
</comp>

<comp id="398" class="1004" name="bias113_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias113_addr/23 "/>
</bind>
</comp>

<comp id="405" class="1004" name="bias114_addr_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias114_addr/23 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln16_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="1"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln16_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="1"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln16_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="1"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln16_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="1"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln16_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="1"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln16_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="1"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln16_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="1"/>
<pin id="451" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="454" class="1004" name="store_ln16_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="1"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/23 "/>
</bind>
</comp>

<comp id="460" class="1004" name="scale3_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="7" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale3_addr/34 "/>
</bind>
</comp>

<comp id="467" class="1004" name="scale315_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="7" slack="0"/>
<pin id="471" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale315_addr/34 "/>
</bind>
</comp>

<comp id="474" class="1004" name="scale316_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="7" slack="0"/>
<pin id="478" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale316_addr/34 "/>
</bind>
</comp>

<comp id="481" class="1004" name="scale317_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="7" slack="0"/>
<pin id="485" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale317_addr/34 "/>
</bind>
</comp>

<comp id="488" class="1004" name="scale318_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="7" slack="0"/>
<pin id="492" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale318_addr/34 "/>
</bind>
</comp>

<comp id="495" class="1004" name="scale319_addr_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="0"/>
<pin id="499" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale319_addr/34 "/>
</bind>
</comp>

<comp id="502" class="1004" name="scale320_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="7" slack="0"/>
<pin id="506" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale320_addr/34 "/>
</bind>
</comp>

<comp id="509" class="1004" name="scale321_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scale321_addr/34 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln20_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="7" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="1"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln20_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="1"/>
<pin id="525" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln20_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="1"/>
<pin id="531" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln20_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="1"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln20_access_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="1"/>
<pin id="543" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln20_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="1"/>
<pin id="549" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln20_access_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="1"/>
<pin id="555" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln20_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="1"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/34 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bias3_addr_gep_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="7" slack="0"/>
<pin id="568" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias3_addr/46 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bias322_addr_gep_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="7" slack="0"/>
<pin id="575" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias322_addr/46 "/>
</bind>
</comp>

<comp id="578" class="1004" name="bias323_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="0"/>
<pin id="582" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias323_addr/46 "/>
</bind>
</comp>

<comp id="585" class="1004" name="bias324_addr_gep_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="7" slack="0"/>
<pin id="589" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias324_addr/46 "/>
</bind>
</comp>

<comp id="592" class="1004" name="bias325_addr_gep_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="7" slack="0"/>
<pin id="596" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias325_addr/46 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bias326_addr_gep_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias326_addr/46 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bias327_addr_gep_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="7" slack="0"/>
<pin id="610" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias327_addr/46 "/>
</bind>
</comp>

<comp id="613" class="1004" name="bias328_addr_gep_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="0" index="2" bw="7" slack="0"/>
<pin id="617" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias328_addr/46 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln25_access_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="1"/>
<pin id="623" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="624" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln25_access_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="1"/>
<pin id="629" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln25_access_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="1"/>
<pin id="635" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="636" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln25_access_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="1"/>
<pin id="641" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln25_access_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="1"/>
<pin id="647" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln25_access_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="1"/>
<pin id="653" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln25_access_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="1"/>
<pin id="659" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln25_access_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="1"/>
<pin id="665" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/46 "/>
</bind>
</comp>

<comp id="668" class="1005" name="count_4_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="31" slack="1"/>
<pin id="670" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="count_4 (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="count_4_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="31" slack="0"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="1" slack="1"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_4/10 "/>
</bind>
</comp>

<comp id="679" class="1005" name="i_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="31" slack="1"/>
<pin id="681" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="683" class="1004" name="i_1_phi_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="0"/>
<pin id="685" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="2" bw="1" slack="1"/>
<pin id="687" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/21 "/>
</bind>
</comp>

<comp id="690" class="1005" name="count_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="9"/>
<pin id="692" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="count (phireg) "/>
</bind>
</comp>

<comp id="694" class="1004" name="count_phi_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="18"/>
<pin id="696" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="697" dir="0" index="2" bw="32" slack="9"/>
<pin id="698" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="699" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count/24 "/>
</bind>
</comp>

<comp id="702" class="1005" name="i_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="31" slack="1"/>
<pin id="704" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_2_phi_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="31" slack="0"/>
<pin id="708" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="2" bw="1" slack="1"/>
<pin id="710" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/32 "/>
</bind>
</comp>

<comp id="713" class="1005" name="i_3_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="31" slack="1"/>
<pin id="715" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="i_3_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="1" slack="1"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/44 "/>
</bind>
</comp>

<comp id="724" class="1004" name="rep3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="1"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="0" index="2" bw="32" slack="1"/>
<pin id="728" dir="1" index="3" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rep3/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="rep1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="1"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rep1/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln10_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="742" class="1004" name="trunc_ln10_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="63" slack="0"/>
<pin id="744" dir="0" index="1" bw="64" slack="2"/>
<pin id="745" dir="0" index="2" bw="1" slack="0"/>
<pin id="746" dir="0" index="3" bw="7" slack="0"/>
<pin id="747" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_1/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln10_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="63" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="gmem4_addr_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="0" index="1" bw="63" slack="0"/>
<pin id="758" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="trunc_ln10_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="7"/>
<pin id="764" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10_2/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln12_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="31" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln10_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="31" slack="0"/>
<pin id="773" dir="0" index="1" bw="31" slack="1"/>
<pin id="774" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/10 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln12_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="31" slack="0"/>
<pin id="778" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/10 "/>
</bind>
</comp>

<comp id="780" class="1004" name="lshr_ln_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="0"/>
<pin id="782" dir="0" index="1" bw="31" slack="0"/>
<pin id="783" dir="0" index="2" bw="3" slack="0"/>
<pin id="784" dir="0" index="3" bw="5" slack="0"/>
<pin id="785" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln12_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="2"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/12 "/>
</bind>
</comp>

<comp id="801" class="1004" name="empty_947_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="9"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_947/13 "/>
</bind>
</comp>

<comp id="806" class="1004" name="p_cast73_i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast73_i/13 "/>
</bind>
</comp>

<comp id="810" class="1004" name="empty_948_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="10"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_948/13 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln7_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="63" slack="0"/>
<pin id="817" dir="0" index="1" bw="64" slack="0"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="0" index="3" bw="7" slack="0"/>
<pin id="820" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="sext_ln14_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="63" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/13 "/>
</bind>
</comp>

<comp id="829" class="1004" name="gmem4_addr_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="0" index="1" bw="63" slack="0"/>
<pin id="832" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr_1/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="add_ln14_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="31" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/21 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln14_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="31" slack="0"/>
<pin id="843" dir="0" index="1" bw="31" slack="10"/>
<pin id="844" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/21 "/>
</bind>
</comp>

<comp id="846" class="1004" name="trunc_ln16_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="31" slack="0"/>
<pin id="848" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/21 "/>
</bind>
</comp>

<comp id="850" class="1004" name="lshr_ln1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="0"/>
<pin id="852" dir="0" index="1" bw="31" slack="0"/>
<pin id="853" dir="0" index="2" bw="3" slack="0"/>
<pin id="854" dir="0" index="3" bw="5" slack="0"/>
<pin id="855" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/21 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln16_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="7" slack="2"/>
<pin id="862" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/23 "/>
</bind>
</comp>

<comp id="871" class="1004" name="icmp_ln18_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="18"/>
<pin id="873" dir="0" index="1" bw="1" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/24 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_11_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="33" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/24 "/>
</bind>
</comp>

<comp id="884" class="1004" name="p_cast_i_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="33" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_i/24 "/>
</bind>
</comp>

<comp id="888" class="1004" name="empty_952_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="19"/>
<pin id="890" dir="0" index="1" bw="33" slack="0"/>
<pin id="891" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_952/24 "/>
</bind>
</comp>

<comp id="893" class="1004" name="trunc_ln_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="63" slack="0"/>
<pin id="895" dir="0" index="1" bw="64" slack="0"/>
<pin id="896" dir="0" index="2" bw="1" slack="0"/>
<pin id="897" dir="0" index="3" bw="7" slack="0"/>
<pin id="898" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/24 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln18_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="63" slack="0"/>
<pin id="905" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/24 "/>
</bind>
</comp>

<comp id="907" class="1004" name="gmem4_addr_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="0" index="1" bw="63" slack="0"/>
<pin id="910" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr_2/24 "/>
</bind>
</comp>

<comp id="913" class="1004" name="empty_951_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="25"/>
<pin id="915" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_951/31 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln18_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="31" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/32 "/>
</bind>
</comp>

<comp id="922" class="1004" name="icmp_ln18_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="31" slack="0"/>
<pin id="924" dir="0" index="1" bw="31" slack="1"/>
<pin id="925" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/32 "/>
</bind>
</comp>

<comp id="927" class="1004" name="trunc_ln20_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="31" slack="0"/>
<pin id="929" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/32 "/>
</bind>
</comp>

<comp id="931" class="1004" name="lshr_ln2_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="0"/>
<pin id="933" dir="0" index="1" bw="31" slack="0"/>
<pin id="934" dir="0" index="2" bw="3" slack="0"/>
<pin id="935" dir="0" index="3" bw="5" slack="0"/>
<pin id="936" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/32 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln20_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="2"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/34 "/>
</bind>
</comp>

<comp id="952" class="1004" name="count_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="9"/>
<pin id="954" dir="0" index="1" bw="32" slack="27"/>
<pin id="955" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_3/35 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_12_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="33" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="1"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/36 "/>
</bind>
</comp>

<comp id="964" class="1004" name="p_cast74_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="33" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast74_i/36 "/>
</bind>
</comp>

<comp id="968" class="1004" name="empty_955_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="29"/>
<pin id="970" dir="0" index="1" bw="33" slack="0"/>
<pin id="971" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_955/36 "/>
</bind>
</comp>

<comp id="973" class="1004" name="trunc_ln1_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="63" slack="0"/>
<pin id="975" dir="0" index="1" bw="64" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="0" index="3" bw="7" slack="0"/>
<pin id="978" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/36 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sext_ln23_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="63" slack="0"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/36 "/>
</bind>
</comp>

<comp id="987" class="1004" name="gmem4_addr_3_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="0"/>
<pin id="989" dir="0" index="1" bw="63" slack="0"/>
<pin id="990" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem4_addr_3/36 "/>
</bind>
</comp>

<comp id="993" class="1004" name="add_ln23_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="31" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/44 "/>
</bind>
</comp>

<comp id="999" class="1004" name="icmp_ln23_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="31" slack="0"/>
<pin id="1001" dir="0" index="1" bw="31" slack="11"/>
<pin id="1002" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/44 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="trunc_ln25_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="31" slack="0"/>
<pin id="1006" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/44 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="lshr_ln3_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="0" index="1" bw="31" slack="0"/>
<pin id="1011" dir="0" index="2" bw="3" slack="0"/>
<pin id="1012" dir="0" index="3" bw="5" slack="0"/>
<pin id="1013" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/44 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="zext_ln25_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="2"/>
<pin id="1020" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/46 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="mem_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="64" slack="2"/>
<pin id="1031" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mem_1 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="OC_1_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OC_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="skip3_3_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="skip3_3 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="skip1_2_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="skip1_2 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="rep3_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="18"/>
<pin id="1055" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="rep3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="rep1_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rep1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="icmp_ln10_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="18"/>
<pin id="1072" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="gmem4_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="1"/>
<pin id="1076" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr "/>
</bind>
</comp>

<comp id="1080" class="1005" name="trunc_ln10_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="31" slack="1"/>
<pin id="1082" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_2 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="add_ln12_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="31" slack="0"/>
<pin id="1088" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="icmp_ln10_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="2"/>
<pin id="1093" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10_1 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="trunc_ln12_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="1"/>
<pin id="1097" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="lshr_ln_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="7" slack="2"/>
<pin id="1101" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="1104" class="1005" name="gmem4_addr_read_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="1"/>
<pin id="1106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_read "/>
</bind>
</comp>

<comp id="1116" class="1005" name="empty_947_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="9"/>
<pin id="1118" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="empty_947 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="gmem4_addr_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="1"/>
<pin id="1123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_1 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="add_ln14_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="31" slack="0"/>
<pin id="1129" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="icmp_ln14_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="2"/>
<pin id="1134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="trunc_ln16_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="1"/>
<pin id="1138" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="lshr_ln1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="7" slack="2"/>
<pin id="1142" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="gmem4_addr_1_read_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="16" slack="1"/>
<pin id="1147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_1_read "/>
</bind>
</comp>

<comp id="1157" class="1005" name="icmp_ln18_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="19"/>
<pin id="1159" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="gmem4_addr_2_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="1"/>
<pin id="1163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="empty_951_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="31" slack="1"/>
<pin id="1169" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_951 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln18_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="31" slack="0"/>
<pin id="1175" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="icmp_ln18_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="2"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="trunc_ln20_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="3" slack="1"/>
<pin id="1184" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="lshr_ln2_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="7" slack="2"/>
<pin id="1188" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="gmem4_addr_2_read_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="1"/>
<pin id="1193" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_2_read "/>
</bind>
</comp>

<comp id="1203" class="1005" name="count_3_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="gmem4_addr_3_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="16" slack="1"/>
<pin id="1210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_3 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="add_ln23_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="31" slack="0"/>
<pin id="1216" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="icmp_ln23_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="2"/>
<pin id="1221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="trunc_ln25_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="3" slack="1"/>
<pin id="1225" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="lshr_ln3_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="7" slack="2"/>
<pin id="1229" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="gmem4_addr_3_read_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="16" slack="1"/>
<pin id="1234" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem4_addr_3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="78" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="80" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="186" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="186" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="114" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="148" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="114" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="148" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="114" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="148" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="114" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="148" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="126" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="126" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="126" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="126" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="126" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="14" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="126" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="126" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="126" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="287" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="280" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="273" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="266" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="259" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="252" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="301" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="20" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="126" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="126" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="24" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="126" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="126" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="28" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="126" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="126" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="126" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="126" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="398" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="391" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="384" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="377" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="370" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="363" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="356" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="405" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="126" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="126" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="126" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="126" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="126" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="46" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="126" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="126" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="126" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="502" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="495" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="488" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="481" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="474" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="467" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="460" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="563"><net_src comp="509" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="569"><net_src comp="52" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="126" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="576"><net_src comp="54" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="126" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="126" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="58" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="126" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="597"><net_src comp="60" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="126" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="62" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="126" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="64" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="126" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="618"><net_src comp="66" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="126" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="625"><net_src comp="606" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="631"><net_src comp="599" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="637"><net_src comp="592" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="643"><net_src comp="585" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="578" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="655"><net_src comp="571" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="661"><net_src comp="564" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="667"><net_src comp="613" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="116" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="678"><net_src comp="668" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="682"><net_src comp="116" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="90" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="700"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="694" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="705"><net_src comp="116" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="116" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="90" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="90" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="90" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="748"><net_src comp="108" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="110" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="750"><net_src comp="112" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="754"><net_src comp="742" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="0" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="755" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="769"><net_src comp="672" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="118" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="672" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="672" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="128" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="672" pin="4"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="130" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="132" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="793"><net_src comp="790" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="805"><net_src comp="110" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="801" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="821"><net_src comp="108" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="110" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="112" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="828"><net_src comp="815" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="0" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="683" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="118" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="683" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="683" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="856"><net_src comp="128" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="683" pin="4"/><net_sink comp="850" pin=1"/></net>

<net id="858"><net_src comp="130" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="859"><net_src comp="132" pin="0"/><net_sink comp="850" pin=3"/></net>

<net id="863"><net_src comp="860" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="870"><net_src comp="860" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="875"><net_src comp="90" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="160" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="694" pin="4"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="162" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="876" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="892"><net_src comp="884" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="899"><net_src comp="108" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="888" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="110" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="112" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="893" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="0" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="920"><net_src comp="706" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="118" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="706" pin="4"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="706" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="937"><net_src comp="128" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="706" pin="4"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="130" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="132" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="944"><net_src comp="941" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="947"><net_src comp="941" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="948"><net_src comp="941" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="949"><net_src comp="941" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="950"><net_src comp="941" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="951"><net_src comp="941" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="956"><net_src comp="690" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="962"><net_src comp="160" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="162" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="967"><net_src comp="957" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="979"><net_src comp="108" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="968" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="981"><net_src comp="110" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="982"><net_src comp="112" pin="0"/><net_sink comp="973" pin=3"/></net>

<net id="986"><net_src comp="973" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="0" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="983" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="717" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="118" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="717" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="717" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1014"><net_src comp="128" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="717" pin="4"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="130" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="132" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1021"><net_src comp="1018" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1024"><net_src comp="1018" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1025"><net_src comp="1018" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="1027"><net_src comp="1018" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1028"><net_src comp="1018" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="1032"><net_src comp="168" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1040"><net_src comp="174" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="1046"><net_src comp="180" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1051"><net_src comp="186" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1056"><net_src comp="724" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1065"><net_src comp="730" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1068"><net_src comp="1062" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1069"><net_src comp="1062" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1073"><net_src comp="736" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="755" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1083"><net_src comp="762" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1089"><net_src comp="765" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1094"><net_src comp="771" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="776" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="780" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1107"><net_src comp="214" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1111"><net_src comp="1104" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1112"><net_src comp="1104" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1113"><net_src comp="1104" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1114"><net_src comp="1104" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1115"><net_src comp="1104" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="1119"><net_src comp="801" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="1124"><net_src comp="829" pin="2"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1130"><net_src comp="835" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1135"><net_src comp="841" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="846" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="850" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1148"><net_src comp="225" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1151"><net_src comp="1145" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1152"><net_src comp="1145" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1153"><net_src comp="1145" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1154"><net_src comp="1145" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1155"><net_src comp="1145" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1156"><net_src comp="1145" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1160"><net_src comp="871" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="907" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="1170"><net_src comp="913" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1176"><net_src comp="916" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1181"><net_src comp="922" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="927" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="931" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1194"><net_src comp="236" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1200"><net_src comp="1191" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1201"><net_src comp="1191" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1202"><net_src comp="1191" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1206"><net_src comp="952" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1211"><net_src comp="987" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1217"><net_src comp="993" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1222"><net_src comp="999" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="1004" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="1008" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1235"><net_src comp="247" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1239"><net_src comp="1232" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1240"><net_src comp="1232" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="1241"><net_src comp="1232" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1242"><net_src comp="1232" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1243"><net_src comp="1232" pin="1"/><net_sink comp="662" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: scale1 | {12 }
	Port: scale11 | {12 }
	Port: scale12 | {12 }
	Port: scale13 | {12 }
	Port: scale14 | {12 }
	Port: scale15 | {12 }
	Port: scale16 | {12 }
	Port: scale17 | {12 }
	Port: bias1 | {23 }
	Port: bias18 | {23 }
	Port: bias19 | {23 }
	Port: bias110 | {23 }
	Port: bias111 | {23 }
	Port: bias112 | {23 }
	Port: bias113 | {23 }
	Port: bias114 | {23 }
	Port: scale3 | {34 }
	Port: scale315 | {34 }
	Port: scale316 | {34 }
	Port: scale317 | {34 }
	Port: scale318 | {34 }
	Port: scale319 | {34 }
	Port: scale320 | {34 }
	Port: scale321 | {34 }
	Port: bias3 | {46 }
	Port: bias322 | {46 }
	Port: bias323 | {46 }
	Port: bias324 | {46 }
	Port: bias325 | {46 }
	Port: bias326 | {46 }
	Port: bias327 | {46 }
	Port: bias328 | {46 }
	Port: skip1_out | {1 }
	Port: skip1_out1 | {1 }
 - Input state : 
	Port: PackReadBuffer<ap_int<16> > : gmem4 | {3 4 5 6 7 8 9 11 14 15 16 17 18 19 20 22 25 26 27 28 29 30 31 33 37 38 39 40 41 42 43 45 }
	Port: PackReadBuffer<ap_int<16> > : mem | {1 }
	Port: PackReadBuffer<ap_int<16> > : OC | {1 }
	Port: PackReadBuffer<ap_int<16> > : skip3 | {1 }
	Port: PackReadBuffer<ap_int<16> > : skip1 | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		br_ln10 : 2
	State 3
		sext_ln10 : 1
		gmem4_addr : 2
		empty : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln12 : 1
		icmp_ln10_1 : 1
		br_ln10 : 2
		trunc_ln12 : 1
		lshr_ln : 1
		switch_ln12 : 2
	State 11
	State 12
		scale1_addr : 1
		scale11_addr : 1
		scale12_addr : 1
		scale13_addr : 1
		scale14_addr : 1
		scale15_addr : 1
		scale16_addr : 1
		scale17_addr : 1
		store_ln12 : 2
		store_ln12 : 2
		store_ln12 : 2
		store_ln12 : 2
		store_ln12 : 2
		store_ln12 : 2
		store_ln12 : 2
		store_ln12 : 2
	State 13
		empty_948 : 1
		trunc_ln7 : 2
		sext_ln14 : 3
		gmem4_addr_1 : 4
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		add_ln14 : 1
		icmp_ln14 : 1
		br_ln14 : 2
		trunc_ln16 : 1
		lshr_ln1 : 1
		switch_ln16 : 2
	State 22
	State 23
		bias1_addr : 1
		bias18_addr : 1
		bias19_addr : 1
		bias110_addr : 1
		bias111_addr : 1
		bias112_addr : 1
		bias113_addr : 1
		bias114_addr : 1
		store_ln16 : 2
		store_ln16 : 2
		store_ln16 : 2
		store_ln16 : 2
		store_ln16 : 2
		store_ln16 : 2
		store_ln16 : 2
		store_ln16 : 2
	State 24
		count : 1
		br_ln18 : 1
		tmp_11 : 2
		p_cast_i : 3
		empty_952 : 4
		trunc_ln : 5
		sext_ln18 : 6
		gmem4_addr_2 : 7
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		add_ln18 : 1
		icmp_ln18_1 : 1
		br_ln18 : 2
		trunc_ln20 : 1
		lshr_ln2 : 1
		switch_ln20 : 2
	State 33
	State 34
		scale3_addr : 1
		scale315_addr : 1
		scale316_addr : 1
		scale317_addr : 1
		scale318_addr : 1
		scale319_addr : 1
		scale320_addr : 1
		scale321_addr : 1
		store_ln20 : 2
		store_ln20 : 2
		store_ln20 : 2
		store_ln20 : 2
		store_ln20 : 2
		store_ln20 : 2
		store_ln20 : 2
		store_ln20 : 2
	State 35
	State 36
		p_cast74_i : 1
		empty_955 : 2
		trunc_ln1 : 3
		sext_ln23 : 4
		gmem4_addr_3 : 5
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		add_ln23 : 1
		icmp_ln23 : 1
		br_ln23 : 2
		trunc_ln25 : 1
		lshr_ln3 : 1
		switch_ln25 : 2
	State 45
	State 46
		bias3_addr : 1
		bias322_addr : 1
		bias323_addr : 1
		bias324_addr : 1
		bias325_addr : 1
		bias326_addr : 1
		bias327_addr : 1
		bias328_addr : 1
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
		store_ln25 : 2
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln12_fu_765        |    0    |    38   |
|          |        empty_948_fu_810       |    0    |    71   |
|          |        add_ln14_fu_835        |    0    |    38   |
|    add   |        empty_952_fu_888       |    0    |    71   |
|          |        add_ln18_fu_916        |    0    |    38   |
|          |         count_3_fu_952        |    0    |    39   |
|          |        empty_955_fu_968       |    0    |    71   |
|          |        add_ln23_fu_993        |    0    |    38   |
|----------|-------------------------------|---------|---------|
|          |        icmp_ln10_fu_736       |    0    |    20   |
|          |       icmp_ln10_1_fu_771      |    0    |    19   |
|   icmp   |        icmp_ln14_fu_841       |    0    |    19   |
|          |        icmp_ln18_fu_871       |    0    |    20   |
|          |       icmp_ln18_1_fu_922      |    0    |    19   |
|          |        icmp_ln23_fu_999       |    0    |    19   |
|----------|-------------------------------|---------|---------|
|  select  |          rep3_fu_724          |    0    |    32   |
|          |          rep1_fu_730          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|          |       mem_1_read_fu_168       |    0    |    0    |
|          |        OC_1_read_fu_174       |    0    |    0    |
|          |      skip3_3_read_fu_180      |    0    |    0    |
|   read   |      skip1_2_read_fu_186      |    0    |    0    |
|          |  gmem4_addr_read_read_fu_214  |    0    |    0    |
|          | gmem4_addr_1_read_read_fu_225 |    0    |    0    |
|          | gmem4_addr_2_read_read_fu_236 |    0    |    0    |
|          | gmem4_addr_3_read_read_fu_247 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |     write_ln5_write_fu_192    |    0    |    0    |
|          |     write_ln5_write_fu_200    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       grp_readreq_fu_208      |    0    |    0    |
|  readreq |       grp_readreq_fu_219      |    0    |    0    |
|          |       grp_readreq_fu_230      |    0    |    0    |
|          |       grp_readreq_fu_241      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      trunc_ln10_1_fu_742      |    0    |    0    |
|          |         lshr_ln_fu_780        |    0    |    0    |
|          |        trunc_ln7_fu_815       |    0    |    0    |
|partselect|        lshr_ln1_fu_850        |    0    |    0    |
|          |        trunc_ln_fu_893        |    0    |    0    |
|          |        lshr_ln2_fu_931        |    0    |    0    |
|          |        trunc_ln1_fu_973       |    0    |    0    |
|          |        lshr_ln3_fu_1008       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln10_fu_751       |    0    |    0    |
|          |        sext_ln14_fu_825       |    0    |    0    |
|   sext   |        p_cast_i_fu_884        |    0    |    0    |
|          |        sext_ln18_fu_903       |    0    |    0    |
|          |       p_cast74_i_fu_964       |    0    |    0    |
|          |        sext_ln23_fu_983       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      trunc_ln10_2_fu_762      |    0    |    0    |
|          |       trunc_ln12_fu_776       |    0    |    0    |
|   trunc  |       trunc_ln16_fu_846       |    0    |    0    |
|          |        empty_951_fu_913       |    0    |    0    |
|          |       trunc_ln20_fu_927       |    0    |    0    |
|          |       trunc_ln25_fu_1004      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        zext_ln12_fu_790       |    0    |    0    |
|          |       p_cast73_i_fu_806       |    0    |    0    |
|   zext   |        zext_ln16_fu_860       |    0    |    0    |
|          |        zext_ln20_fu_941       |    0    |    0    |
|          |       zext_ln25_fu_1018       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |        empty_947_fu_801       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         tmp_11_fu_876         |    0    |    0    |
|          |         tmp_12_fu_957         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   584   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       OC_1_reg_1037      |   32   |
|     add_ln12_reg_1086    |   31   |
|     add_ln14_reg_1127    |   31   |
|     add_ln18_reg_1173    |   31   |
|     add_ln23_reg_1214    |   31   |
|     count_3_reg_1203     |   32   |
|      count_4_reg_668     |   31   |
|       count_reg_690      |   32   |
|    empty_947_reg_1116    |   32   |
|    empty_951_reg_1167    |   31   |
|gmem4_addr_1_read_reg_1145|   16   |
|   gmem4_addr_1_reg_1121  |   16   |
|gmem4_addr_2_read_reg_1191|   16   |
|   gmem4_addr_2_reg_1161  |   16   |
|gmem4_addr_3_read_reg_1232|   16   |
|   gmem4_addr_3_reg_1208  |   16   |
| gmem4_addr_read_reg_1104 |   16   |
|    gmem4_addr_reg_1074   |   16   |
|        i_1_reg_679       |   31   |
|        i_2_reg_702       |   31   |
|        i_3_reg_713       |   31   |
|   icmp_ln10_1_reg_1091   |    1   |
|    icmp_ln10_reg_1070    |    1   |
|    icmp_ln14_reg_1132    |    1   |
|   icmp_ln18_1_reg_1178   |    1   |
|    icmp_ln18_reg_1157    |    1   |
|    icmp_ln23_reg_1219    |    1   |
|     lshr_ln1_reg_1140    |    7   |
|     lshr_ln2_reg_1186    |    7   |
|     lshr_ln3_reg_1227    |    7   |
|     lshr_ln_reg_1099     |    7   |
|      mem_1_reg_1029      |   64   |
|       rep1_reg_1062      |   32   |
|       rep3_reg_1053      |   32   |
|     skip1_2_reg_1048     |    1   |
|     skip3_3_reg_1043     |    1   |
|   trunc_ln10_2_reg_1080  |   31   |
|    trunc_ln12_reg_1095   |    3   |
|    trunc_ln16_reg_1136   |    3   |
|    trunc_ln20_reg_1182   |    3   |
|    trunc_ln25_reg_1223   |    3   |
+--------------------------+--------+
|           Total          |   742  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_208 |  p1  |   2  |  16  |   32   ||    9    |
|    count_reg_690   |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   96   ||  0.978  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   584  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   742  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   742  |   602  |
+-----------+--------+--------+--------+
