<?xml version="1.0" encoding="UTF-8"?>
<xd:addressMap xmlns:xd="http://www.xilinx.com/xd">
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_MGMT_00" xd:addressSpace="PLP_S_AXI_CTRL_MGMT_00" xd:segment="SEG_ii_level1_wire_CTRL_MGMT_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_MGMT_00" xd:slaveSegment="CTRL_MGMT_00" xd:baseAddr="0x800000" xd:range="0x100000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_MGMT_01" xd:addressSpace="PLP_S_AXI_CTRL_MGMT_01" xd:segment="SEG_ii_level1_wire_CTRL_MGMT_01" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_MGMT_01" xd:slaveSegment="CTRL_MGMT_01" xd:baseAddr="0x900000" xd:range="0x100000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_USER_00" xd:addressSpace="PLP_S_AXI_CTRL_USER_00" xd:segment="SEG_ii_level1_wire_CTRL_USER_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_USER_00" xd:slaveSegment="CTRL_USER_00" xd:baseAddr="0x0C00000" xd:range="0x400000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_USER_01" xd:addressSpace="PLP_S_AXI_CTRL_USER_01" xd:segment="SEG_ii_level1_wire_CTRL_USER_01" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_USER_01" xd:slaveSegment="CTRL_USER_01" xd:baseAddr="0x1000000" xd:range="0x400000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_USER_02" xd:addressSpace="PLP_S_AXI_CTRL_USER_02" xd:segment="SEG_ii_level1_wire_CTRL_USER_02" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_USER_02" xd:slaveSegment="CTRL_USER_02" xd:baseAddr="0x1400000" xd:range="0x400000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_USER_03" xd:addressSpace="PLP_S_AXI_CTRL_USER_03" xd:segment="SEG_ii_level1_wire_CTRL_USER_03" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_USER_03" xd:slaveSegment="CTRL_USER_03" xd:baseAddr="0x1800000" xd:range="0x400000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_CTRL_USER_DEBUG_00" xd:addressSpace="PLP_S_AXI_CTRL_USER_DEBUG_00" xd:segment="SEG_ii_level1_wire_CTRL_USER_DEBUG_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_CTRL_USER_DEBUG_00" xd:slaveSegment="CTRL_USER_DEBUG_00" xd:baseAddr="0x1C00000" xd:range="0x200000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_00" xd:addressSpace="PLP_S_AXI_DATA_H2C_00" xd:segment="SEG_ii_level1_wire_DDR4_MEM_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_00" xd:slaveSegment="DDR4_MEM_00" xd:baseAddr="0x4000000000" xd:range="0x1000000000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_00" xd:addressSpace="PLP_S_AXI_DATA_H2C_00" xd:segment="SEG_ii_level1_wire_PLRAM_MEM_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_00" xd:slaveSegment="PLRAM_MEM_00" xd:baseAddr="0x3000000000" xd:range="0x200000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_01" xd:addressSpace="PLP_S_AXI_DATA_H2C_01" xd:segment="SEG_ii_level1_wire_DDR4_MEM_01" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_01" xd:slaveSegment="DDR4_MEM_01" xd:baseAddr="0x5000000000" xd:range="0x1000000000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_01" xd:addressSpace="PLP_S_AXI_DATA_H2C_01" xd:segment="SEG_ii_level1_wire_HOST_MEM_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_01" xd:slaveSegment="HOST_MEM_00" xd:baseAddr="0x2000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_01" xd:addressSpace="PLP_S_AXI_DATA_H2C_01" xd:segment="SEG_ii_level1_wire_PLRAM_MEM_01" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_01" xd:slaveSegment="PLRAM_MEM_01" xd:baseAddr="0x3000200000" xd:range="0x200000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_01" xd:addressSpace="PLP_S_AXI_DATA_H2C_01" xd:segment="SEG_ii_level1_wire_PROFILE_MEM_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_01" xd:slaveSegment="PROFILE_MEM_00" xd:baseAddr="0x3001000000" xd:range="0x100000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_02" xd:addressSpace="PLP_S_AXI_DATA_H2C_02" xd:segment="SEG_ii_level1_wire_DDR4_MEM_02" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_02" xd:slaveSegment="DDR4_MEM_02" xd:baseAddr="0x6000000000" xd:range="0x1000000000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_02" xd:addressSpace="PLP_S_AXI_DATA_H2C_02" xd:segment="SEG_ii_level1_wire_PLRAM_MEM_02" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_02" xd:slaveSegment="PLRAM_MEM_02" xd:baseAddr="0x3000400000" xd:range="0x200000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_03" xd:addressSpace="PLP_S_AXI_DATA_H2C_03" xd:segment="SEG_ii_level1_wire_DDR4_MEM_03" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_03" xd:slaveSegment="DDR4_MEM_03" xd:baseAddr="0x7000000000" xd:range="0x1000000000"/>
  <xd:addressRange xd:componentRef="PLP_S_AXI_DATA_H2C_03" xd:addressSpace="PLP_S_AXI_DATA_H2C_03" xd:segment="SEG_ii_level1_wire_PLRAM_MEM_03" xd:slaveRef="ii_level1_wire" xd:slaveInterface="PLP_S_AXI_DATA_H2C_03" xd:slaveSegment="PLRAM_MEM_03" xd:baseAddr="0x3000600000" xd:range="0x200000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="plp_m_axi_data_c2h_00" xd:segment="SEG_PLP_M_AXI_DATA_C2H_00_Reg" xd:slaveRef="PLP_M_AXI_DATA_C2H_00" xd:slaveInterface="PLP_M_AXI_DATA_C2H_00" xd:slaveSegment="Reg" xd:baseAddr="0x2000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="plp_m_axi_data_u2s_00" xd:segment="SEG_PLP_M_AXI_DATA_U2S_00_Reg" xd:slaveRef="PLP_M_AXI_DATA_U2S_00" xd:slaveInterface="PLP_M_AXI_DATA_U2S_00" xd:slaveSegment="Reg" xd:baseAddr="0x5000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_mgmt_00" xd:segment="SEG_ip_gpio_debug_axi_ctrl_mgmt_00_Reg" xd:slaveRef="ip_gpio_debug_axi_ctrl_mgmt_00" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x800000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_mgmt_01" xd:segment="SEG_ip_gpio_debug_axi_ctrl_mgmt_01_Reg" xd:slaveRef="ip_gpio_debug_axi_ctrl_mgmt_01" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x930000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_mgmt_01" xd:segment="SEG_memory_subsystem_DDR4_MEM00_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM00_CTRL" xd:baseAddr="0x900000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_mgmt_01" xd:segment="SEG_memory_subsystem_DDR4_MEM01_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM01_CTRL" xd:baseAddr="0x910000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_mgmt_01" xd:segment="SEG_memory_subsystem_DDR4_MEM02_CTRL" xd:slaveRef="memory_subsystem" xd:slaveInterface="S_AXI_CTRL" xd:slaveSegment="DDR4_MEM02_CTRL" xd:baseAddr="0x920000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_mgmt_01" xd:segment="SEG_ss_ucs_Reg" xd:slaveRef="ss_ucs" xd:slaveInterface="s_axi_ctrl_mgmt" xd:slaveSegment="Reg" xd:baseAddr="0x980000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_user_00" xd:segment="SEG_ip_gpio_debug_axi_ctrl_user_00_Reg" xd:slaveRef="ip_gpio_debug_axi_ctrl_user_00" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x0C00000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_user_01" xd:segment="SEG_ip_gpio_debug_axi_ctrl_user_01_Reg" xd:slaveRef="ip_gpio_debug_axi_ctrl_user_01" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1000000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_user_01" xd:segment="SEG_topKQueryScores_1_Reg" xd:slaveRef="topKQueryScores_1" xd:slaveInterface="s_axi_control" xd:slaveSegment="Reg" xd:baseAddr="0x1010000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_user_02" xd:segment="SEG_ip_gpio_debug_axi_ctrl_user_02_Reg" xd:slaveRef="ip_gpio_debug_axi_ctrl_user_02" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1400000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_user_03" xd:segment="SEG_ip_gpio_debug_axi_ctrl_user_03_Reg" xd:slaveRef="ip_gpio_debug_axi_ctrl_user_03" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x1800000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_ctrl_user_debug_00" xd:segment="SEG_shell_cmp_subsystem_0_Reg" xd:slaveRef="shell_cmp_subsystem_0" xd:slaveInterface="s_axi_ctrl_user_debug" xd:slaveSegment="Reg" xd:baseAddr="0x1C00000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_00" xd:segment="SEG_memory_subsystem_DDR4_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S00_AXI" xd:slaveSegment="DDR4_MEM00" xd:baseAddr="0x4000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_00" xd:segment="SEG_memory_subsystem_PLRAM_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S00_AXI" xd:slaveSegment="PLRAM_MEM00" xd:baseAddr="0x3000000000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_01" xd:segment="SEG_ip_gpio_debug_axi_data_h2c_01_Reg" xd:slaveRef="ip_gpio_debug_axi_data_h2c_01" xd:slaveInterface="S_AXI" xd:slaveSegment="Reg" xd:baseAddr="0x2400000000" xd:range="0x10000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_01" xd:segment="SEG_memory_subsystem_M00_AXI_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S01_AXI" xd:slaveSegment="M00_AXI_MEM00" xd:baseAddr="0x5000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_01" xd:segment="SEG_memory_subsystem_M01_AXI_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S01_AXI" xd:slaveSegment="M01_AXI_MEM00" xd:baseAddr="0x2000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_01" xd:segment="SEG_memory_subsystem_PLRAM_MEM01" xd:slaveRef="memory_subsystem" xd:slaveInterface="S01_AXI" xd:slaveSegment="PLRAM_MEM01" xd:baseAddr="0x3000200000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_02" xd:segment="SEG_memory_subsystem_DDR4_MEM01" xd:slaveRef="memory_subsystem" xd:slaveInterface="S02_AXI" xd:slaveSegment="DDR4_MEM01" xd:baseAddr="0x6000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_02" xd:segment="SEG_memory_subsystem_PLRAM_MEM02" xd:slaveRef="memory_subsystem" xd:slaveInterface="S02_AXI" xd:slaveSegment="PLRAM_MEM02" xd:baseAddr="0x3000400000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_03" xd:segment="SEG_memory_subsystem_DDR4_MEM02" xd:slaveRef="memory_subsystem" xd:slaveInterface="S03_AXI" xd:slaveSegment="DDR4_MEM02" xd:baseAddr="0x7000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="ii_level1_wire" xd:addressSpace="ulp_m_axi_data_h2c_03" xd:segment="SEG_memory_subsystem_PLRAM_MEM03" xd:slaveRef="memory_subsystem" xd:slaveInterface="S03_AXI" xd:slaveSegment="PLRAM_MEM03" xd:baseAddr="0x3000600000" xd:range="0x20000"/>
  <xd:addressRange xd:componentRef="memory_subsystem" xd:addressSpace="M00_AXI" xd:segment="SEG_ii_level1_wire_SHELL_MEM_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="ULP_S_AXI_DATA_U2S_00" xd:slaveSegment="SHELL_MEM_00" xd:baseAddr="0x5000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="memory_subsystem" xd:addressSpace="M01_AXI" xd:segment="SEG_ii_level1_wire_HOST_MEM_00" xd:slaveRef="ii_level1_wire" xd:slaveInterface="ULP_S_AXI_DATA_C2H_00" xd:slaveSegment="HOST_MEM_00" xd:baseAddr="0x2000000000" xd:range="0x400000000"/>
  <xd:addressRange xd:componentRef="topKQueryScores_1" xd:addressSpace="Data_m_axi_gmem" xd:segment="SEG_memory_subsystem_M00_AXI_MEM00" xd:slaveRef="memory_subsystem" xd:slaveInterface="S04_AXI" xd:slaveSegment="M00_AXI_MEM00" xd:baseAddr="0x0000005000000000" xd:range="0x400000000"/>
</xd:addressMap>
