
ubuntu-preinstalled/sg_verify:     file format elf32-littlearm


Disassembly of section .init:

00000844 <.init>:
 844:	push	{r3, lr}
 848:	bl	1338 <__snprintf_chk@plt+0x99c>
 84c:	pop	{r3, pc}

Disassembly of section .plt:

00000850 <sg_set_binary_mode@plt-0x14>:
 850:	push	{lr}		; (str lr, [sp, #-4]!)
 854:	ldr	lr, [pc, #4]	; 860 <sg_set_binary_mode@plt-0x4>
 858:	add	lr, pc, lr
 85c:	ldr	pc, [lr, #8]!
 860:	andeq	r2, r1, r0, lsl #14

00000864 <sg_set_binary_mode@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #73728	; 0x12000
 86c:	ldr	pc, [ip, #1792]!	; 0x700

00000870 <strcmp@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #73728	; 0x12000
 878:	ldr	pc, [ip, #1784]!	; 0x6f8

0000087c <__cxa_finalize@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #73728	; 0x12000
 884:	ldr	pc, [ip, #1776]!	; 0x6f0

00000888 <read@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #73728	; 0x12000
 890:	ldr	pc, [ip, #1768]!	; 0x6e8

00000894 <free@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #73728	; 0x12000
 89c:	ldr	pc, [ip, #1760]!	; 0x6e0

000008a0 <sg_cmds_close_device@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #73728	; 0x12000
 8a8:	ldr	pc, [ip, #1752]!	; 0x6d8

000008ac <__stack_chk_fail@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #73728	; 0x12000
 8b4:	ldr	pc, [ip, #1744]!	; 0x6d0

000008b8 <pr2serr@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #73728	; 0x12000
 8c0:	ldr	pc, [ip, #1736]!	; 0x6c8

000008c4 <perror@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #73728	; 0x12000
 8cc:	ldr	pc, [ip, #1728]!	; 0x6c0

000008d0 <open64@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #73728	; 0x12000
 8d8:	ldr	pc, [ip, #1720]!	; 0x6b8

000008dc <__libc_start_main@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #73728	; 0x12000
 8e4:	ldr	pc, [ip, #1712]!	; 0x6b0

000008e8 <__gmon_start__@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #73728	; 0x12000
 8f0:	ldr	pc, [ip, #1704]!	; 0x6a8

000008f4 <getopt_long@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #73728	; 0x12000
 8fc:	ldr	pc, [ip, #1696]!	; 0x6a0

00000900 <sg_if_can2stderr@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #73728	; 0x12000
 908:	ldr	pc, [ip, #1688]!	; 0x698

0000090c <__errno_location@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #73728	; 0x12000
 914:	ldr	pc, [ip, #1680]!	; 0x690

00000918 <sg_get_llnum@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #73728	; 0x12000
 920:	ldr	pc, [ip, #1672]!	; 0x688

00000924 <sg_ll_verify10@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #73728	; 0x12000
 92c:	ldr	pc, [ip, #1664]!	; 0x680

00000930 <sg_convert_errno@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #73728	; 0x12000
 938:	ldr	pc, [ip, #1656]!	; 0x678

0000093c <sg_ll_verify16@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #73728	; 0x12000
 944:	ldr	pc, [ip, #1648]!	; 0x670

00000948 <safe_strerror@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #73728	; 0x12000
 950:	ldr	pc, [ip, #1640]!	; 0x668

00000954 <sg_get_category_sense_str@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #73728	; 0x12000
 95c:	ldr	pc, [ip, #1632]!	; 0x660

00000960 <sg_get_num@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #73728	; 0x12000
 968:	ldr	pc, [ip, #1624]!	; 0x658

0000096c <sg_cmds_open_device@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #73728	; 0x12000
 974:	ldr	pc, [ip, #1616]!	; 0x650

00000978 <sg_memalign@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #73728	; 0x12000
 980:	ldr	pc, [ip, #1608]!	; 0x648

00000984 <abort@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #73728	; 0x12000
 98c:	ldr	pc, [ip, #1600]!	; 0x640

00000990 <close@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #73728	; 0x12000
 998:	ldr	pc, [ip, #1592]!	; 0x638

0000099c <__snprintf_chk@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #73728	; 0x12000
 9a4:	ldr	pc, [ip, #1584]!	; 0x630

Disassembly of section .text:

000009a8 <.text>:
     9a8:	svcmi	0x00f0e92d
     9ac:	stc	6, cr2, [sp, #-4]!
     9b0:	strcs	r8, [r0, -r2, lsl #22]
     9b4:	stmdahi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     9b8:	stceq	0, cr15, [r0], {79}	; 0x4f
     9bc:	stmdage	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     9c0:			; <UNDEFINED> instruction: 0xf8df46e1
     9c4:	ldrbtmi	fp, [r8], #2120	; 0x848
     9c8:	ldrbtmi	fp, [sl], #231	; 0xe7
     9cc:	bge	82b650 <__snprintf_chk@plt+0x82acb4>
     9d0:	strvs	lr, [sl, -sp, asr #19]
     9d4:			; <UNDEFINED> instruction: 0xf8df4606
     9d8:			; <UNDEFINED> instruction: 0x460f0838
     9dc:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     9e0:	ldrbtmi	sl, [r8], #-3105	; 0xfffff3df
     9e4:	andsls	r9, fp, #1744830464	; 0x68000000
     9e8:	stmib	sp, {r7, r8, r9, sp}^
     9ec:	ldrbtmi	ip, [fp], #3085	; 0xc0d
     9f0:			; <UNDEFINED> instruction: 0xcc0fe9cd
     9f4:			; <UNDEFINED> instruction: 0xcc12e9cd
     9f8:	subsgt	pc, r4, sp, asr #17
     9fc:	eorsgt	pc, r0, sp, asr #17
     a00:	subgt	pc, r4, sp, asr #17
     a04:	rsbgt	pc, r4, sp, asr #17
     a08:	stmdavs	r9, {r0, r6, fp, ip, lr}
     a0c:			; <UNDEFINED> instruction: 0xf04f9165
     a10:	stmib	sp, {r8}^
     a14:			; <UNDEFINED> instruction: 0xf8cdcc1f
     a18:			; <UNDEFINED> instruction: 0xf8cdc05c
     a1c:			; <UNDEFINED> instruction: 0xf8cdc088
     a20:	tstls	r6, #96	; 0x60
     a24:	addgt	pc, ip, sp, asr #17
     a28:	subsgt	pc, r0, sp, asr #17
     a2c:	strls	r4, [r0], #-1618	; 0xfffff9ae
     a30:	ldrtmi	r4, [r9], -r3, asr #12
     a34:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
     a38:			; <UNDEFINED> instruction: 0xf7ff6025
     a3c:	mcrrne	15, 5, lr, r2, cr12
     a40:	teqhi	sl, r0	; <UNPREDICTABLE>
     a44:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
     a48:	vmul.i8	d2, d0, d23
     a4c:	movwge	r8, #8488	; 0x2128
     a50:	eorcs	pc, r1, r3, asr r8	; <UNPREDICTABLE>
     a54:			; <UNDEFINED> instruction: 0x47184413
     a58:	andeq	r0, r0, r9, lsl r2
     a5c:	andeq	r0, r0, r7, asr #4
     a60:	andeq	r0, r0, r7, asr #4
     a64:	strdeq	r0, [r0], -r5
     a68:	andeq	r0, r0, r7, asr #4
     a6c:	andeq	r0, r0, r7, asr #4
     a70:	andeq	r0, r0, pc, asr #3
     a74:	andeq	r0, r0, r7, asr #4
     a78:	andeq	r0, r0, r7, asr #4
     a7c:	andeq	r0, r0, r7, asr #4
     a80:	andeq	r0, r0, r7, asr #4
     a84:	andeq	r0, r0, r7, asr #4
     a88:	andeq	r0, r0, r7, asr #4
     a8c:	andeq	r0, r0, r7, asr #4
     a90:	andeq	r0, r0, r7, asr #4
     a94:	andeq	r0, r0, r7, asr #4
     a98:	andeq	r0, r0, r7, asr #4
     a9c:	andeq	r0, r0, r1, lsr #3
     aa0:	andeq	r0, r0, r7, asr #4
     aa4:	andeq	r0, r0, r7, asr #4
     aa8:			; <UNDEFINED> instruction: 0xffffffd5
     aac:	andeq	r0, r0, r7, asr #4
     ab0:	andeq	r0, r0, r7, asr #4
     ab4:	muleq	r0, fp, r1
     ab8:	andeq	r0, r0, r7, asr #4
     abc:	andeq	r0, r0, r7, asr #4
     ac0:	andeq	r0, r0, r7, asr #4
     ac4:	andeq	r0, r0, r7, asr #4
     ac8:	andeq	r0, r0, r7, asr #4
     acc:	andeq	r0, r0, r7, asr #4
     ad0:	andeq	r0, r0, r7, asr #4
     ad4:	andeq	r0, r0, r7, asr #4
     ad8:	andeq	r0, r0, r7, asr #4
     adc:	andeq	r0, r0, r7, asr #4
     ae0:	andeq	r0, r0, r7, asr #4
     ae4:	andeq	r0, r0, pc, ror r1
     ae8:	andeq	r0, r0, r1, asr r1
     aec:	andeq	r0, r0, fp, asr #2
     af0:	andeq	r0, r0, r7, asr #4
     af4:	andeq	r0, r0, r7, asr #4
     af8:	andeq	r0, r0, r7, lsr #2
     afc:	andeq	r0, r0, r9, lsl r2
     b00:	andeq	r0, r0, r9, lsl r1
     b04:	andeq	r0, r0, r7, asr #4
     b08:	andeq	r0, r0, r7, asr #4
     b0c:	strdeq	r0, [r0], -r9
     b10:	andeq	r0, r0, r7, asr #4
     b14:	strdeq	r0, [r0], -r5
     b18:	andeq	r0, r0, r7, asr #4
     b1c:	andeq	r0, r0, r7, asr #4
     b20:	andeq	r0, r0, r7, ror #1
     b24:	andeq	r0, r0, r1, ror #1
     b28:	andeq	r0, r0, r7, asr #4
     b2c:	andeq	r0, r0, r7, asr #4
     b30:	andeq	r0, r0, r7, asr #4
     b34:	andeq	r0, r0, sp, ror #1
     b38:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     b3c:	movwcs	lr, #6006	; 0x1776
     b40:	ldrb	r9, [r3, -ip, lsl #6]!
     b44:	movwcc	r9, #6925	; 0x1b0d
     b48:	movwcs	r9, #4877	; 0x130d
     b4c:			; <UNDEFINED> instruction: 0xe76d9315
     b50:			; <UNDEFINED> instruction: 0x36c4f8df
     b54:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     b58:			; <UNDEFINED> instruction: 0xf7ff6818
     b5c:	mcrrne	14, 13, lr, fp, cr14
     b60:			; <UNDEFINED> instruction: 0xf1b0bf08
     b64:			; <UNDEFINED> instruction: 0xf0003fff
     b68:	stmib	sp, {r0, r4, r6, r7, r9, pc}^
     b6c:	smmla	sp, r7, r1, r0
     b70:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
     b74:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     b78:	tstls	r4, #1769472	; 0x1b0000
     b7c:			; <UNDEFINED> instruction: 0xf8dfe756
     b80:			; <UNDEFINED> instruction: 0xf85b3698
     b84:	ldmdavs	r8, {r0, r1, ip, sp}
     b88:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     b8c:	andsls	r2, r2, pc, lsr r8
     b90:	svcge	0x004cf67f
     b94:	pkhtbeq	pc, r4, pc, asr #17	; <UNPREDICTABLE>
     b98:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     b9c:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ba0:	movwcs	lr, #4204	; 0x106c
     ba4:	smlald	r9, r1, r1, r3
     ba8:			; <UNDEFINED> instruction: 0x366cf8df
     bac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     bb0:			; <UNDEFINED> instruction: 0xf7ff6818
     bb4:	stmib	sp, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
     bb8:	ldmib	sp, {r1, r3, r8}^
     bbc:	bcs	97ec <__snprintf_chk@plt+0x8e50>
     bc0:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
     bc4:	svcge	0x0032f6bf
     bc8:			; <UNDEFINED> instruction: 0x0654f8df
     bcc:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     bd0:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     bd4:			; <UNDEFINED> instruction: 0xf8dfe052
     bd8:			; <UNDEFINED> instruction: 0xf85b3640
     bdc:	ldmdavs	r8, {r0, r1, ip, sp}
     be0:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
     be4:	tstls	r6, #3, 28	; 0x30
     be8:	addshi	pc, r6, #64, 6
     bec:	tstls	r9, #67108864	; 0x4000000
     bf0:	movwcs	lr, #5916	; 0x171c
     bf4:			; <UNDEFINED> instruction: 0xe7199313
     bf8:			; <UNDEFINED> instruction: 0x361cf8df
     bfc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     c00:			; <UNDEFINED> instruction: 0xf7ff6818
     c04:	strmi	lr, [r3], -lr, lsr #29
     c08:	andls	r3, lr, r1, lsl #6
     c0c:	addhi	pc, sl, #0
     c10:	blcs	1e7850 <__snprintf_chk@plt+0x1e6eb4>
     c14:	svcge	0x000af67f
     c18:			; <UNDEFINED> instruction: 0x0608f8df
     c1c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     c20:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     c24:			; <UNDEFINED> instruction: 0xf8dfe02a
     c28:			; <UNDEFINED> instruction: 0xf85b35f0
     c2c:	ldmdavs	r8, {r0, r1, ip, sp}
     c30:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
     c34:	andls	r1, pc, r3, asr #28
     c38:			; <UNDEFINED> instruction: 0xf67f2b02
     c3c:			; <UNDEFINED> instruction: 0xf8dfaef7
     c40:	strcs	r0, [r1], #-1512	; 0xfffffa18
     c44:			; <UNDEFINED> instruction: 0xf7ff4478
     c48:	ands	lr, r7, r8, lsr lr
     c4c:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
     c50:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     c54:			; <UNDEFINED> instruction: 0xf7ff6818
     c58:	cdpne	14, 0, cr14, cr3, cr4, {4}
     c5c:			; <UNDEFINED> instruction: 0xf73f9310
     c60:			; <UNDEFINED> instruction: 0xf8dfaee5
     c64:	strcs	r0, [r1], #-1480	; 0xfffffa38
     c68:			; <UNDEFINED> instruction: 0xf7ff4478
     c6c:	and	lr, r5, r6, lsr #28
     c70:	ldreq	pc, [ip, #2271]!	; 0x8df
     c74:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     c78:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     c7c:	ldrcs	pc, [r4, #2271]!	; 0x8df
     c80:	ldrcc	pc, [r0, #2271]	; 0x8df
     c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     c88:	blls	195acf8 <__snprintf_chk@plt+0x195a35c>
     c8c:			; <UNDEFINED> instruction: 0xf040405a
     c90:			; <UNDEFINED> instruction: 0x462082b3
     c94:	ldc	0, cr11, [sp], #412	; 0x19c
     c98:	pop	{r1, r8, r9, fp, pc}
     c9c:			; <UNDEFINED> instruction: 0x46018ff0
     ca0:	ldreq	pc, [r4, #2271]	; 0x8df
     ca4:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     ca8:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     cac:	streq	pc, [ip, #2271]	; 0x8df
     cb0:			; <UNDEFINED> instruction: 0xf7ff4478
     cb4:	strb	lr, [r1, r2, lsl #28]!
     cb8:	strcc	pc, [r4, #2271]	; 0x8df
     cbc:			; <UNDEFINED> instruction: 0xf85b9d14
     cc0:	stmdavs	r2!, {r0, r1, lr}
     cc4:	vrshr.s64	d20, d18, #64
     cc8:			; <UNDEFINED> instruction: 0xf04f80c9
     ccc:	blls	5434d4 <__snprintf_chk@plt+0x542b38>
     cd0:			; <UNDEFINED> instruction: 0xf0002b00
     cd4:	blls	4e104c <__snprintf_chk@plt+0x4e06b0>
     cd8:			; <UNDEFINED> instruction: 0xf0402b00
     cdc:	blls	421058 <__snprintf_chk@plt+0x4206bc>
     ce0:			; <UNDEFINED> instruction: 0xf0002b00
     ce4:	blls	3e1124 <__snprintf_chk@plt+0x3e0788>
     ce8:	svclt	0x00082b00
     cec:	movwls	r2, #62209	; 0xf301
     cf0:	blcs	2795c <__snprintf_chk@plt+0x26fc0>
     cf4:	sbcshi	pc, ip, r0, asr #32
     cf8:	strcc	lr, [sl], #-2525	; 0xfffff623
     cfc:	svcmi	0x0000f1b3
     d00:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
     d04:	mvnhi	pc, r0, lsl #5
     d08:	blcs	e794c <__snprintf_chk@plt+0xe6fb0>
     d0c:	ldmib	sp, {r1, r2, r8, ip, lr, pc}^
     d10:	cfstrscs	mvf3, [r0], {10}
     d14:	blcs	7093c <__snprintf_chk@plt+0x6ffa0>
     d18:	mvnhi	pc, r0, asr #32
     d1c:	andne	lr, sl, #3620864	; 0x374000
     d20:	svccc	0x0080f5b1
     d24:	vorr.i32	d25, #6	; 0x00000006
     d28:			; <UNDEFINED> instruction: 0xf8df80fe
     d2c:	movwcs	r1, #5400	; 0x1518
     d30:	ldreq	pc, [r4, #-2271]	; 0xfffff721
     d34:	tstls	r4, #2030043136	; 0x79000000
     d38:			; <UNDEFINED> instruction: 0xf7ff4478
     d3c:	blls	37c43c <__snprintf_chk@plt+0x37baa0>
     d40:	bls	6c9148 <__snprintf_chk@plt+0x6c87ac>
     d44:	ldmdals	r0, {r2, r8, r9, fp, sp}
     d48:	movwcs	fp, #4052	; 0xfd4
     d4c:			; <UNDEFINED> instruction: 0xf7ff2301
     d50:			; <UNDEFINED> instruction: 0x4607ee14
     d54:			; <UNDEFINED> instruction: 0xf0002800
     d58:	cmplt	r5, r8, lsl r2
     d5c:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     d60:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
     d64:	stc	7, cr15, [r4, #1020]	; 0x3fc
     d68:			; <UNDEFINED> instruction: 0xf0402800
     d6c:	andcs	r8, r0, r9, ror #3
     d70:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
     d74:	vmlal.s8	q9, d0, d0
     d78:	blls	361564 <__snprintf_chk@plt+0x360bc8>
     d7c:			; <UNDEFINED> instruction: 0xf0402b00
     d80:	stflsd	f0, [sp], {215}	; 0xd7
     d84:	tstls	r3, #67108864	; 0x4000000
     d88:	ldrdhi	pc, [r0], #-141	; 0xffffff73
     d8c:	bl	fea0a594 <__snprintf_chk@plt+0xfea09bf8>
     d90:	ldmibne	r9!, {r1, r2, r9}
     d94:			; <UNDEFINED> instruction: 0xf7ff4620
     d98:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     d9c:	orrhi	pc, pc, r0, asr #6
     da0:	ldrmi	r4, [r0, #1030]!	; 0x406
     da4:	blls	4f8178 <__snprintf_chk@plt+0x4f77dc>
     da8:			; <UNDEFINED> instruction: 0xf0002b00
     dac:			; <UNDEFINED> instruction: 0xf1ba8094
     db0:			; <UNDEFINED> instruction: 0xf0000f00
     db4:	bls	361440 <__snprintf_chk@plt+0x360aa4>
     db8:	ldrbmi	r4, [r0], -r9, asr #12
     dbc:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
     dc0:	cdp	14, 0, cr1, cr8, cr3, {0}
     dc4:	vmov.i16	d19, #0	; 0x0000
     dc8:	blls	521374 <__snprintf_chk@plt+0x5209d8>
     dcc:			; <UNDEFINED> instruction: 0xf0402b00
     dd0:			; <UNDEFINED> instruction: 0xf8df8104
     dd4:	ldrbtmi	r3, [fp], #-1148	; 0xfffffb84
     dd8:	bcc	fe43c600 <__snprintf_chk@plt+0xfe43bc64>
     ddc:	ldrtmi	r9, [ip], -ip, lsl #22
     de0:			; <UNDEFINED> instruction: 0x5617e9dd
     de4:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
     de8:	blls	5a5a20 <__snprintf_chk@plt+0x5a5084>
     dec:	blge	2bb568 <__snprintf_chk@plt+0x2babcc>
     df0:	stmibvc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
     df4:			; <UNDEFINED> instruction: 0xf1ba4698
     df8:			; <UNDEFINED> instruction: 0xf17b0f01
     dfc:	vsubw.s8	q8, q0, d0
     e00:	strbmi	r8, [r2, #183]	; 0xb7
     e04:	bl	1ed291c <__snprintf_chk@plt+0x1ed1f80>
     e08:	blls	501a34 <__snprintf_chk@plt+0x501098>
     e0c:	mlasvc	r0, sp, r8, pc	; <UNPREDICTABLE>
     e10:			; <UNDEFINED> instruction: 0x46d4bfb8
     e14:	rsble	r2, r2, r0, lsl #22
     e18:	ldmdals	r2, {r0, r2, r3, r8, r9, fp, ip, pc}
     e1c:	stmib	sp, {r1, r2, r3, r8, fp, ip, pc}^
     e20:	ldmib	sp, {r0, r1, r2, r8, r9, ip, sp, lr}^
     e24:	stmib	sp, {r0, r1, r2, r3, r9, ip, sp}^
     e28:			; <UNDEFINED> instruction: 0xf10dc002
     e2c:	cdp	12, 1, cr0, cr8, cr8, {4}
     e30:	andls	r0, r5, #16, 20	; 0x10000
     e34:	bls	465e4c <__snprintf_chk@plt+0x4654b0>
     e38:	strpl	lr, [r0], -sp, asr #19
     e3c:	andsgt	pc, r8, sp, asr #17
     e40:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     e44:			; <UNDEFINED> instruction: 0xf0402800
     e48:	bl	feea1184 <__snprintf_chk@plt+0xfeea07e8>
     e4c:	bl	1ac3674 <__snprintf_chk@plt+0x1ac2cd8>
     e50:	bl	543a7c <__snprintf_chk@plt+0x5430e0>
     e54:	bl	118227c <__snprintf_chk@plt+0x11818e0>
     e58:	strb	r0, [ip, r9, lsl #12]
     e5c:			; <UNDEFINED> instruction: 0xf8571c53
     e60:	adcsmi	sl, r3, #34	; 0x22
     e64:			; <UNDEFINED> instruction: 0xf6bf6023
     e68:	ldclmi	15, cr10, [sl, #200]!	; 0xc8
     e6c:			; <UNDEFINED> instruction: 0xf857447d
     e70:	strtmi	r1, [r8], -r3, lsr #32
     e74:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     e78:	movwcc	r6, #6179	; 0x1823
     e7c:	adcsmi	r6, r3, #35	; 0x23
     e80:	ldmmi	r5!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
     e84:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     e88:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
     e8c:	blls	4faa6c <__snprintf_chk@plt+0x4fa0d0>
     e90:			; <UNDEFINED> instruction: 0xf43f2b00
     e94:	and	sl, r3, r4, lsr #30
     e98:	ldrbtmi	r4, [r8], #-2288	; 0xfffff710
     e9c:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
     ea0:	strcs	r4, [r0], #-2543	; 0xfffff611
     ea4:	ldrbtmi	r4, [r9], #-2287	; 0xfffff711
     ea8:			; <UNDEFINED> instruction: 0xf7ff4478
     eac:	strbt	lr, [r5], r6, lsl #26
     eb0:	bfine	r9, r6, #22, #5
     eb4:			; <UNDEFINED> instruction: 0x46134619
     eb8:	ldmib	sp, {r1, r3, r9, sl, lr}^
     ebc:	addmi	r0, fp, #-2147483646	; 0x80000002
     ec0:	addmi	fp, r2, #8, 30
     ec4:	svcge	0x0020f43f
     ec8:	stmiami	r7!, {r1, r9, sl, lr}^
     ecc:	ldrbtmi	r4, [r8], #-1547	; 0xfffff9f5
     ed0:	ldcl	7, cr15, [r2], #1020	; 0x3fc
     ed4:			; <UNDEFINED> instruction: 0x4620e710
     ed8:	ldcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     edc:	blls	37ac80 <__snprintf_chk@plt+0x37a2e4>
     ee0:	ldmdals	r0, {r1, r3, r4, r8, fp, ip, pc}
     ee4:	tstls	r4, r6, lsl #6
     ee8:	blls	3e4efc <__snprintf_chk@plt+0x3e4560>
     eec:	beq	43c754 <__snprintf_chk@plt+0x43bdb8>
     ef0:	stmdbls	lr, {r0, r4, r9, fp, ip, pc}
     ef4:	stmib	sp, {r0, r2, r8, r9, sl, ip, pc}^
     ef8:	strls	ip, [r0, #-1025]	; 0xfffffbff
     efc:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
     f00:	blls	3fad88 <__snprintf_chk@plt+0x3fa3ec>
     f04:			; <UNDEFINED> instruction: 0xf0402b00
     f08:	blls	5a13bc <__snprintf_chk@plt+0x5a0a20>
     f0c:	svccc	0x0080f5b3
     f10:	ldmibmi	r6, {r0, r3, r8, r9, fp, ip, lr, pc}^
     f14:	ldmmi	r6, {r0, r8, r9, sp}^
     f18:	tstls	r4, #2030043136	; 0x79000000
     f1c:			; <UNDEFINED> instruction: 0xf7ff4478
     f20:	svcls	0x000feccc
     f24:	blls	5fac38 <__snprintf_chk@plt+0x5fa29c>
     f28:			; <UNDEFINED> instruction: 0x670ae9dd
     f2c:			; <UNDEFINED> instruction: 0xf1139a18
     f30:			; <UNDEFINED> instruction: 0xf14233ff
     f34:	ldmibne	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
     f38:			; <UNDEFINED> instruction: 0x463b931c
     f3c:	movweq	lr, #15170	; 0x3b42
     f40:	ldmib	sp, {r0, r2, r3, r4, r8, r9, ip, pc}^
     f44:	cfstrscs	mvf3, [r1], {28}
     f48:	blcs	30b70 <__snprintf_chk@plt+0x301d4>
     f4c:	adcshi	pc, r0, r0, lsl #1
     f50:	blcs	27ba0 <__snprintf_chk@plt+0x27204>
     f54:	cmphi	r2, r0	; <UNPREDICTABLE>
     f58:	movwcs	r4, #2246	; 0x8c6
     f5c:	ldrbtmi	r9, [r8], #-788	; 0xfffffcec
     f60:	stc	7, cr15, [sl], #1020	; 0x3fc
     f64:	blcs	27bac <__snprintf_chk@plt+0x27210>
     f68:	mcrge	4, 7, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
     f6c:			; <UNDEFINED> instruction: 0xe71e9f10
     f70:	orrslt	r9, fp, sp, lsl #22
     f74:	strmi	lr, [sl, #-2525]	; 0xfffff623
     f78:			; <UNDEFINED> instruction: 0xf1752c02
     f7c:	blle	341b84 <__snprintf_chk@plt+0x3411e8>
     f80:			; <UNDEFINED> instruction: 0x46229818
     f84:			; <UNDEFINED> instruction: 0x462b9917
     f88:	strmi	lr, [r0, #-2509]	; 0xfffff633
     f8c:	stmib	sp, {r0, r2, ip, pc}^
     f90:	ldmmi	r9!, {r1, ip}
     f94:	ldrbtmi	r9, [r8], #-260	; 0xfffffefc
     f98:	stc	7, cr15, [lr], {255}	; 0xff
     f9c:	beq	43c804 <__snprintf_chk@plt+0x43be68>
     fa0:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
     fa4:	vmlal.s8	q9, d0, d0
     fa8:	strcs	r8, [r0], #-272	; 0xfffffef0
     fac:	ldmdavs	r8, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
     fb0:			; <UNDEFINED> instruction: 0xf7ffb108
     fb4:	blls	37c17c <__snprintf_chk@plt+0x37b7e0>
     fb8:	stfcsd	f3, [r0], {27}
     fbc:	strbtcs	fp, [r3], #-4024	; 0xfffff048
     fc0:	stmiami	lr!, {r2, r3, r4, r6, r9, sl, sp, lr, pc}
     fc4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     fc8:	ldc	7, cr15, [sl], {255}	; 0xff
     fcc:	mvnsle	r2, r0, lsl #16
     fd0:	ldrbtmi	r4, [r8], #-2219	; 0xfffff755
     fd4:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
     fd8:	blmi	feabaf9c <__snprintf_chk@plt+0xfeaba600>
     fdc:	mcr	4, 0, r4, cr8, cr11, {3}
     fe0:	usat	r3, #27, r0, lsl #21
     fe4:	strmi	r1, [r4], -r3, asr #29
     fe8:	stmdale	r9, {r0, r1, r2, r3, r8, r9, fp, sp}
     fec:			; <UNDEFINED> instruction: 0xf003e8df
     ff0:	stmdaeq	r4, {r0, r2, r3, r6, fp}^
     ff4:	stmdaeq	r8, {r3, fp}
     ff8:	stmdbcc	r8, {r3, fp}
     ffc:	stccs	8, cr0, [r8], {8}
    1000:	bge	967c3c <__snprintf_chk@plt+0x9672a0>
    1004:	andls	r2, ip, #80, 2
    1008:	stc	7, cr15, [r4], #1020	; 0x3fc
    100c:	bls	31328c <__snprintf_chk@plt+0x3128f0>
    1010:	bne	fe43c878 <__snprintf_chk@plt+0xfe43bedc>
    1014:			; <UNDEFINED> instruction: 0xf7ff4478
    1018:	ldmmi	ip, {r4, r6, sl, fp, sp, lr, pc}
    101c:	ldrtmi	r4, [r3], -sl, lsr #12
    1020:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    1024:			; <UNDEFINED> instruction: 0xf7ff5600
    1028:	cdp	12, 1, cr14, cr8, cr8, {2}
    102c:			; <UNDEFINED> instruction: 0xf7ff0a10
    1030:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    1034:	submi	sp, r0, #761856	; 0xba000
    1038:	stc	7, cr15, [r6], {255}	; 0xff
    103c:	ldmmi	r4, {r0, r9, sl, lr}
    1040:			; <UNDEFINED> instruction: 0xf7ff4478
    1044:			; <UNDEFINED> instruction: 0xe7b1ec3a
    1048:	blcs	27ca0 <__snprintf_chk@plt+0x27304>
    104c:	sbchi	pc, fp, r0
    1050:	mrc	8, 0, r4, cr8, cr0, {4}
    1054:	ldmib	sp, {r4, r7, r9, fp, ip}^
    1058:	ldrbtmi	r2, [r8], #-802	; 0xfffffcde
    105c:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1060:	blls	37aff4 <__snprintf_chk@plt+0x37a658>
    1064:	svccs	0x0000b90b
    1068:	stmmi	fp, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    106c:	bne	fe43c8d4 <__snprintf_chk@plt+0xfe43bf38>
    1070:			; <UNDEFINED> instruction: 0xf7ff4478
    1074:	ldrb	lr, [r8, r2, lsr #24]
    1078:	strtmi	r4, [sl], -r8, lsl #17
    107c:	bne	fe43c8e4 <__snprintf_chk@plt+0xfe43bf48>
    1080:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
    1084:	ldc	7, cr15, [r8], {255}	; 0xff
    1088:	stmmi	r5, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    108c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx10
    1090:			; <UNDEFINED> instruction: 0x46331a90
    1094:			; <UNDEFINED> instruction: 0xf7ff4478
    1098:	bfi	lr, r0, (invalid: 24:6)
    109c:	stmdbeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    10a0:	blcs	27cdc <__snprintf_chk@plt+0x27340>
    10a4:	strbmi	sp, [r8], -r7, ror #2
    10a8:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    10ac:	ldrb	r4, [sp, -r4, lsl #12]!
    10b0:	movwcs	r4, #6268	; 0x187c
    10b4:	ldrbtmi	r9, [r8], #-788	; 0xfffffcec
    10b8:	bl	fffbf0bc <__snprintf_chk@plt+0xfffbe720>
    10bc:			; <UNDEFINED> instruction: 0xf7ffe752
    10c0:	stmdavs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
    10c4:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    10c8:			; <UNDEFINED> instruction: 0x46049b13
    10cc:	ldfmip	f3, [r6, #-44]!	; 0xffffffd4
    10d0:	ldmdami	r6!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    10d4:			; <UNDEFINED> instruction: 0x46294632
    10d8:			; <UNDEFINED> instruction: 0xf7ff4478
    10dc:	strb	lr, [r5, -lr, ror #23]!
    10e0:	strcs	r4, [r1], #-2163	; 0xfffff78d
    10e4:			; <UNDEFINED> instruction: 0xf7ff4478
    10e8:	strb	lr, [r7, #3048]	; 0xbe8
    10ec:	strcs	r4, [r1], #-2161	; 0xfffff78f
    10f0:			; <UNDEFINED> instruction: 0xf7ff4478
    10f4:	strb	lr, [r1, #3042]	; 0xbe2
    10f8:	strcs	r4, [r1], #-2159	; 0xfffff791
    10fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1100:	stmdami	lr!, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    1104:			; <UNDEFINED> instruction: 0xf7ff4478
    1108:			; <UNDEFINED> instruction: 0xe74febd8
    110c:	strcs	r4, [r1], #-2156	; 0xfffff794
    1110:			; <UNDEFINED> instruction: 0xf7ff4478
    1114:	ldr	lr, [r1, #3026]!	; 0xbd2
    1118:	strcs	r4, [r1], #-2154	; 0xfffff796
    111c:			; <UNDEFINED> instruction: 0xf7ff4478
    1120:	str	lr, [fp, #3020]!	; 0xbcc
    1124:	strcs	r4, [r1], #-2152	; 0xfffff798
    1128:			; <UNDEFINED> instruction: 0xf7ff4478
    112c:	str	lr, [r5, #3014]!	; 0xbc6
    1130:	strcs	r4, [r0], #-2150	; 0xfffff79a
    1134:			; <UNDEFINED> instruction: 0xf7ff4478
    1138:	movwcs	lr, #7104	; 0x1bc0
    113c:			; <UNDEFINED> instruction: 0xe6239313
    1140:	strtmi	r2, [r8], -r0, lsl #2
    1144:	bl	ff13f148 <__snprintf_chk@plt+0xff13e7ac>
    1148:	blle	a08960 <__snprintf_chk@plt+0xa07fc4>
    114c:	bl	fe2bf150 <__snprintf_chk@plt+0xfe2be7b4>
    1150:			; <UNDEFINED> instruction: 0xf6bf2800
    1154:	ldmdami	lr, {r0, r3, r4, r9, sl, fp, sp, pc}^
    1158:			; <UNDEFINED> instruction: 0xf7ff4478
    115c:			; <UNDEFINED> instruction: 0xe613ebb4
    1160:	ldrcs	r4, [pc], #-2140	; 1168 <__snprintf_chk@plt+0x7cc>
    1164:			; <UNDEFINED> instruction: 0xf7ff4478
    1168:	str	lr, [r7, #2984]	; 0xba8
    116c:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    1170:	bl	fea3f174 <__snprintf_chk@plt+0xfea3e7d8>
    1174:	strbmi	lr, [r8], -r1, lsl #12
    1178:	bl	ff9bf17c <__snprintf_chk@plt+0xff9be7e0>
    117c:			; <UNDEFINED> instruction: 0x46024651
    1180:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    1184:	bl	fe63f188 <__snprintf_chk@plt+0xfe63e7ec>
    1188:	ldmdami	r5, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    118c:	ldrbtmi	r9, [r8], #-2320	; 0xfffff6f0
    1190:	bl	fe4bf194 <__snprintf_chk@plt+0xfe4be7f8>
    1194:			; <UNDEFINED> instruction: 0xf7ff200c
    1198:	strmi	lr, [r4], -ip, asr #23
    119c:			; <UNDEFINED> instruction: 0xf7ffe706
    11a0:	vmovmi.s8	lr, d16[1]
    11a4:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    11a8:	bl	ff0bf1ac <__snprintf_chk@plt+0xff0be810>
    11ac:	cfstr32ge	mvfx9, [r5, #-4]!
    11b0:	orrvc	pc, r0, #1325400064	; 0x4f000000
    11b4:	andcs	r4, r1, #26214400	; 0x1900000
    11b8:	strmi	r9, [r4], -r0, lsl #12
    11bc:			; <UNDEFINED> instruction: 0xf7ff4628
    11c0:	strtmi	lr, [r8], -lr, ror #23
    11c4:	bl	1fbf1c8 <__snprintf_chk@plt+0x1fbe82c>
    11c8:	submi	lr, r4, #240, 12	; 0xf000000
    11cc:			; <UNDEFINED> instruction: 0xf7ff4620
    11d0:			; <UNDEFINED> instruction: 0x4601ebbc
    11d4:	ldrbtmi	r4, [r8], #-2116	; 0xfffff7bc
    11d8:	bl	1bbf1dc <__snprintf_chk@plt+0x1bbe840>
    11dc:			; <UNDEFINED> instruction: 0xf7ff4620
    11e0:	strmi	lr, [r4], -r8, lsr #23
    11e4:	blls	6bad74 <__snprintf_chk@plt+0x6ba3d8>
    11e8:	cdp	8, 1, cr4, cr8, cr0, {2}
    11ec:	ldmdavs	sl, {r4, r7, r9, fp, ip}
    11f0:			; <UNDEFINED> instruction: 0xf7ff4478
    11f4:	ldr	lr, [r8, -r2, ror #22]
    11f8:	bl	163f1fc <__snprintf_chk@plt+0x163e860>
    11fc:	tstls	r4, #18432	; 0x4800
    1200:	svclt	0x0000e6b0
    1204:	andeq	r2, r1, lr, lsr r6
    1208:	andeq	r0, r0, r2, lsr #21
    120c:	andeq	r2, r1, lr, ror #10
    1210:	andeq	r2, r1, sl, ror r5
    1214:	andeq	r0, r0, r4, lsl #1
    1218:	muleq	r0, ip, r0
    121c:	andeq	r0, r0, r6, asr #18
    1220:	ldrdeq	r0, [r0], -r6
    1224:	andeq	r1, r0, r6, asr #1
    1228:	andeq	r0, r0, ip, ror r8
    122c:	andeq	r1, r0, r0, asr #32
    1230:	andeq	r0, r0, r6, lsl #17
    1234:	ldrdeq	r2, [r1], -r8
    1238:	andeq	r1, r0, r6, ror r0
    123c:	andeq	r0, r0, ip, asr #16
    1240:	andeq	r0, r0, r8, lsl #1
    1244:	andeq	r1, r0, r4, lsl #9
    1248:	andeq	r1, r0, ip, asr #2
    124c:	ldrdeq	r1, [r0], -lr
    1250:	andeq	r0, r0, sl, lsl #13
    1254:	ldrdeq	r0, [r0], -r4
    1258:	andeq	r0, r0, r6, ror r6
    125c:	andeq	r0, r0, r6, asr #29
    1260:	andeq	r0, r0, lr, ror #29
    1264:	strdeq	r0, [r0], -ip
    1268:	andeq	r0, r0, lr, ror #29
    126c:	andeq	r0, r0, r8, ror #30
    1270:	andeq	r0, r0, r8, ror #30
    1274:	andeq	r0, r0, sl, ror pc
    1278:	andeq	r1, r0, sl, ror #2
    127c:	muleq	r0, r6, r1
    1280:	muleq	r0, lr, r1
    1284:	andeq	r0, r0, r8, ror r4
    1288:	andeq	r1, r0, r0, asr #1
    128c:	strheq	r1, [r0], -ip
    1290:	andeq	r1, r0, r8, lsl #2
    1294:	strdeq	r0, [r0], -lr
    1298:	andeq	r1, r0, ip, asr #32
    129c:	andeq	r0, r0, lr, ror pc
    12a0:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    12a4:	strdeq	r0, [r0], -r6
    12a8:	andeq	r0, r0, ip, ror r3
    12ac:	andeq	r0, r0, r4, asr #29
    12b0:	andeq	r0, r0, r4, lsl #26
    12b4:	andeq	r0, r0, r0, lsr #26
    12b8:	andeq	r0, r0, ip, asr #29
    12bc:	strdeq	r0, [r0], -r8
    12c0:	andeq	r0, r0, ip, ror fp
    12c4:	andeq	r0, r0, ip, ror #6
    12c8:	muleq	r0, ip, fp
    12cc:	andeq	r0, r0, r0, asr lr
    12d0:	andeq	r0, r0, ip, ror #27
    12d4:	andeq	r0, r0, ip, asr #25
    12d8:	ldrdeq	r0, [r0], -r6
    12dc:	andeq	r0, r0, lr, asr lr
    12e0:	andeq	r0, r0, lr, lsl #27
    12e4:			; <UNDEFINED> instruction: 0x00000db4
    12e8:	andeq	r0, r0, r2, ror pc
    12ec:	muleq	r0, ip, lr
    12f0:	bleq	3d434 <__snprintf_chk@plt+0x3ca98>
    12f4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    12f8:	strbtmi	fp, [sl], -r2, lsl #24
    12fc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1300:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1304:	ldrmi	sl, [sl], #776	; 0x308
    1308:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    130c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1310:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1314:			; <UNDEFINED> instruction: 0xf85a4b06
    1318:	stmdami	r6, {r0, r1, ip, sp}
    131c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1320:	b	ff73f324 <__snprintf_chk@plt+0xff73e988>
    1324:	bl	bbf328 <__snprintf_chk@plt+0xbbe98c>
    1328:	andeq	r1, r1, r8, lsr ip
    132c:	andeq	r0, r0, r8, ror r0
    1330:	muleq	r0, r0, r0
    1334:	muleq	r0, r4, r0
    1338:	ldr	r3, [pc, #20]	; 1354 <__snprintf_chk@plt+0x9b8>
    133c:	ldr	r2, [pc, #20]	; 1358 <__snprintf_chk@plt+0x9bc>
    1340:	add	r3, pc, r3
    1344:	ldr	r2, [r3, r2]
    1348:	cmp	r2, #0
    134c:	bxeq	lr
    1350:	b	8e8 <__gmon_start__@plt>
    1354:	andeq	r1, r1, r8, lsl ip
    1358:	andeq	r0, r0, ip, lsl #1
    135c:	blmi	1d337c <__snprintf_chk@plt+0x1d29e0>
    1360:	bmi	1d2548 <__snprintf_chk@plt+0x1d1bac>
    1364:	addmi	r4, r3, #2063597568	; 0x7b000000
    1368:	andle	r4, r3, sl, ror r4
    136c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1370:	ldrmi	fp, [r8, -r3, lsl #2]
    1374:	svclt	0x00004770
    1378:	andeq	r1, r1, r4, asr #27
    137c:	andeq	r1, r1, r0, asr #27
    1380:	strdeq	r1, [r1], -r4
    1384:	andeq	r0, r0, r0, lsl #1
    1388:	stmdbmi	r9, {r3, fp, lr}
    138c:	bmi	252574 <__snprintf_chk@plt+0x251bd8>
    1390:	bne	25257c <__snprintf_chk@plt+0x251be0>
    1394:	svceq	0x00cb447a
    1398:			; <UNDEFINED> instruction: 0x01a1eb03
    139c:	andle	r1, r3, r9, asr #32
    13a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13a4:	ldrmi	fp, [r8, -r3, lsl #2]
    13a8:	svclt	0x00004770
    13ac:	muleq	r1, r8, sp
    13b0:	muleq	r1, r4, sp
    13b4:	andeq	r1, r1, r8, asr #23
    13b8:	muleq	r0, r8, r0
    13bc:	blmi	2ae7e4 <__snprintf_chk@plt+0x2ade48>
    13c0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13c4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13c8:	blmi	26f97c <__snprintf_chk@plt+0x26efe0>
    13cc:	ldrdlt	r5, [r3, -r3]!
    13d0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13d4:			; <UNDEFINED> instruction: 0xf7ff6818
    13d8:			; <UNDEFINED> instruction: 0xf7ffea52
    13dc:	blmi	1c12e0 <__snprintf_chk@plt+0x1c0944>
    13e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    13e4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    13e8:	andeq	r1, r1, r2, ror #26
    13ec:	muleq	r1, r8, fp
    13f0:	andeq	r0, r0, ip, ror r0
    13f4:	andeq	r1, r1, lr, lsr #24
    13f8:	andeq	r1, r1, r2, asr #26
    13fc:	svclt	0x0000e7c4
    1400:	mvnsmi	lr, #737280	; 0xb4000
    1404:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1408:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    140c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1410:	b	63f414 <__snprintf_chk@plt+0x63ea78>
    1414:	blne	1d92610 <__snprintf_chk@plt+0x1d91c74>
    1418:	strhle	r1, [sl], -r6
    141c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1420:	svccc	0x0004f855
    1424:	strbmi	r3, [sl], -r1, lsl #8
    1428:	ldrtmi	r4, [r8], -r1, asr #12
    142c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1430:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1434:	svclt	0x000083f8
    1438:	andeq	r1, r1, r2, asr #20
    143c:	andeq	r1, r1, r8, lsr sl
    1440:	svclt	0x00004770

Disassembly of section .fini:

00001444 <.fini>:
    1444:	push	{r3, lr}
    1448:	pop	{r3, pc}
