\hypertarget{group__GPIO}{}\doxysection{G\+P\+IO}
\label{group__GPIO}\index{GPIO@{GPIO}}


G\+P\+IO driver modules.  


\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__GPIO__Private__Functions}{G\+P\+I\+O\+\_\+\+Private\+\_\+\+Functions}}
\item 
\mbox{\hyperlink{group__GPIO__Exported__Constants}{G\+P\+I\+O\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH}(P\+E\+R\+I\+PH)
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+DE}(M\+O\+DE)
\item 
\mbox{\Hypertarget{group__GPIO_ga7145550a414f2b0455d79ddde6100af8}\label{group__GPIO_ga7145550a414f2b0455d79ddde6100af8}} 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+O\+T\+Y\+PE}(O\+T\+Y\+PE)~(((O\+T\+Y\+PE) == G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+PP) $\vert$$\vert$ ((O\+T\+Y\+PE) == G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+OD))
\item 
\mbox{\Hypertarget{group__GPIO_ga59fcf2bf19043e8c793e57aa7cb7a365}\label{group__GPIO_ga59fcf2bf19043e8c793e57aa7cb7a365}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+Speed\+\_\+2\+M\+Hz}~\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea898ec2036718768d42e79afcb95ce5bf}{G\+P\+I\+O\+\_\+\+Low\+\_\+\+Speed}}
\item 
\mbox{\Hypertarget{group__GPIO_ga5b5395a97e914df1cbc1061fae18e952}\label{group__GPIO_ga5b5395a97e914df1cbc1061fae18e952}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+Speed\+\_\+25\+M\+Hz}~\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8eaeed9485cfebba319947e3ef495e44371}{G\+P\+I\+O\+\_\+\+Medium\+\_\+\+Speed}}
\item 
\mbox{\Hypertarget{group__GPIO_ga1756d58bb94b39e36e564dc1e0b8b0e8}\label{group__GPIO_ga1756d58bb94b39e36e564dc1e0b8b0e8}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+Speed\+\_\+50\+M\+Hz}~\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea91731d092dedee851773cea4698662e6}{G\+P\+I\+O\+\_\+\+Fast\+\_\+\+Speed}}
\item 
\mbox{\Hypertarget{group__GPIO_ga7d6f553efe07beb4d231fbef1e133aa1}\label{group__GPIO_ga7d6f553efe07beb4d231fbef1e133aa1}} 
\#define {\bfseries G\+P\+I\+O\+\_\+\+Speed\+\_\+100\+M\+Hz}~\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea5b6a7186d45e9daebfc03b7a309162e8}{G\+P\+I\+O\+\_\+\+High\+\_\+\+Speed}}
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+S\+P\+E\+ED}(S\+P\+E\+ED)
\item 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+U\+PD}(P\+U\+PD)
\item 
\mbox{\Hypertarget{group__GPIO_ga6b882caa8ed9857c5c7267959a7818c5}\label{group__GPIO_ga6b882caa8ed9857c5c7267959a7818c5}} 
\#define {\bfseries I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+B\+I\+T\+\_\+\+A\+C\+T\+I\+ON}(A\+C\+T\+I\+ON)~(((A\+C\+T\+I\+ON) == Bit\+\_\+\+R\+E\+S\+ET) $\vert$$\vert$ ((A\+C\+T\+I\+ON) == Bit\+\_\+\+S\+ET))
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__GPIO_ga1347339e1c84a196fabbb31205eec5d4}{G\+P\+I\+O\+Mode\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}{G\+P\+I\+O\+\_\+\+Mode\+\_\+\+IN}} = 0x00, 
\mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}{G\+P\+I\+O\+\_\+\+Mode\+\_\+\+O\+UT}} = 0x01, 
\mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}{G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AF}} = 0x02, 
\mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AN}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Configuration Mode enumeration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__GPIO_gae74212e8d66c389f47326b06bdf6d2ab}\label{group__GPIO_gae74212e8d66c389f47326b06bdf6d2ab}} 
enum \mbox{\hyperlink{group__GPIO_gae74212e8d66c389f47326b06bdf6d2ab}{G\+P\+I\+O\+O\+Type\+\_\+\+Type\+Def}} \{ {\bfseries G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+PP} = 0x00, 
{\bfseries G\+P\+I\+O\+\_\+\+O\+Type\+\_\+\+OD} = 0x01
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Output type enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__GPIO_ga062ad92b67b4a1f301c161022cf3ba8e}{G\+P\+I\+O\+Speed\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea898ec2036718768d42e79afcb95ce5bf}{G\+P\+I\+O\+\_\+\+Low\+\_\+\+Speed}} = 0x00, 
\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8eaeed9485cfebba319947e3ef495e44371}{G\+P\+I\+O\+\_\+\+Medium\+\_\+\+Speed}} = 0x01, 
\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea91731d092dedee851773cea4698662e6}{G\+P\+I\+O\+\_\+\+Fast\+\_\+\+Speed}} = 0x02, 
\mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea5b6a7186d45e9daebfc03b7a309162e8}{G\+P\+I\+O\+\_\+\+High\+\_\+\+Speed}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Output Maximum frequency enumeration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__GPIO_gafb7ecd99c44b4fd702d669304a36c2c8}\label{group__GPIO_gafb7ecd99c44b4fd702d669304a36c2c8}} 
enum \mbox{\hyperlink{group__GPIO_gafb7ecd99c44b4fd702d669304a36c2c8}{G\+P\+I\+O\+Pu\+Pd\+\_\+\+Type\+Def}} \{ {\bfseries G\+P\+I\+O\+\_\+\+Pu\+Pd\+\_\+\+N\+O\+P\+U\+LL} = 0x00, 
{\bfseries G\+P\+I\+O\+\_\+\+Pu\+Pd\+\_\+\+UP} = 0x01, 
{\bfseries G\+P\+I\+O\+\_\+\+Pu\+Pd\+\_\+\+D\+O\+WN} = 0x02
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Configuration Pull\+Up Pull\+Down enumeration. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__GPIO_ga176130b21c0e719121470a6042d4cf19}\label{group__GPIO_ga176130b21c0e719121470a6042d4cf19}} 
enum \mbox{\hyperlink{group__GPIO_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} \{ {\bfseries Bit\+\_\+\+R\+E\+S\+ET} = 0, 
{\bfseries Bit\+\_\+\+S\+ET}
 \}
\begin{DoxyCompactList}\small\item\em G\+P\+IO Bit S\+ET and Bit R\+E\+S\+ET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__GPIO_gaa60bdf3182c44b5fa818f237042f52ee}{G\+P\+I\+O\+\_\+\+De\+Init}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox)
\begin{DoxyCompactList}\small\item\em De-\/initializes the G\+P\+I\+Ox peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_ga71abf9404261370d03cca449b88d3a65}{G\+P\+I\+O\+\_\+\+Init}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, \mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} $\ast$G\+P\+I\+O\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the G\+P\+I\+Ox peripheral according to the specified parameters in the G\+P\+I\+O\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_gab28de41278e7f8c63d0851e2733b10df}{G\+P\+I\+O\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} $\ast$G\+P\+I\+O\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each G\+P\+I\+O\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_gad2f2e615928c69fd0d8c641a7cedaafc}{G\+P\+I\+O\+\_\+\+Pin\+Lock\+Config}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Locks G\+P\+IO Pins configuration registers. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__GPIO_ga98772ef6b639b3fa06c8ae5ba28d3aaa}{G\+P\+I\+O\+\_\+\+Read\+Input\+Data\+Bit}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified input port pin. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group__GPIO_ga139a33adc8409288e9f193bbebb5a0f7}{G\+P\+I\+O\+\_\+\+Read\+Input\+Data}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox)
\begin{DoxyCompactList}\small\item\em Reads the specified G\+P\+IO input data port. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__GPIO_ga138270f8695b105b7c6ed405792919c1}{G\+P\+I\+O\+\_\+\+Read\+Output\+Data\+Bit}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified output data port bit. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group__GPIO_gaf8938a34280b7dc3e39872a7c17bb323}{G\+P\+I\+O\+\_\+\+Read\+Output\+Data}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox)
\begin{DoxyCompactList}\small\item\em Reads the specified G\+P\+IO output data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_ga9e1352eed7c6620e18af2d86f6b6ff8e}{G\+P\+I\+O\+\_\+\+Set\+Bits}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Sets the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_ga6fcd35b207a66608dd2c9d7de9247dc8}{G\+P\+I\+O\+\_\+\+Reset\+Bits}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Clears the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_ga8f7b237fd744d9f7456fbe0da47a9b80}{G\+P\+I\+O\+\_\+\+Write\+Bit}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin, \mbox{\hyperlink{group__GPIO_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} Bit\+Val)
\begin{DoxyCompactList}\small\item\em Sets or clears the selected data port bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_gaa925f19c8547a00c7a0c269a84873bf9}{G\+P\+I\+O\+\_\+\+Write}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t Port\+Val)
\begin{DoxyCompactList}\small\item\em Writes data to the specified G\+P\+IO data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_gac1b837c66258872740d5f89f23549ab1}{G\+P\+I\+O\+\_\+\+Toggle\+Bits}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Toggles the specified G\+P\+IO pins.. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO_ga0a77617a322562ae84f8d72486032c5d}{G\+P\+I\+O\+\_\+\+Pin\+A\+F\+Config}} (\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$G\+P\+I\+Ox, uint16\+\_\+t G\+P\+I\+O\+\_\+\+Pin\+Source, uint8\+\_\+t G\+P\+I\+O\+\_\+\+AF)
\begin{DoxyCompactList}\small\item\em Changes the mapping of the specified pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
G\+P\+IO driver modules. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__GPIO_ga68b2a1f0b05c13978217db5439c7f790}\label{group__GPIO_ga68b2a1f0b05c13978217db5439c7f790}} 
\index{GPIO@{GPIO}!IS\_GPIO\_ALL\_PERIPH@{IS\_GPIO\_ALL\_PERIPH}}
\index{IS\_GPIO\_ALL\_PERIPH@{IS\_GPIO\_ALL\_PERIPH}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{IS\_GPIO\_ALL\_PERIPH}{IS\_GPIO\_ALL\_PERIPH}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+A\+L\+L\+\_\+\+P\+E\+R\+I\+PH(\begin{DoxyParamCaption}\item[{}]{P\+E\+R\+I\+PH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((PERIPH) == GPIOA) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOB) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOC) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOD) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOE) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOF) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOG) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOH) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOI) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOJ) || \(\backslash\)}
\DoxyCodeLine{                                    ((PERIPH) == GPIOK))}

\end{DoxyCode}
\mbox{\Hypertarget{group__GPIO_gacc5fde3eef57ec3c558c11d0011d900c}\label{group__GPIO_gacc5fde3eef57ec3c558c11d0011d900c}} 
\index{GPIO@{GPIO}!IS\_GPIO\_MODE@{IS\_GPIO\_MODE}}
\index{IS\_GPIO\_MODE@{IS\_GPIO\_MODE}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{IS\_GPIO\_MODE}{IS\_GPIO\_MODE}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+M\+O\+DE(\begin{DoxyParamCaption}\item[{}]{M\+O\+DE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                            (((MODE) == \mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}{GPIO\_Mode\_IN}})  || ((MODE) == \mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}{GPIO\_Mode\_OUT}}) || \(\backslash\)}
\DoxyCodeLine{                            ((MODE) == \mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}{GPIO\_Mode\_AF}})|| ((MODE) == \mbox{\hyperlink{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\_Mode\_AN}}))}

\end{DoxyCode}
\mbox{\Hypertarget{group__GPIO_gae30c92591d1f29dbd594ac3cd855b503}\label{group__GPIO_gae30c92591d1f29dbd594ac3cd855b503}} 
\index{GPIO@{GPIO}!IS\_GPIO\_PUPD@{IS\_GPIO\_PUPD}}
\index{IS\_GPIO\_PUPD@{IS\_GPIO\_PUPD}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{IS\_GPIO\_PUPD}{IS\_GPIO\_PUPD}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+P\+U\+PD(\begin{DoxyParamCaption}\item[{}]{P\+U\+PD }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                            (((PUPD) == GPIO\_PuPd\_NOPULL) || ((PUPD) == GPIO\_PuPd\_UP) || \(\backslash\)}
\DoxyCodeLine{                            ((PUPD) == GPIO\_PuPd\_DOWN))}

\end{DoxyCode}
\mbox{\Hypertarget{group__GPIO_ga888e1f951df2fe9dbf827528051a3a56}\label{group__GPIO_ga888e1f951df2fe9dbf827528051a3a56}} 
\index{GPIO@{GPIO}!IS\_GPIO\_SPEED@{IS\_GPIO\_SPEED}}
\index{IS\_GPIO\_SPEED@{IS\_GPIO\_SPEED}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{IS\_GPIO\_SPEED}{IS\_GPIO\_SPEED}}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+G\+P\+I\+O\+\_\+\+S\+P\+E\+ED(\begin{DoxyParamCaption}\item[{}]{S\+P\+E\+ED }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                              (((SPEED) == \mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea898ec2036718768d42e79afcb95ce5bf}{GPIO\_Low\_Speed}}) || ((SPEED) == \mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8eaeed9485cfebba319947e3ef495e44371}{GPIO\_Medium\_Speed}}) || \(\backslash\)}
\DoxyCodeLine{                              ((SPEED) == \mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea91731d092dedee851773cea4698662e6}{GPIO\_Fast\_Speed}})||  ((SPEED) == \mbox{\hyperlink{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea5b6a7186d45e9daebfc03b7a309162e8}{GPIO\_High\_Speed}}))}

\end{DoxyCode}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__GPIO_ga1347339e1c84a196fabbb31205eec5d4}\label{group__GPIO_ga1347339e1c84a196fabbb31205eec5d4}} 
\index{GPIO@{GPIO}!GPIOMode\_TypeDef@{GPIOMode\_TypeDef}}
\index{GPIOMode\_TypeDef@{GPIOMode\_TypeDef}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIOMode\_TypeDef}{GPIOMode\_TypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__GPIO_ga1347339e1c84a196fabbb31205eec5d4}{G\+P\+I\+O\+Mode\+\_\+\+Type\+Def}}}



G\+P\+IO Configuration Mode enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_IN@{GPIO\_Mode\_IN}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_IN@{GPIO\_Mode\_IN}}}\mbox{\Hypertarget{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}\label{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}} 
G\+P\+I\+O\+\_\+\+Mode\+\_\+\+IN&G\+P\+IO Input Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_OUT@{GPIO\_Mode\_OUT}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_OUT@{GPIO\_Mode\_OUT}}}\mbox{\Hypertarget{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}\label{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}} 
G\+P\+I\+O\+\_\+\+Mode\+\_\+\+O\+UT&G\+P\+IO Output Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_AF@{GPIO\_Mode\_AF}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_AF@{GPIO\_Mode\_AF}}}\mbox{\Hypertarget{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}\label{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}} 
G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AF&G\+P\+IO Alternate function Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_AN@{GPIO\_Mode\_AN}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_AN@{GPIO\_Mode\_AN}}}\mbox{\Hypertarget{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}\label{group__GPIO_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}} 
G\+P\+I\+O\+\_\+\+Mode\+\_\+\+AN&G\+P\+IO Analog Mode \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__GPIO_ga062ad92b67b4a1f301c161022cf3ba8e}\label{group__GPIO_ga062ad92b67b4a1f301c161022cf3ba8e}} 
\index{GPIO@{GPIO}!GPIOSpeed\_TypeDef@{GPIOSpeed\_TypeDef}}
\index{GPIOSpeed\_TypeDef@{GPIOSpeed\_TypeDef}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIOSpeed\_TypeDef}{GPIOSpeed\_TypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__GPIO_ga062ad92b67b4a1f301c161022cf3ba8e}{G\+P\+I\+O\+Speed\+\_\+\+Type\+Def}}}



G\+P\+IO Output Maximum frequency enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Low\_Speed@{GPIO\_Low\_Speed}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Low\_Speed@{GPIO\_Low\_Speed}}}\mbox{\Hypertarget{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea898ec2036718768d42e79afcb95ce5bf}\label{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea898ec2036718768d42e79afcb95ce5bf}} 
G\+P\+I\+O\+\_\+\+Low\+\_\+\+Speed&Low speed ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Medium\_Speed@{GPIO\_Medium\_Speed}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Medium\_Speed@{GPIO\_Medium\_Speed}}}\mbox{\Hypertarget{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8eaeed9485cfebba319947e3ef495e44371}\label{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8eaeed9485cfebba319947e3ef495e44371}} 
G\+P\+I\+O\+\_\+\+Medium\+\_\+\+Speed&Medium speed \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Fast\_Speed@{GPIO\_Fast\_Speed}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Fast\_Speed@{GPIO\_Fast\_Speed}}}\mbox{\Hypertarget{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea91731d092dedee851773cea4698662e6}\label{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea91731d092dedee851773cea4698662e6}} 
G\+P\+I\+O\+\_\+\+Fast\+\_\+\+Speed&Fast speed ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_High\_Speed@{GPIO\_High\_Speed}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_High\_Speed@{GPIO\_High\_Speed}}}\mbox{\Hypertarget{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea5b6a7186d45e9daebfc03b7a309162e8}\label{group__GPIO_gga062ad92b67b4a1f301c161022cf3ba8ea5b6a7186d45e9daebfc03b7a309162e8}} 
G\+P\+I\+O\+\_\+\+High\+\_\+\+Speed&High speed ~\newline
 \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group__GPIO_gaa60bdf3182c44b5fa818f237042f52ee}\label{group__GPIO_gaa60bdf3182c44b5fa818f237042f52ee}} 
\index{GPIO@{GPIO}!GPIO\_DeInit@{GPIO\_DeInit}}
\index{GPIO\_DeInit@{GPIO\_DeInit}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_DeInit()}{GPIO\_DeInit()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox }\end{DoxyParamCaption})}



De-\/initializes the G\+P\+I\+Ox peripheral registers to their default reset values. 

\begin{DoxyNote}{Note}
By default, The G\+P\+IO pins are configured in input floating mode (except J\+T\+AG pins). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga71abf9404261370d03cca449b88d3a65}\label{group__GPIO_ga71abf9404261370d03cca449b88d3a65}} 
\index{GPIO@{GPIO}!GPIO\_Init@{GPIO\_Init}}
\index{GPIO\_Init@{GPIO\_Init}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_Init()}{GPIO\_Init()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{\mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} $\ast$}]{G\+P\+I\+O\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the G\+P\+I\+Ox peripheral according to the specified parameters in the G\+P\+I\+O\+\_\+\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. ~\newline
 \\
\hline
{\em G\+P\+I\+O\+\_\+\+Init\+Struct} & pointer to a \mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} structure that contains the configuration information for the specified G\+P\+IO peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga0a77617a322562ae84f8d72486032c5d}\label{group__GPIO_ga0a77617a322562ae84f8d72486032c5d}} 
\index{GPIO@{GPIO}!GPIO\_PinAFConfig@{GPIO\_PinAFConfig}}
\index{GPIO\_PinAFConfig@{GPIO\_PinAFConfig}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_PinAFConfig()}{GPIO\_PinAFConfig()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Pin\+A\+F\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin\+Source,  }\item[{uint8\+\_\+t}]{G\+P\+I\+O\+\_\+\+AF }\end{DoxyParamCaption})}



Changes the mapping of the specified pin. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin\+Source} & specifies the pin for the Alternate function. This parameter can be G\+P\+I\+O\+\_\+\+Pin\+Sourcex where x can be (0..15). \\
\hline
{\em G\+P\+I\+O\+\_\+\+A\+F\+Selection} & selects the pin to used as Alternate function. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+R\+T\+C\+\_\+50\+Hz\+: Connect R\+T\+C\+\_\+50\+Hz pin to A\+F0 (default after reset) \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+M\+CO\+: Connect M\+CO pin (M\+C\+O1 and M\+C\+O2) to A\+F0 (default after reset) \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+A\+M\+P\+ER\+: Connect T\+A\+M\+P\+ER pins (T\+A\+M\+P\+E\+R\+\_\+1 and T\+A\+M\+P\+E\+R\+\_\+2) to A\+F0 (default after reset) \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+WJ\+: Connect S\+WJ pins (S\+WD and J\+T\+AG)to A\+F0 (default after reset) \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+R\+A\+CE\+: Connect T\+R\+A\+CE pins to A\+F0 (default after reset) \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M1\+: Connect T\+I\+M1 pins to A\+F1 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M2\+: Connect T\+I\+M2 pins to A\+F1 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M3\+: Connect T\+I\+M3 pins to A\+F2 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M4\+: Connect T\+I\+M4 pins to A\+F2 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M5\+: Connect T\+I\+M5 pins to A\+F2 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M8\+: Connect T\+I\+M8 pins to A\+F3 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M9\+: Connect T\+I\+M9 pins to A\+F3 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M10\+: Connect T\+I\+M10 pins to A\+F3 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M11\+: Connect T\+I\+M11 pins to A\+F3 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+C1\+: Connect I2\+C1 pins to A\+F4 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+C2\+: Connect I2\+C2 pins to A\+F4 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+C3\+: Connect I2\+C3 pins to A\+F4 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I1\+: Connect S\+P\+I1 pins to A\+F5 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I2\+: Connect S\+P\+I2/\+I2\+S2 pins to A\+F5 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I4\+: Connect S\+P\+I4 pins to A\+F5 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I5\+: Connect S\+P\+I5 pins to A\+F5 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I6\+: Connect S\+P\+I6 pins to A\+F5 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+A\+I1\+: Connect S\+A\+I1 pins to A\+F6 for S\+T\+M32\+F42xxx/43xxx devices. ~\newline
 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+P\+I3\+: Connect S\+P\+I3/\+I2\+S3 pins to A\+F6 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+I2\+S3ext\+: Connect I2\+S3ext pins to A\+F7 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T1\+: Connect U\+S\+A\+R\+T1 pins to A\+F7 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T2\+: Connect U\+S\+A\+R\+T2 pins to A\+F7 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T3\+: Connect U\+S\+A\+R\+T3 pins to A\+F7 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+A\+R\+T4\+: Connect U\+A\+R\+T4 pins to A\+F8 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+A\+R\+T5\+: Connect U\+A\+R\+T5 pins to A\+F8 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+S\+A\+R\+T6\+: Connect U\+S\+A\+R\+T6 pins to A\+F8 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+A\+R\+T7\+: Connect U\+A\+R\+T7 pins to A\+F8 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+U\+A\+R\+T8\+: Connect U\+A\+R\+T8 pins to A\+F8 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+C\+A\+N1\+: Connect C\+A\+N1 pins to A\+F9 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+C\+A\+N2\+: Connect C\+A\+N2 pins to A\+F9 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M12\+: Connect T\+I\+M12 pins to A\+F9 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M13\+: Connect T\+I\+M13 pins to A\+F9 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+T\+I\+M14\+: Connect T\+I\+M14 pins to A\+F9 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+FS\+: Connect O\+T\+G\+\_\+\+FS pins to A\+F10 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+HS\+: Connect O\+T\+G\+\_\+\+HS pins to A\+F10 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+E\+TH\+: Connect E\+T\+H\+E\+R\+N\+ET pins to A\+F11 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+F\+S\+MC\+: Connect F\+S\+MC pins to A\+F12 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+F\+MC\+: Connect F\+MC pins to A\+F12 for S\+T\+M32\+F42xxx/43xxx devices. ~\newline
 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+FS\+: Connect O\+TG HS (configured in FS) pins to A\+F12 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+S\+D\+IO\+: Connect S\+D\+IO pins to A\+F12 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+D\+C\+MI\+: Connect D\+C\+MI pins to A\+F13 \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+L\+T\+DC\+: Connect L\+T\+DC pins to A\+F14 for S\+T\+M32\+F429xx/439xx devices. \item G\+P\+I\+O\+\_\+\+A\+F\+\_\+\+E\+V\+E\+N\+T\+O\+UT\+: Connect E\+V\+E\+N\+T\+O\+UT pins to A\+F15 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_gad2f2e615928c69fd0d8c641a7cedaafc}\label{group__GPIO_gad2f2e615928c69fd0d8c641a7cedaafc}} 
\index{GPIO@{GPIO}!GPIO\_PinLockConfig@{GPIO\_PinLockConfig}}
\index{GPIO\_PinLockConfig@{GPIO\_PinLockConfig}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_PinLockConfig()}{GPIO\_PinLockConfig()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Pin\+Lock\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin }\end{DoxyParamCaption})}



Locks G\+P\+IO Pins configuration registers. 

\begin{DoxyNote}{Note}
The locked registers are G\+P\+I\+Ox\+\_\+\+M\+O\+D\+ER, G\+P\+I\+Ox\+\_\+\+O\+T\+Y\+P\+ER, G\+P\+I\+Ox\+\_\+\+O\+S\+P\+E\+E\+DR, G\+P\+I\+Ox\+\_\+\+P\+U\+P\+DR, G\+P\+I\+Ox\+\_\+\+A\+F\+RL and G\+P\+I\+Ox\+\_\+\+A\+F\+RH. 

The configuration of the locked G\+P\+IO pins can no longer be modified until the next reset. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & specifies the port bit to be locked. This parameter can be any combination of G\+P\+I\+O\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga139a33adc8409288e9f193bbebb5a0f7}\label{group__GPIO_ga139a33adc8409288e9f193bbebb5a0f7}} 
\index{GPIO@{GPIO}!GPIO\_ReadInputData@{GPIO\_ReadInputData}}
\index{GPIO\_ReadInputData@{GPIO\_ReadInputData}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_ReadInputData()}{GPIO\_ReadInputData()}}
{\footnotesize\ttfamily uint16\+\_\+t G\+P\+I\+O\+\_\+\+Read\+Input\+Data (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox }\end{DoxyParamCaption})}



Reads the specified G\+P\+IO input data port. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em G\+P\+IO} & input data port value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga98772ef6b639b3fa06c8ae5ba28d3aaa}\label{group__GPIO_ga98772ef6b639b3fa06c8ae5ba28d3aaa}} 
\index{GPIO@{GPIO}!GPIO\_ReadInputDataBit@{GPIO\_ReadInputDataBit}}
\index{GPIO\_ReadInputDataBit@{GPIO\_ReadInputDataBit}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_ReadInputDataBit()}{GPIO\_ReadInputDataBit()}}
{\footnotesize\ttfamily uint8\+\_\+t G\+P\+I\+O\+\_\+\+Read\+Input\+Data\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin }\end{DoxyParamCaption})}



Reads the specified input port pin. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & specifies the port bit to read. This parameter can be G\+P\+I\+O\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & input port pin value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_gaf8938a34280b7dc3e39872a7c17bb323}\label{group__GPIO_gaf8938a34280b7dc3e39872a7c17bb323}} 
\index{GPIO@{GPIO}!GPIO\_ReadOutputData@{GPIO\_ReadOutputData}}
\index{GPIO\_ReadOutputData@{GPIO\_ReadOutputData}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_ReadOutputData()}{GPIO\_ReadOutputData()}}
{\footnotesize\ttfamily uint16\+\_\+t G\+P\+I\+O\+\_\+\+Read\+Output\+Data (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox }\end{DoxyParamCaption})}



Reads the specified G\+P\+IO output data port. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em G\+P\+IO} & output data port value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga138270f8695b105b7c6ed405792919c1}\label{group__GPIO_ga138270f8695b105b7c6ed405792919c1}} 
\index{GPIO@{GPIO}!GPIO\_ReadOutputDataBit@{GPIO\_ReadOutputDataBit}}
\index{GPIO\_ReadOutputDataBit@{GPIO\_ReadOutputDataBit}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_ReadOutputDataBit()}{GPIO\_ReadOutputDataBit()}}
{\footnotesize\ttfamily uint8\+\_\+t G\+P\+I\+O\+\_\+\+Read\+Output\+Data\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin }\end{DoxyParamCaption})}



Reads the specified output data port bit. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & specifies the port bit to read. This parameter can be G\+P\+I\+O\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & output port pin value. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga6fcd35b207a66608dd2c9d7de9247dc8}\label{group__GPIO_ga6fcd35b207a66608dd2c9d7de9247dc8}} 
\index{GPIO@{GPIO}!GPIO\_ResetBits@{GPIO\_ResetBits}}
\index{GPIO\_ResetBits@{GPIO\_ResetBits}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_ResetBits()}{GPIO\_ResetBits()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Reset\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin }\end{DoxyParamCaption})}



Clears the selected data port bits. 

\begin{DoxyNote}{Note}
This functions uses G\+P\+I\+Ox\+\_\+\+B\+S\+RR register to allow atomic read/modify accesses. In this way, there is no risk of an I\+RQ occurring between the read and the modify access. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & specifies the port bits to be written. This parameter can be any combination of G\+P\+I\+O\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga9e1352eed7c6620e18af2d86f6b6ff8e}\label{group__GPIO_ga9e1352eed7c6620e18af2d86f6b6ff8e}} 
\index{GPIO@{GPIO}!GPIO\_SetBits@{GPIO\_SetBits}}
\index{GPIO\_SetBits@{GPIO\_SetBits}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_SetBits()}{GPIO\_SetBits()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Set\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin }\end{DoxyParamCaption})}



Sets the selected data port bits. 

\begin{DoxyNote}{Note}
This functions uses G\+P\+I\+Ox\+\_\+\+B\+S\+RR register to allow atomic read/modify accesses. In this way, there is no risk of an I\+RQ occurring between the read and the modify access. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & specifies the port bits to be written. This parameter can be any combination of G\+P\+I\+O\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_gab28de41278e7f8c63d0851e2733b10df}\label{group__GPIO_gab28de41278e7f8c63d0851e2733b10df}} 
\index{GPIO@{GPIO}!GPIO\_StructInit@{GPIO\_StructInit}}
\index{GPIO\_StructInit@{GPIO\_StructInit}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_StructInit()}{GPIO\_StructInit()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Struct\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} $\ast$}]{G\+P\+I\+O\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Fills each G\+P\+I\+O\+\_\+\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+O\+\_\+\+Init\+Struct} & \+: pointer to a \mbox{\hyperlink{structGPIO__InitTypeDef}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_gac1b837c66258872740d5f89f23549ab1}\label{group__GPIO_gac1b837c66258872740d5f89f23549ab1}} 
\index{GPIO@{GPIO}!GPIO\_ToggleBits@{GPIO\_ToggleBits}}
\index{GPIO\_ToggleBits@{GPIO\_ToggleBits}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_ToggleBits()}{GPIO\_ToggleBits()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Toggle\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin }\end{DoxyParamCaption})}



Toggles the specified G\+P\+IO pins.. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & Specifies the pins to be toggled. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_gaa925f19c8547a00c7a0c269a84873bf9}\label{group__GPIO_gaa925f19c8547a00c7a0c269a84873bf9}} 
\index{GPIO@{GPIO}!GPIO\_Write@{GPIO\_Write}}
\index{GPIO\_Write@{GPIO\_Write}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_Write()}{GPIO\_Write()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{Port\+Val }\end{DoxyParamCaption})}



Writes data to the specified G\+P\+IO data port. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em Port\+Val} & specifies the value to be written to the port output data register. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__GPIO_ga8f7b237fd744d9f7456fbe0da47a9b80}\label{group__GPIO_ga8f7b237fd744d9f7456fbe0da47a9b80}} 
\index{GPIO@{GPIO}!GPIO\_WriteBit@{GPIO\_WriteBit}}
\index{GPIO\_WriteBit@{GPIO\_WriteBit}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{GPIO\_WriteBit()}{GPIO\_WriteBit()}}
{\footnotesize\ttfamily void G\+P\+I\+O\+\_\+\+Write\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structGPIO__TypeDef}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$}]{G\+P\+I\+Ox,  }\item[{uint16\+\_\+t}]{G\+P\+I\+O\+\_\+\+Pin,  }\item[{\mbox{\hyperlink{group__GPIO_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}}}]{Bit\+Val }\end{DoxyParamCaption})}



Sets or clears the selected data port bit. 


\begin{DoxyParams}{Parameters}
{\em G\+P\+I\+Ox} & where x can be (A..K) to select the G\+P\+IO peripheral for S\+T\+M32\+F405xx/407xx and S\+T\+M32\+F415xx/417xx devices x can be (A..I) to select the G\+P\+IO peripheral for S\+T\+M32\+F42xxx/43xxx devices. x can be (A, B, C, D and H) to select the G\+P\+IO peripheral for S\+T\+M32\+F401xx devices. \\
\hline
{\em G\+P\+I\+O\+\_\+\+Pin} & specifies the port bit to be written. This parameter can be one of G\+P\+I\+O\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
{\em Bit\+Val} & specifies the value to be written to the selected bit. This parameter can be one of the Bit\+Action enum values\+: \begin{DoxyItemize}
\item Bit\+\_\+\+R\+E\+S\+ET\+: to clear the port pin \item Bit\+\_\+\+S\+ET\+: to set the port pin \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
