set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DUT_TEST.vo DUT_TEST_v.sdo}}
	{{"Fast Model"} {DUT_TEST_fast.vo DUT_TEST_v_fast.sdo}}
}
