<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>TLC: Transmission Line Caches</p>
    <p>Brad Beckmann</p>
    <p>David Wood</p>
    <p>Multifacet Project</p>
    <p>http://www.cs.wisc.edu/multifacet/</p>
    <p>University of Wisconsin-Madison</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Overview</p>
    <p>Problem: Global interconnect  Opportunity: On-chip transmission lines</p>
    <p>What are they?  Why now?</p>
    <p>Application: Large on-chip caches  Solution: TLC: Transmission Line Caches</p>
    <p>+ Consistent high performance + Simple logical design + Less substrate area  Circuit verification  Wafer manufacturing cost</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Outline</p>
    <p>Problem: Global interconnect</p>
    <p>Opportunity: On-chip transmission lines</p>
    <p>Application: Large on-chip caches</p>
    <p>Solution: TLC: Transmission Line Caches</p>
    <p>Evaluation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Global Interconnect Problem</p>
    <p>Global interconnect latency  Bottleneck  RC delay dominant</p>
    <p>Held constant using repeaters</p>
    <p>Doesnt scale with transistors</p>
    <p>Large structures particularly hurt  Partitioning mitigates intra-partition delay</p>
    <p>Performance dominated by inter-partition delay</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Conventional Solution</p>
    <p>wire size   RC delay + 3x size  3x reduced delay +  wire segment length  3x channel area  Doesnt scale</p>
    <p>Intrinsic repeater delay  Inductive effects</p>
    <p>A Better Solution?</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Outline</p>
    <p>Problem: Global interconnect</p>
    <p>Opportunity: On-chip transmission lines</p>
    <p>Application: Large on-chip caches</p>
    <p>Solution: TLC - Transmission Line Caches</p>
    <p>Evaluation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>RC vs. TL Communication Conventional Global RC Wire</p>
    <p>On-chip Transmission Line</p>
    <p>Voltage Voltage</p>
    <p>Distance Vt</p>
    <p>Driver Receiver</p>
    <p>Voltage Voltage</p>
    <p>Distance Vt</p>
    <p>Driver Receiver</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>RC Wire vs. TL Design</p>
    <p>RC delay dominated</p>
    <p>ReceiverDriver</p>
    <p>On-chip Transmission Line</p>
    <p>Conventional Global RC Wire</p>
    <p>LC delay dominated</p>
    <p>~0.375 mm</p>
    <p>~10 mm</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>On-chip Transmission Lines</p>
    <p>Why now?  2010 technology  Relative RC delay</p>
    <p>Improve latency by 10x or more</p>
    <p>What are their limitations?  Require thick wires and dielectric spacing</p>
    <p>Increase wafer cost</p>
    <p>Presents a different Latency/Bandwidth Tradeoff</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Latency Comparison</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Bandwidth Comparison</p>
    <p>Key observation  Transmission lines  route over large structures  Conventional wires  substrate area &amp; vias for repeaters</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Outline</p>
    <p>Problem: Global interconnect</p>
    <p>Opportunity: On-chip transmission lines</p>
    <p>Application: Large on-chip caches</p>
    <p>Solution: TLC: Transmission Line Caches</p>
    <p>Evaluation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Texas Non-uniform Cache Architectures (NUCA)</p>
    <p>Bank</p>
    <p>Switch</p>
    <p>SNUCA  statically partitions addresses across the banks</p>
    <p>Cache Controller</p>
    <p>Request 0x.3Request 0x.C</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Texas DNUCA Solution</p>
    <p>A B Issues with DNUCA  Locating cache blocks</p>
    <p>Power consumed accessing distant banks</p>
    <p>15% of total area devoted to routing channels</p>
    <p>Frequently requested blocks migrate towards the cache controller</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Outline</p>
    <p>Problem: Global interconnect</p>
    <p>Opportunity: On-chip transmission lines</p>
    <p>Application: Large on-chip caches</p>
    <p>Solution: TLC - Transmission Line Caches</p>
    <p>Evaluation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>TLC - Transmission Line Cache</p>
    <p>TLC Cache Controller</p>
    <p>TL Drivers &amp; Receivers</p>
    <p>TL link 2x8 bytes</p>
    <p>High bandwidth, low latency interface between the controller and banks</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>TLC Cache Controller</p>
    <p>Repeaters</p>
    <p>Multicycle delay</p>
    <p>Central Cache</p>
    <p>Controller Logic</p>
    <p>Transmission Lines</p>
    <p>Latches</p>
    <p>Transmission Line Transceivers</p>
    <p>Transmission Lines</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Outline</p>
    <p>Problem: Global interconnect</p>
    <p>Opportunity: On-chip transmission lines</p>
    <p>Application: Large on-chip caches</p>
    <p>Solution: TLC - Transmission Line Caches</p>
    <p>Evaluation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Methodology</p>
    <p>Assumptions  ITRS projection for 2010</p>
    <p>45 nm technology  Low-k (2.1) intermetal dielectric</p>
    <p>10 GHz operational frequency  Physical Evaluation</p>
    <p>Linpar RLC extractor  Hspice W element transmission line</p>
    <p>Performance Evaluation  Full system simulation  Simics extended with an Out-of-Order processor and</p>
    <p>memory system timing models</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Cache Characteristics</p>
    <p>Cache Design</p>
    <p>Total Size</p>
    <p>Banks Bank Size Bank Access Time</p>
    <p>Uncontended Latency</p>
    <p>SNUCA 16 MB 32 512 KB 8 cycles 9  32 cycles</p>
    <p>DNUCA 16 256 64 3 3  47</p>
    <p>TLC 16 32 512 8 10  16</p>
    <p>Exclusive write-back caches</p>
    <p>4 wide, 30 stage pipeline, OoO processor</p>
    <p>300 cycle memory latency</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Performance</p>
    <p>SpecINT SpecFP Commercial</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Substrate Area</p>
    <p>Cache Design</p>
    <p>Storage Area</p>
    <p>Channel Area</p>
    <p>Controller Area</p>
    <p>Total Area</p>
    <p>D-NUCA 92 mm2 17 mm2 1.1 mm2 110 mm2</p>
    <p>TLC 77 3.1 10 91*</p>
    <p>On-chip transmission lines allow direct routing from the driver to receiver without repeaters</p>
    <p>Facilitates compact layout  Devotes less substrate area to the routing channels</p>
    <p>* 18% reduction</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Link Utilization</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Optimized TLC Designs</p>
    <p>Utilize fewer transmission lines  Base design: requires 2k transmission lines  Opt designs: require 1k, 500, &amp; 350</p>
    <p>Reduce manufacturing cost</p>
    <p>Increase logic complexity</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Link Utilization (TLC Family)</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Performance (TLC Family)</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Conclusions 1</p>
    <p>Transmission lines offer a different latency/bandwidth tradeoff</p>
    <p>Advantages  Lower latency for global links</p>
    <p>Direct routing over large structures</p>
    <p>Limitations  Large, sparsely populated, metal layers</p>
    <p>Greater circuit verification effort</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Conclusions 2</p>
    <p>Possible application: TLC  Advantages</p>
    <p>Consistent high performance  Simpler logical design  18% less substrate area  Less power in the communication network</p>
    <p>Disadvantages  Circuit verification  Wafer cost</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Other Applications?</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>TL link 2x126 bits TL link 2x64 bits TL link 2x44 bits</p>
    <p>Optimized TLC Designs</p>
    <p>TLCopt 1000</p>
    <p>Blocks are partitioned across 2 banks</p>
    <p>Each transmission line link is 126 bits wide</p>
    <p>1008 total data TLs</p>
    <p>TLCopt 500</p>
    <p>Blocks are partitioned across 4 banks</p>
    <p>Each transmission line link is 64 bits wide</p>
    <p>512 total data TLs</p>
    <p>TLCopt Cache Controller</p>
    <p>TLCopt 350</p>
    <p>Blocks are partitioned across 8 banks</p>
    <p>Each transmission line link is 44 bits wide</p>
    <p>352 total data TLs</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Equake Performance</p>
  </div>
  <div class="page">
    <p>Beckmann &amp; Wood</p>
    <p>Additional Transceiver Delay</p>
  </div>
</Presentation>
