{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760712452626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760712452626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 17 08:47:32 2025 " "Processing started: Fri Oct 17 08:47:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760712452626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1760712452626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_Baseline -c Processor_Baseline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Baseline -c Processor_Baseline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1760712452626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1760712452962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1760712452962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "jump_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "memory_access.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_access.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_controller " "Found entity 1: memory_controller" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_processor " "Found entity 1: pipeline_processor" {  } { { "pipeline_processor.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458596 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(18) " "Verilog HDL warning at sign_extend.sv(18): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/sign_extend.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1760712458597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760712458597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1760712458597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline_processor " "Elaborating entity \"pipeline_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1760712458627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:pc\"" {  } { { "pipeline_processor.sv" "pc" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_temp pc_register.sv(10) " "Verilog HDL or VHDL warning at pc_register.sv(10): object \"pc_temp\" assigned a value but never read" {  } { { "pc_register.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pc_register.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1760712458631 "|pipeline_processor|pc_register:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_pc " "Elaborating entity \"adder\" for hierarchy \"adder:add_pc\"" {  } { { "pipeline_processor.sv" "add_pc" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_pc " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_pc\"" {  } { { "pipeline_processor.sv" "mux_pc" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id segment_if_id:if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"segment_if_id:if_id\"" {  } { { "pipeline_processor.sv" "if_id" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "pipeline_processor.sv" "control" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458634 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.sv(166) " "Inferred latch for \"RegWrite\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.sv(166) " "Inferred latch for \"MemWrite\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_unit.sv(166) " "Inferred latch for \"MemRead\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control_unit.sv(166) " "Inferred latch for \"MemToReg\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[0\] control_unit.sv(166) " "Inferred latch for \"RegSrc1\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[1\] control_unit.sv(166) " "Inferred latch for \"RegSrc1\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[0\] control_unit.sv(166) " "Inferred latch for \"RegDtn\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[1\] control_unit.sv(166) " "Inferred latch for \"RegDtn\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control_unit.sv(166) " "Inferred latch for \"ImmSrc\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control_unit.sv(166) " "Inferred latch for \"ImmSrc\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_unit.sv(166) " "Inferred latch for \"ALUOp\[0\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_unit.sv(166) " "Inferred latch for \"ALUOp\[1\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control_unit.sv(166) " "Inferred latch for \"ALUOp\[2\]\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.sv(166) " "Inferred latch for \"ALUSrc\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCD control_unit.sv(166) " "Inferred latch for \"JumpCD\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCI control_unit.sv(166) " "Inferred latch for \"JumpCI\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458635 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpI control_unit.sv(166) " "Inferred latch for \"JumpI\" at control_unit.sv(166)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458636 "|pipeline_processor|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc2 control_unit.sv(128) " "Inferred latch for \"RegSrc2\" at control_unit.sv(128)" {  } { { "control_unit.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/control_unit.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458636 "|pipeline_processor|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_RR1 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_RR1\"" {  } { { "pipeline_processor.sv" "mux_RR1" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_RR2 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_RR2\"" {  } { { "pipeline_processor.sv" "mux_RR2" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend\"" {  } { { "pipeline_processor.sv" "sign_extend" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "pipeline_processor.sv" "register_file" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex segment_id_ex:id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"segment_id_ex:id_ex\"" {  } { { "pipeline_processor.sv" "id_ex" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "pipeline_processor.sv" "alu" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_unit jump_unit:jump_unit " "Elaborating entity \"jump_unit\" for hierarchy \"jump_unit:jump_unit\"" {  } { { "pipeline_processor.sv" "jump_unit" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem segment_ex_mem:ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"segment_ex_mem:ex_mem\"" {  } { { "pipeline_processor.sv" "ex_mem" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access memory_access:memory " "Elaborating entity \"memory_access\" for hierarchy \"memory_access:memory\"" {  } { { "pipeline_processor.sv" "memory" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_controller memory_access:memory\|memory_controller:memoryControllerUnit " "Elaborating entity \"memory_controller\" for hierarchy \"memory_access:memory\|memory_controller:memoryControllerUnit\"" {  } { { "memory_access.sv" "memoryControllerUnit" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_access.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458648 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[0\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[0\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458652 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[1\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[1\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458652 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[2\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[2\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458652 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[3\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[3\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458652 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[4\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[4\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458652 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[5\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[5\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[6\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[6\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[7\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[7\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[8\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[8\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[9\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[9\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[10\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[10\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[11\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[11\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[12\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[12\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[13\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[13\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[14\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[14\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[15\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[15\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[16\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[16\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[17\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[17\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[18\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[18\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[19\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[19\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[20\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[20\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458653 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[21\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[21\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[22\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[22\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[23\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[23\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[24\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[24\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[25\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[25\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[26\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[26\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[27\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[27\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[28\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[28\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[29\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[29\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[30\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[30\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[31\] memory_controller.sv(33) " "Inferred latch for \"mapAddressRAM\[31\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[0\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[0\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[1\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[1\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[2\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[2\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[3\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[3\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[4\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[4\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[5\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[5\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458654 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[6\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[6\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[7\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[7\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[8\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[8\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[9\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[9\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[10\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[10\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[11\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[11\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[12\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[12\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[13\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[13\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[14\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[14\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[15\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[15\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[16\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[16\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[17\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[17\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[18\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[18\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[19\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[19\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[20\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[20\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[21\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[21\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458655 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[22\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[22\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[23\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[23\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[24\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[24\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[25\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[25\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[26\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[26\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[27\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[27\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[28\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[28\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[29\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[29\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[30\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[30\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[31\] memory_controller.sv(33) " "Inferred latch for \"mapAddressSENO\[31\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[0\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[0\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[1\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[1\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[2\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[2\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[3\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[3\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[4\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[4\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458656 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[5\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[5\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[6\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[6\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[7\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[7\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[8\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[8\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[9\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[9\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[10\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[10\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[11\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[11\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[12\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[12\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[13\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[13\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[14\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[14\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[15\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[15\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[16\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[16\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[17\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[17\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[18\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[18\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[19\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[19\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[20\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[20\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458657 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[21\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[21\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[22\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[22\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[23\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[23\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[24\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[24\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[25\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[25\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[26\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[26\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[27\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[27\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[28\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[28\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[29\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[29\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[30\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[30\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[31\] memory_controller.sv(33) " "Inferred latch for \"mapAddressROM\[31\]\" at memory_controller.sv(33)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] memory_controller.sv(18) " "Inferred latch for \"instruction\[0\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] memory_controller.sv(18) " "Inferred latch for \"instruction\[1\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] memory_controller.sv(18) " "Inferred latch for \"instruction\[2\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] memory_controller.sv(18) " "Inferred latch for \"instruction\[3\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] memory_controller.sv(18) " "Inferred latch for \"instruction\[4\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] memory_controller.sv(18) " "Inferred latch for \"instruction\[5\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458658 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] memory_controller.sv(18) " "Inferred latch for \"instruction\[6\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] memory_controller.sv(18) " "Inferred latch for \"instruction\[7\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] memory_controller.sv(18) " "Inferred latch for \"instruction\[8\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] memory_controller.sv(18) " "Inferred latch for \"instruction\[9\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] memory_controller.sv(18) " "Inferred latch for \"instruction\[10\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] memory_controller.sv(18) " "Inferred latch for \"instruction\[11\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] memory_controller.sv(18) " "Inferred latch for \"instruction\[12\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] memory_controller.sv(18) " "Inferred latch for \"instruction\[13\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] memory_controller.sv(18) " "Inferred latch for \"instruction\[14\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] memory_controller.sv(18) " "Inferred latch for \"instruction\[15\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] memory_controller.sv(18) " "Inferred latch for \"instruction\[16\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] memory_controller.sv(18) " "Inferred latch for \"instruction\[17\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] memory_controller.sv(18) " "Inferred latch for \"instruction\[18\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] memory_controller.sv(18) " "Inferred latch for \"instruction\[19\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] memory_controller.sv(18) " "Inferred latch for \"instruction\[20\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] memory_controller.sv(18) " "Inferred latch for \"instruction\[21\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] memory_controller.sv(18) " "Inferred latch for \"instruction\[22\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] memory_controller.sv(18) " "Inferred latch for \"instruction\[23\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] memory_controller.sv(18) " "Inferred latch for \"instruction\[24\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] memory_controller.sv(18) " "Inferred latch for \"instruction\[25\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] memory_controller.sv(18) " "Inferred latch for \"instruction\[26\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458659 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] memory_controller.sv(18) " "Inferred latch for \"instruction\[27\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] memory_controller.sv(18) " "Inferred latch for \"instruction\[28\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] memory_controller.sv(18) " "Inferred latch for \"instruction\[29\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] memory_controller.sv(18) " "Inferred latch for \"instruction\[30\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] memory_controller.sv(18) " "Inferred latch for \"instruction\[31\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[0\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[0\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[1\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[1\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[2\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[2\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[3\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[3\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[4\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[4\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[5\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[5\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[6\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[6\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[7\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[7\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[8\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[8\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[9\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[9\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[10\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[10\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[11\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[11\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458660 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[12\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[12\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[13\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[13\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[14\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[14\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[15\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[15\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[16\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[16\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[17\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[17\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[18\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[18\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[19\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[19\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[20\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[20\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[21\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[21\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[22\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[22\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[23\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[23\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[24\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[24\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[25\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[25\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[26\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[26\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[27\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[27\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[28\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[28\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[29\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[29\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[30\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[30\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[31\] memory_controller.sv(18) " "Inferred latch for \"mapAddressInstructions\[31\]\" at memory_controller.sv(18)" {  } { { "memory_controller.sv" "" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1760712458661 "|pipeline_processor|memory_access:memory|memory_controller:memoryControllerUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb segment_mem_wb:mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"segment_mem_wb:mem_wb\"" {  } { { "pipeline_processor.sv" "mem_wb" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/pipeline_processor.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1760712458706 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ram dmem_ram " "Node instance \"ram\" instantiates undefined entity \"dmem_ram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "memory_controller.sv" "ram" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 8 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1760712458708 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rom dmem_rom " "Node instance \"rom\" instantiates undefined entity \"dmem_rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "memory_controller.sv" "rom" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 9 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1760712458708 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "seno dmem_seno " "Node instance \"seno\" instantiates undefined entity \"dmem_seno\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "memory_controller.sv" "seno" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 11 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1760712458708 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "imem_rom m_descompresor " "Node instance \"imem_rom\" instantiates undefined entity \"m_descompresor\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "memory_controller.sv" "imem_rom" { Text "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/memory_controller.sv" 12 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1760712458708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/output_files/Processor_Baseline.map.smsg " "Generated suppressed messages file C:/TEC/II Semestre 2025/Proyecto/Proyecto Aplicacion/Proyecto_de_Aplicaci-n_Sistema_Compresor_Descompresor_Aplicado_a_Procesador_POC/ARM32/output_files/Processor_Baseline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1760712458749 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760712458757 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 17 08:47:38 2025 " "Processing ended: Fri Oct 17 08:47:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760712458757 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760712458757 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760712458757 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1760712458757 ""}
