
mcp23008_io_expander_L432KCU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000653c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007e4  080066d0  080066d0  000166d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006eb4  08006eb4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006eb4  08006eb4  00016eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ebc  08006ebc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ebc  08006ebc  00016ebc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ec0  08006ec0  00016ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006ec4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001cc  200001dc  080070a0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  080070a0  000203a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c5f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c65  00000000  00000000  00035e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000dac6  00000000  00000000  00038ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cf8  00000000  00000000  00046598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ff0  00000000  00000000  00047290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021897  00000000  00000000  00048280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015feb  00000000  00000000  00069b17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c48a2  00000000  00000000  0007fb02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001443a4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003788  00000000  00000000  001443f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080066b4 	.word	0x080066b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080066b4 	.word	0x080066b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eac:	b500      	push	{lr}
 8000eae:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eb0:	2244      	movs	r2, #68	; 0x44
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	a805      	add	r0, sp, #20
 8000eb6:	f002 fcf5 	bl	80038a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eba:	2214      	movs	r2, #20
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4668      	mov	r0, sp
 8000ec0:	f002 fcf0 	bl	80038a4 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ec4:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000ec8:	f001 fc54 	bl	8002774 <HAL_PWREx_ControlVoltageScaling>
 8000ecc:	b108      	cbz	r0, 8000ed2 <SystemClock_Config+0x26>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ece:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <SystemClock_Config+0x24>
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ed2:	2210      	movs	r2, #16
 8000ed4:	f44f 7180 	mov.w	r1, #256	; 0x100
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ed8:	2001      	movs	r0, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eda:	e9cd 1208 	strd	r1, r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ede:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ee0:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ee2:	e9cd 0211 	strd	r0, r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ee6:	2207      	movs	r2, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee8:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eea:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000eee:	e9cd 2313 	strd	r2, r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ef2:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ef4:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef6:	f001 fd03 	bl	8002900 <HAL_RCC_OscConfig>
 8000efa:	b108      	cbz	r0, 8000f00 <SystemClock_Config+0x54>
 8000efc:	b672      	cpsid	i
  while (1)
 8000efe:	e7fe      	b.n	8000efe <SystemClock_Config+0x52>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f00:	2303      	movs	r3, #3
 8000f02:	220f      	movs	r2, #15
 8000f04:	e9cd 2300 	strd	r2, r3, [sp]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f08:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f0e:	2104      	movs	r1, #4
 8000f10:	4668      	mov	r0, sp
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f12:	e9cd 3303 	strd	r3, r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f16:	f001 ff97 	bl	8002e48 <HAL_RCC_ClockConfig>
 8000f1a:	b108      	cbz	r0, 8000f20 <SystemClock_Config+0x74>
 8000f1c:	b672      	cpsid	i
  while (1)
 8000f1e:	e7fe      	b.n	8000f1e <SystemClock_Config+0x72>
}
 8000f20:	b017      	add	sp, #92	; 0x5c
 8000f22:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000f28 <main>:
{
 8000f28:	b500      	push	{lr}
 8000f2a:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8000f2c:	f000 ff96 	bl	8001e5c <HAL_Init>
  SystemClock_Config();
 8000f30:	f7ff ffbc 	bl	8000eac <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f34:	2214      	movs	r2, #20
 8000f36:	2100      	movs	r1, #0
 8000f38:	a807      	add	r0, sp, #28
 8000f3a:	f002 fcb3 	bl	80038a4 <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	4b72      	ldr	r3, [pc, #456]	; (8001108 <main+0x1e0>)
  HAL_GPIO_WritePin(mcp23008_reset_GPIO_Port, mcp23008_reset_Pin, GPIO_PIN_SET);
 8000f40:	4872      	ldr	r0, [pc, #456]	; (800110c <main+0x1e4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  hi2c1.Instance = I2C1;
 8000f44:	4c72      	ldr	r4, [pc, #456]	; (8001110 <main+0x1e8>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	f042 0201 	orr.w	r2, r2, #1
 8000f4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f4e:	f002 0201 	and.w	r2, r2, #1
 8000f52:	9205      	str	r2, [sp, #20]
 8000f54:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f58:	f042 0202 	orr.w	r2, r2, #2
 8000f5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  HAL_GPIO_WritePin(mcp23008_reset_GPIO_Port, mcp23008_reset_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f62:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(mcp23008_reset_GPIO_Port, mcp23008_reset_Pin, GPIO_PIN_SET);
 8000f66:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f68:	9306      	str	r3, [sp, #24]
 8000f6a:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(mcp23008_reset_GPIO_Port, mcp23008_reset_Pin, GPIO_PIN_SET);
 8000f6c:	f001 f8bc 	bl	80020e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	4866      	ldr	r0, [pc, #408]	; (800110c <main+0x1e4>)
 8000f74:	2108      	movs	r1, #8
 8000f76:	f001 f8b7 	bl	80020e8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f7c:	2309      	movs	r3, #9
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7e:	a907      	add	r1, sp, #28
 8000f80:	4862      	ldr	r0, [pc, #392]	; (800110c <main+0x1e4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f82:	2601      	movs	r6, #1
 8000f84:	e9cd 3607 	strd	r3, r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f88:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f8c:	f000 fff4 	bl	8001f78 <HAL_GPIO_Init>
  hi2c1.Init.Timing = 0x00909BEB;
 8000f90:	4860      	ldr	r0, [pc, #384]	; (8001114 <main+0x1ec>)
 8000f92:	4b61      	ldr	r3, [pc, #388]	; (8001118 <main+0x1f0>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f94:	6225      	str	r5, [r4, #32]
  hi2c1.Init.Timing = 0x00909BEB;
 8000f96:	e9c4 0300 	strd	r0, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f9a:	4620      	mov	r0, r4
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f9c:	e9c4 5602 	strd	r5, r6, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 8000fa0:	e9c4 5504 	strd	r5, r5, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fa4:	e9c4 5506 	strd	r5, r5, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fa8:	f001 fa11 	bl	80023ce <HAL_I2C_Init>
 8000fac:	4601      	mov	r1, r0
 8000fae:	b108      	cbz	r0, 8000fb4 <main+0x8c>
 8000fb0:	b672      	cpsid	i
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <main+0x8a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fb4:	4620      	mov	r0, r4
 8000fb6:	f001 fb89 	bl	80026cc <HAL_I2CEx_ConfigAnalogFilter>
 8000fba:	4601      	mov	r1, r0
 8000fbc:	b108      	cbz	r0, 8000fc2 <main+0x9a>
 8000fbe:	b672      	cpsid	i
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <main+0x98>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f001 fba8 	bl	8002718 <HAL_I2CEx_ConfigDigitalFilter>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	b108      	cbz	r0, 8000fd0 <main+0xa8>
 8000fcc:	b672      	cpsid	i
  while (1)
 8000fce:	e7fe      	b.n	8000fce <main+0xa6>
  huart2.Instance = USART2;
 8000fd0:	4852      	ldr	r0, [pc, #328]	; (800111c <main+0x1f4>)
  huart2.Init.BaudRate = 115200;
 8000fd2:	4953      	ldr	r1, [pc, #332]	; (8001120 <main+0x1f8>)
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fd4:	6103      	str	r3, [r0, #16]
  huart2.Init.BaudRate = 115200;
 8000fd6:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000fda:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fde:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fe0:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fe4:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fe8:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fec:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fee:	f002 fbf2 	bl	80037d6 <HAL_UART_Init>
 8000ff2:	4605      	mov	r5, r0
 8000ff4:	b108      	cbz	r0, 8000ffa <main+0xd2>
 8000ff6:	b672      	cpsid	i
  while (1)
 8000ff8:	e7fe      	b.n	8000ff8 <main+0xd0>
 	 mcp23008_info(&mcp23008_handle);
 8000ffa:	4c4a      	ldr	r4, [pc, #296]	; (8001124 <main+0x1fc>)
     HAL_GPIO_WritePin(mcp23008_reset_GPIO_Port, mcp23008_reset_Pin, 1); /**< make the reset pin on the slave device is constantly high during communication */
 8000ffc:	4843      	ldr	r0, [pc, #268]	; (800110c <main+0x1e4>)
 8000ffe:	4632      	mov	r2, r6
 8001000:	4631      	mov	r1, r6
 8001002:	f001 f871 	bl	80020e8 <HAL_GPIO_WritePin>
     mcp23008_basic_initialize(MCP23008_I2C_ADDRESS_PIN_A110);
 8001006:	2006      	movs	r0, #6
 8001008:	f000 fd58 	bl	8001abc <mcp23008_basic_initialize>
 	 mcp23008_info(&mcp23008_handle);
 800100c:	4620      	mov	r0, r4
 800100e:	f000 fd21 	bl	8001a54 <mcp23008_info>
 	 mcp23008_interface_debug_print("Chip name :\t%s\n\r", mcp23008_handle.info.chip_name);
 8001012:	4845      	ldr	r0, [pc, #276]	; (8001128 <main+0x200>)
 8001014:	f104 011c 	add.w	r1, r4, #28
 8001018:	f000 fece 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Manufacturer: \t%s\n\r",  mcp23008_handle.info.manufacturer_name);
 800101c:	4843      	ldr	r0, [pc, #268]	; (800112c <main+0x204>)
 800101e:	f104 0126 	add.w	r1, r4, #38	; 0x26
 8001022:	f000 fec9 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Interface: \t%s\n\r",  mcp23008_handle.info.interface);
 8001026:	4842      	ldr	r0, [pc, #264]	; (8001130 <main+0x208>)
 8001028:	f104 013f 	add.w	r1, r4, #63	; 0x3f
 800102c:	f000 fec4 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Supply voltage max : \t%0.2fV\n\r",  mcp23008_handle.info.supply_voltage_max_v);
 8001030:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001032:	f7ff fa89 	bl	8000548 <__aeabi_f2d>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	483e      	ldr	r0, [pc, #248]	; (8001134 <main+0x20c>)
 800103c:	f000 febc 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Supply voltage min: \t%0.2fV\n\r",  mcp23008_handle.info.supply_voltage_min_v);
 8001040:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001042:	f7ff fa81 	bl	8000548 <__aeabi_f2d>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	483b      	ldr	r0, [pc, #236]	; (8001138 <main+0x210>)
 800104c:	f000 feb4 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Maximum current: \t%0.1fmA\n\r",  mcp23008_handle.info.max_current_ma);
 8001050:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001052:	f7ff fa79 	bl	8000548 <__aeabi_f2d>
 8001056:	4602      	mov	r2, r0
 8001058:	460b      	mov	r3, r1
 800105a:	4838      	ldr	r0, [pc, #224]	; (800113c <main+0x214>)
 800105c:	f000 feac 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Temperature Max: \t%.1fC\n\r",  mcp23008_handle.info.temperature_max);
 8001060:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001062:	f7ff fa71 	bl	8000548 <__aeabi_f2d>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4835      	ldr	r0, [pc, #212]	; (8001140 <main+0x218>)
 800106c:	f000 fea4 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Temperature Min: \t%.1fC\n\r",  mcp23008_handle.info.temperature_min);
 8001070:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001072:	f7ff fa69 	bl	8000548 <__aeabi_f2d>
 8001076:	4602      	mov	r2, r0
 8001078:	460b      	mov	r3, r1
 800107a:	4832      	ldr	r0, [pc, #200]	; (8001144 <main+0x21c>)
 800107c:	f000 fe9c 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_interface_debug_print("Driver version: \tV%.1f.%.2d\n\r", ( mcp23008_handle.info.driver_version / 1000), (uint8_t)( mcp23008_handle.info.driver_version - (uint8_t)( mcp23008_handle.info.driver_version / 100)*100));
 8001080:	ed94 8a16 	vldr	s16, [r4, #88]	; 0x58
 8001084:	eddf 7a30 	vldr	s15, [pc, #192]	; 8001148 <main+0x220>
 8001088:	eec8 7a27 	vdiv.f32	s15, s16, s15
 800108c:	ee17 0a90 	vmov	r0, s15
 8001090:	f7ff fa5a 	bl	8000548 <__aeabi_f2d>
 8001094:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800114c <main+0x224>
 8001098:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800109c:	2264      	movs	r2, #100	; 0x64
 800109e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010a2:	edcd 7a03 	vstr	s15, [sp, #12]
 80010a6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80010aa:	fb13 f302 	smulbb	r3, r3, r2
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b6:	4602      	mov	r2, r0
 80010b8:	ee78 7a67 	vsub.f32	s15, s16, s15
 80010bc:	4824      	ldr	r0, [pc, #144]	; (8001150 <main+0x228>)
 80010be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010c2:	edcd 7a03 	vstr	s15, [sp, #12]
 80010c6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	460b      	mov	r3, r1
 80010ce:	f000 fe73 	bl	8001db8 <mcp23008_interface_debug_print>
 	 mcp23008_basic_gpio_set_direction(MCP23008_GPIO_PIN_7, MCP23008_OUTPUT);
 80010d2:	4629      	mov	r1, r5
 80010d4:	2007      	movs	r0, #7
 80010d6:	f000 fdfb 	bl	8001cd0 <mcp23008_basic_gpio_set_direction>
 	mcp23008_basic_gpio_set_direction(MCP23008_GPIO_PIN_5, MCP23008_OUTPUT);
 80010da:	4629      	mov	r1, r5
 80010dc:	2005      	movs	r0, #5
 80010de:	f000 fdf7 	bl	8001cd0 <mcp23008_basic_gpio_set_direction>
 	 mcp23008_basic_gpio_set_direction(MCP23008_GPIO_PIN_1, MCP23008_INPUT_PULLUP);
 80010e2:	2110      	movs	r1, #16
 80010e4:	4630      	mov	r0, r6
 80010e6:	f000 fdf3 	bl	8001cd0 <mcp23008_basic_gpio_set_direction>
	 mcp23008_basic_INT_enable(MCP23008_GPIO_PIN_1, MCP23008_INT_FALLING_EDGE);
 80010ea:	4631      	mov	r1, r6
 80010ec:	4630      	mov	r0, r6
 80010ee:	f000 fe39 	bl	8001d64 <mcp23008_basic_INT_enable>
	 mcp23008_basic_gpio_toggle(MCP23008_GPIO_PIN_7);
 80010f2:	2007      	movs	r0, #7
 80010f4:	f000 fe28 	bl	8001d48 <mcp23008_basic_gpio_toggle>
	 mcp23008_basic_gpio_toggle(MCP23008_GPIO_PIN_5);
 80010f8:	2005      	movs	r0, #5
 80010fa:	f000 fe25 	bl	8001d48 <mcp23008_basic_gpio_toggle>
	 mcp23008_interface_delay_ms(300);
 80010fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001102:	f000 fe57 	bl	8001db4 <mcp23008_interface_delay_ms>
  while (1)
 8001106:	e7f4      	b.n	80010f2 <main+0x1ca>
 8001108:	40021000 	.word	0x40021000
 800110c:	48000400 	.word	0x48000400
 8001110:	200001f8 	.word	0x200001f8
 8001114:	40005400 	.word	0x40005400
 8001118:	00909beb 	.word	0x00909beb
 800111c:	2000024c 	.word	0x2000024c
 8001120:	40004400 	.word	0x40004400
 8001124:	200002d0 	.word	0x200002d0
 8001128:	080066d0 	.word	0x080066d0
 800112c:	080066e1 	.word	0x080066e1
 8001130:	080066f5 	.word	0x080066f5
 8001134:	08006706 	.word	0x08006706
 8001138:	08006725 	.word	0x08006725
 800113c:	08006743 	.word	0x08006743
 8001140:	0800675f 	.word	0x0800675f
 8001144:	08006779 	.word	0x08006779
 8001148:	447a0000 	.word	0x447a0000
 800114c:	42c80000 	.word	0x42c80000
 8001150:	08006793 	.word	0x08006793

08001154 <serial_print>:
{
 8001154:	460a      	mov	r2, r1
	HAL_UART_Transmit(&huart2, (const char *) pString, u8Length, HAL_MAX_DELAY);
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	4601      	mov	r1, r0
 800115c:	4801      	ldr	r0, [pc, #4]	; (8001164 <serial_print+0x10>)
 800115e:	f002 baad 	b.w	80036bc <HAL_UART_Transmit>
 8001162:	bf00      	nop
 8001164:	2000024c 	.word	0x2000024c

08001168 <i2c_write>:
{
 8001168:	b507      	push	{r0, r1, r2, lr}
 800116a:	4613      	mov	r3, r2
	err = HAL_I2C_Master_Transmit(&hi2c1, (addr<<1), (uint8_t *)buf, len,1000);
 800116c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001170:	9200      	str	r2, [sp, #0]
 8001172:	460a      	mov	r2, r1
 8001174:	0041      	lsls	r1, r0, #1
 8001176:	4804      	ldr	r0, [pc, #16]	; (8001188 <i2c_write+0x20>)
 8001178:	f001 f97a 	bl	8002470 <HAL_I2C_Master_Transmit>
}
 800117c:	3800      	subs	r0, #0
 800117e:	bf18      	it	ne
 8001180:	2001      	movne	r0, #1
 8001182:	b003      	add	sp, #12
 8001184:	f85d fb04 	ldr.w	pc, [sp], #4
 8001188:	200001f8 	.word	0x200001f8

0800118c <i2c_read>:
{
 800118c:	b507      	push	{r0, r1, r2, lr}
 800118e:	4613      	mov	r3, r2
	err = HAL_I2C_Master_Receive(&hi2c1, (addr<<1), (uint8_t *)buf, len, 1000);
 8001190:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001194:	9200      	str	r2, [sp, #0]
 8001196:	460a      	mov	r2, r1
 8001198:	0041      	lsls	r1, r0, #1
 800119a:	4804      	ldr	r0, [pc, #16]	; (80011ac <i2c_read+0x20>)
 800119c:	f001 f9fe 	bl	800259c <HAL_I2C_Master_Receive>
}
 80011a0:	3800      	subs	r0, #0
 80011a2:	bf18      	it	ne
 80011a4:	2001      	movne	r0, #1
 80011a6:	b003      	add	sp, #12
 80011a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80011ac:	200001f8 	.word	0x200001f8

080011b0 <Error_Handler>:
 80011b0:	b672      	cpsid	i
  while (1)
 80011b2:	e7fe      	b.n	80011b2 <Error_Handler+0x2>

080011b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b4:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <HAL_MspInit+0x2c>)
 80011b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011b8:	f042 0201 	orr.w	r2, r2, #1
 80011bc:	661a      	str	r2, [r3, #96]	; 0x60
 80011be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80011c0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c2:	f002 0201 	and.w	r2, r2, #1
 80011c6:	9200      	str	r2, [sp, #0]
 80011c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011cc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011d0:	659a      	str	r2, [r3, #88]	; 0x58
 80011d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d8:	9301      	str	r3, [sp, #4]
 80011da:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011dc:	b002      	add	sp, #8
 80011de:	4770      	bx	lr
 80011e0:	40021000 	.word	0x40021000

080011e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80011e4:	b510      	push	{r4, lr}
 80011e6:	b09c      	sub	sp, #112	; 0x70
 80011e8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ea:	2214      	movs	r2, #20
 80011ec:	2100      	movs	r1, #0
 80011ee:	a802      	add	r0, sp, #8
 80011f0:	f002 fb58 	bl	80038a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011f4:	2254      	movs	r2, #84	; 0x54
 80011f6:	2100      	movs	r1, #0
 80011f8:	a807      	add	r0, sp, #28
 80011fa:	f002 fb53 	bl	80038a4 <memset>
  if(hi2c->Instance==I2C1)
 80011fe:	6822      	ldr	r2, [r4, #0]
 8001200:	4b16      	ldr	r3, [pc, #88]	; (800125c <HAL_I2C_MspInit+0x78>)
 8001202:	429a      	cmp	r2, r3
 8001204:	d128      	bne.n	8001258 <HAL_I2C_MspInit+0x74>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001206:	2340      	movs	r3, #64	; 0x40
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001208:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800120a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800120c:	f001 ff74 	bl	80030f8 <HAL_RCCEx_PeriphCLKConfig>
 8001210:	b108      	cbz	r0, 8001216 <HAL_I2C_MspInit+0x32>
    {
      Error_Handler();
 8001212:	f7ff ffcd 	bl	80011b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	4c12      	ldr	r4, [pc, #72]	; (8001260 <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001218:	4812      	ldr	r0, [pc, #72]	; (8001264 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800121a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001222:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800122c:	22c0      	movs	r2, #192	; 0xc0
 800122e:	2312      	movs	r3, #18
 8001230:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001234:	2100      	movs	r1, #0
 8001236:	2303      	movs	r3, #3
 8001238:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800123c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001240:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001242:	f000 fe99 	bl	8001f78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001246:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001248:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800124c:	65a3      	str	r3, [r4, #88]	; 0x58
 800124e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001254:	9301      	str	r3, [sp, #4]
 8001256:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001258:	b01c      	add	sp, #112	; 0x70
 800125a:	bd10      	pop	{r4, pc}
 800125c:	40005400 	.word	0x40005400
 8001260:	40021000 	.word	0x40021000
 8001264:	48000400 	.word	0x48000400

08001268 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001268:	b510      	push	{r4, lr}
 800126a:	b09c      	sub	sp, #112	; 0x70
 800126c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126e:	2214      	movs	r2, #20
 8001270:	2100      	movs	r1, #0
 8001272:	a802      	add	r0, sp, #8
 8001274:	f002 fb16 	bl	80038a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001278:	2254      	movs	r2, #84	; 0x54
 800127a:	2100      	movs	r1, #0
 800127c:	a807      	add	r0, sp, #28
 800127e:	f002 fb11 	bl	80038a4 <memset>
  if(huart->Instance==USART2)
 8001282:	6822      	ldr	r2, [r4, #0]
 8001284:	4b17      	ldr	r3, [pc, #92]	; (80012e4 <HAL_UART_MspInit+0x7c>)
 8001286:	429a      	cmp	r2, r3
 8001288:	d129      	bne.n	80012de <HAL_UART_MspInit+0x76>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800128a:	2302      	movs	r3, #2
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800128c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800128e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001290:	f001 ff32 	bl	80030f8 <HAL_RCCEx_PeriphCLKConfig>
 8001294:	b108      	cbz	r0, 800129a <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8001296:	f7ff ff8b 	bl	80011b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800129a:	4b13      	ldr	r3, [pc, #76]	; (80012e8 <HAL_UART_MspInit+0x80>)
 800129c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800129e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80012a2:	659a      	str	r2, [r3, #88]	; 0x58
 80012a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012a6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80012aa:	9200      	str	r2, [sp, #0]
 80012ac:	9a00      	ldr	r2, [sp, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b0:	f042 0201 	orr.w	r2, r2, #1
 80012b4:	64da      	str	r2, [r3, #76]	; 0x4c
 80012b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	9301      	str	r3, [sp, #4]
 80012be:	9b01      	ldr	r3, [sp, #4]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	220c      	movs	r2, #12
 80012c2:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c4:	2100      	movs	r1, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012d4:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012d8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012da:	f000 fe4d 	bl	8001f78 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80012de:	b01c      	add	sp, #112	; 0x70
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	bf00      	nop
 80012e4:	40004400 	.word	0x40004400
 80012e8:	40021000 	.word	0x40021000

080012ec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012ec:	e7fe      	b.n	80012ec <NMI_Handler>

080012ee <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ee:	e7fe      	b.n	80012ee <HardFault_Handler>

080012f0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f0:	e7fe      	b.n	80012f0 <MemManage_Handler>

080012f2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012f2:	e7fe      	b.n	80012f2 <BusFault_Handler>

080012f4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012f4:	e7fe      	b.n	80012f4 <UsageFault_Handler>

080012f6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012f6:	4770      	bx	lr

080012f8 <DebugMon_Handler>:
 80012f8:	4770      	bx	lr

080012fa <PendSV_Handler>:
 80012fa:	4770      	bx	lr

080012fc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fc:	f000 bdbe 	b.w	8001e7c <HAL_IncTick>

08001300 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001300:	2001      	movs	r0, #1
 8001302:	4770      	bx	lr

08001304 <_kill>:

int _kill(int pid, int sig)
{
 8001304:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001306:	f002 fa95 	bl	8003834 <__errno>
 800130a:	2316      	movs	r3, #22
 800130c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800130e:	f04f 30ff 	mov.w	r0, #4294967295
 8001312:	bd08      	pop	{r3, pc}

08001314 <_exit>:

void _exit (int status)
{
 8001314:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001316:	f002 fa8d 	bl	8003834 <__errno>
 800131a:	2316      	movs	r3, #22
 800131c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 800131e:	e7fe      	b.n	800131e <_exit+0xa>

08001320 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001320:	b570      	push	{r4, r5, r6, lr}
 8001322:	460d      	mov	r5, r1
 8001324:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001326:	460e      	mov	r6, r1
 8001328:	1b73      	subs	r3, r6, r5
 800132a:	429c      	cmp	r4, r3
 800132c:	dc01      	bgt.n	8001332 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 800132e:	4620      	mov	r0, r4
 8001330:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001332:	f3af 8000 	nop.w
 8001336:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133a:	e7f5      	b.n	8001328 <_read+0x8>

0800133c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800133c:	b570      	push	{r4, r5, r6, lr}
 800133e:	460d      	mov	r5, r1
 8001340:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001342:	460e      	mov	r6, r1
 8001344:	1b73      	subs	r3, r6, r5
 8001346:	429c      	cmp	r4, r3
 8001348:	dc01      	bgt.n	800134e <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800134a:	4620      	mov	r0, r4
 800134c:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 800134e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001352:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001356:	e7f5      	b.n	8001344 <_write+0x8>

08001358 <_close>:

int _close(int file)
{
	return -1;
}
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	4770      	bx	lr

0800135e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800135e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001362:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001364:	2000      	movs	r0, #0
 8001366:	4770      	bx	lr

08001368 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001368:	2001      	movs	r0, #1
 800136a:	4770      	bx	lr

0800136c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800136c:	2000      	movs	r0, #0
 800136e:	4770      	bx	lr

08001370 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001370:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <_sbrk+0x30>)
 8001372:	6811      	ldr	r1, [r2, #0]
{
 8001374:	b510      	push	{r4, lr}
 8001376:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8001378:	b909      	cbnz	r1, 800137e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800137a:	490a      	ldr	r1, [pc, #40]	; (80013a4 <_sbrk+0x34>)
 800137c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137e:	6810      	ldr	r0, [r2, #0]
 8001380:	4909      	ldr	r1, [pc, #36]	; (80013a8 <_sbrk+0x38>)
 8001382:	4c0a      	ldr	r4, [pc, #40]	; (80013ac <_sbrk+0x3c>)
 8001384:	4403      	add	r3, r0
 8001386:	1b09      	subs	r1, r1, r4
 8001388:	428b      	cmp	r3, r1
 800138a:	d906      	bls.n	800139a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 800138c:	f002 fa52 	bl	8003834 <__errno>
 8001390:	230c      	movs	r3, #12
 8001392:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001394:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001398:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800139a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800139c:	e7fc      	b.n	8001398 <_sbrk+0x28>
 800139e:	bf00      	nop
 80013a0:	20000330 	.word	0x20000330
 80013a4:	200003a8 	.word	0x200003a8
 80013a8:	20010000 	.word	0x20010000
 80013ac:	00000400 	.word	0x00000400

080013b0 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013b0:	4a03      	ldr	r2, [pc, #12]	; (80013c0 <SystemInit+0x10>)
 80013b2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80013b6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80013be:	4770      	bx	lr
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013c4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013fc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013c8:	f7ff fff2 	bl	80013b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013cc:	480c      	ldr	r0, [pc, #48]	; (8001400 <LoopForever+0x6>)
  ldr r1, =_edata
 80013ce:	490d      	ldr	r1, [pc, #52]	; (8001404 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013d0:	4a0d      	ldr	r2, [pc, #52]	; (8001408 <LoopForever+0xe>)
  movs r3, #0
 80013d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013d4:	e002      	b.n	80013dc <LoopCopyDataInit>

080013d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013da:	3304      	adds	r3, #4

080013dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e0:	d3f9      	bcc.n	80013d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013e2:	4a0a      	ldr	r2, [pc, #40]	; (800140c <LoopForever+0x12>)
  ldr r4, =_ebss
 80013e4:	4c0a      	ldr	r4, [pc, #40]	; (8001410 <LoopForever+0x16>)
  movs r3, #0
 80013e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e8:	e001      	b.n	80013ee <LoopFillZerobss>

080013ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013ec:	3204      	adds	r2, #4

080013ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f0:	d3fb      	bcc.n	80013ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013f2:	f002 fa25 	bl	8003840 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013f6:	f7ff fd97 	bl	8000f28 <main>

080013fa <LoopForever>:

LoopForever:
    b LoopForever
 80013fa:	e7fe      	b.n	80013fa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80013fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001404:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001408:	08006ec4 	.word	0x08006ec4
  ldr r2, =_sbss
 800140c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001410:	200003a8 	.word	0x200003a8

08001414 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001414:	e7fe      	b.n	8001414 <ADC1_IRQHandler>

08001416 <a_mcp23008_i2c_write>:
 *          - 0 success
 *          - 1 failed to write
 * @note none
 */

uint8_t a_mcp23008_i2c_write(mcp23008_handle_t *const pHandle, uint8_t u8Reg, uint8_t *pBuf, uint8_t u8Length) {
 8001416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001418:	461c      	mov	r4, r3

    uint8_t temp_buffer[u8Length + 1];
 800141a:	3308      	adds	r3, #8
 800141c:	f403 73fc 	and.w	r3, r3, #504	; 0x1f8
uint8_t a_mcp23008_i2c_write(mcp23008_handle_t *const pHandle, uint8_t u8Reg, uint8_t *pBuf, uint8_t u8Length) {
 8001420:	af00      	add	r7, sp, #0
    uint8_t temp_buffer[u8Length + 1];
 8001422:	ebad 0d03 	sub.w	sp, sp, r3
uint8_t a_mcp23008_i2c_write(mcp23008_handle_t *const pHandle, uint8_t u8Reg, uint8_t *pBuf, uint8_t u8Length) {
 8001426:	4605      	mov	r5, r0
	temp_buffer[0] = u8Reg;
 8001428:	4668      	mov	r0, sp
uint8_t a_mcp23008_i2c_write(mcp23008_handle_t *const pHandle, uint8_t u8Reg, uint8_t *pBuf, uint8_t u8Length) {
 800142a:	460e      	mov	r6, r1
	temp_buffer[0] = u8Reg;
 800142c:	f800 6b01 	strb.w	r6, [r0], #1
uint8_t a_mcp23008_i2c_write(mcp23008_handle_t *const pHandle, uint8_t u8Reg, uint8_t *pBuf, uint8_t u8Length) {
 8001430:	4611      	mov	r1, r2
	for(int index = 1; index < u8Length + 1; index++){
		temp_buffer[index] = pBuf[index - 1];
 8001432:	4622      	mov	r2, r4
 8001434:	f002 fa28 	bl	8003888 <memcpy>
	}

    if (pHandle->i2c_write(pHandle->i2c_address, (uint8_t *)temp_buffer, (u8Length + 1)) != 0) /**< write data */ {
 8001438:	68ab      	ldr	r3, [r5, #8]
 800143a:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
 800143e:	1c62      	adds	r2, r4, #1
 8001440:	4669      	mov	r1, sp
 8001442:	4798      	blx	r3
            return 1; /**< write fail */
        }
    return 0; /**< success */
}
 8001444:	3800      	subs	r0, #0
 8001446:	bf18      	it	ne
 8001448:	2001      	movne	r0, #1
 800144a:	46bd      	mov	sp, r7
 800144c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800144e <a_mcp23008_i2c_read>:
 * @return status code
 *          - 0 success
 *          - 1 failed to read
 * @note none
 */
uint8_t a_mcp23008_i2c_read(mcp23008_handle_t *const pHandle, uint8_t u8Reg, uint8_t *pBuf, uint8_t u8Length) {
 800144e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001450:	4604      	mov	r4, r0
 8001452:	4615      	mov	r5, r2
 8001454:	461e      	mov	r6, r3
 8001456:	f88d 1007 	strb.w	r1, [sp, #7]

    if (pHandle->i2c_write(pHandle->i2c_address, (uint8_t *)&u8Reg, 1) != 0) /**< write reg */ {
 800145a:	6883      	ldr	r3, [r0, #8]
 800145c:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
 8001460:	2201      	movs	r2, #1
 8001462:	f10d 0107 	add.w	r1, sp, #7
 8001466:	4798      	blx	r3
 8001468:	b950      	cbnz	r0, 8001480 <a_mcp23008_i2c_read+0x32>
            return 1; /**< write fail */
        }

    if (pHandle->i2c_read(pHandle->i2c_address, pBuf, u8Length) != 0) /**< read data */ {
 800146a:	68e3      	ldr	r3, [r4, #12]
 800146c:	f894 005c 	ldrb.w	r0, [r4, #92]	; 0x5c
 8001470:	4632      	mov	r2, r6
 8001472:	4629      	mov	r1, r5
 8001474:	4798      	blx	r3
            return 1; /**< write fail */
 8001476:	3800      	subs	r0, #0
 8001478:	bf18      	it	ne
 800147a:	2001      	movne	r0, #1
            return 1; /**< read fail */
        }
    return 0;
}
 800147c:	b002      	add	sp, #8
 800147e:	bd70      	pop	{r4, r5, r6, pc}
            return 1; /**< write fail */
 8001480:	2001      	movs	r0, #1
 8001482:	e7fb      	b.n	800147c <a_mcp23008_i2c_read+0x2e>

08001484 <a_mcp23008_print_error_msg>:
* @note   none
*/
void a_mcp23008_print_error_msg(mcp23008_handle_t *const pHandle, char *const pBuffer)
{
#ifdef MCP23008_DEBUG_MODE
    pHandle->debug_print("MCP23008: failed to %s.\r\n", pBuffer);
 8001484:	6943      	ldr	r3, [r0, #20]
 8001486:	4801      	ldr	r0, [pc, #4]	; (800148c <a_mcp23008_print_error_msg+0x8>)
 8001488:	4718      	bx	r3
 800148a:	bf00      	nop
 800148c:	080067fc 	.word	0x080067fc

08001490 <mcp23008_init>:
 *            - 1 i2c or spi initialization failed
 *            - 2 handle is NULL
 *            - 3 linked functions is NULL
 * @note      none
 */
uint8_t mcp23008_init(mcp23008_handle_t *const pHandle) {
 8001490:	b538      	push	{r3, r4, r5, lr}

    if (pHandle == NULL)
 8001492:	4604      	mov	r4, r0
 8001494:	2800      	cmp	r0, #0
 8001496:	d02a      	beq.n	80014ee <mcp23008_init+0x5e>
        return 2;
    if (pHandle->debug_print == NULL)
 8001498:	6943      	ldr	r3, [r0, #20]
 800149a:	b11b      	cbz	r3, 80014a4 <mcp23008_init+0x14>
        return 3;

    if (pHandle->receive_callback == NULL) {
 800149c:	6982      	ldr	r2, [r0, #24]
 800149e:	b91a      	cbnz	r2, 80014a8 <mcp23008_init+0x18>
        pHandle->debug_print("mcp23008: receive_callback\n");
 80014a0:	4814      	ldr	r0, [pc, #80]	; (80014f4 <mcp23008_init+0x64>)
    if (pHandle->delay_ms == NULL) {
        pHandle->debug_print("mcp23008: delay_ms\n");
    }

    if (pHandle->i2c_init == NULL) {
        pHandle->debug_print("mcp23008: i2c initialize is null\n");
 80014a2:	4798      	blx	r3
        return 3;
 80014a4:	2003      	movs	r0, #3
 80014a6:	e01e      	b.n	80014e6 <mcp23008_init+0x56>
    if (pHandle->delay_ms == NULL) {
 80014a8:	6902      	ldr	r2, [r0, #16]
 80014aa:	b90a      	cbnz	r2, 80014b0 <mcp23008_init+0x20>
        pHandle->debug_print("mcp23008: delay_ms\n");
 80014ac:	4812      	ldr	r0, [pc, #72]	; (80014f8 <mcp23008_init+0x68>)
 80014ae:	4798      	blx	r3
    if (pHandle->i2c_init == NULL) {
 80014b0:	6823      	ldr	r3, [r4, #0]
 80014b2:	b913      	cbnz	r3, 80014ba <mcp23008_init+0x2a>
        pHandle->debug_print("mcp23008: i2c initialize is null\n");
 80014b4:	6963      	ldr	r3, [r4, #20]
 80014b6:	4811      	ldr	r0, [pc, #68]	; (80014fc <mcp23008_init+0x6c>)
 80014b8:	e7f3      	b.n	80014a2 <mcp23008_init+0x12>
        return 3;
    }

    if (pHandle->i2c_deinit == NULL) {
 80014ba:	6862      	ldr	r2, [r4, #4]
 80014bc:	b912      	cbnz	r2, 80014c4 <mcp23008_init+0x34>
        pHandle->debug_print("mcp23008: i2c_deint is null\n");
 80014be:	6963      	ldr	r3, [r4, #20]
 80014c0:	480f      	ldr	r0, [pc, #60]	; (8001500 <mcp23008_init+0x70>)
 80014c2:	e7ee      	b.n	80014a2 <mcp23008_init+0x12>
        return 3;
    }

    if (pHandle->i2c_read == NULL) {
 80014c4:	68e2      	ldr	r2, [r4, #12]
 80014c6:	b912      	cbnz	r2, 80014ce <mcp23008_init+0x3e>
        pHandle->debug_print("mcp23008: i2c_read is null\n");
 80014c8:	6963      	ldr	r3, [r4, #20]
 80014ca:	480e      	ldr	r0, [pc, #56]	; (8001504 <mcp23008_init+0x74>)
 80014cc:	e7e9      	b.n	80014a2 <mcp23008_init+0x12>
        return 3;
    }
    if (pHandle->i2c_write == NULL) {
 80014ce:	68a2      	ldr	r2, [r4, #8]
 80014d0:	b912      	cbnz	r2, 80014d8 <mcp23008_init+0x48>
        pHandle->debug_print("mcp23008: i2c_write is null\n");
 80014d2:	6963      	ldr	r3, [r4, #20]
 80014d4:	480c      	ldr	r0, [pc, #48]	; (8001508 <mcp23008_init+0x78>)
 80014d6:	e7e4      	b.n	80014a2 <mcp23008_init+0x12>
        return 3;
    }
    if (pHandle->i2c_init()) {
 80014d8:	4798      	blx	r3
 80014da:	2501      	movs	r5, #1
 80014dc:	b120      	cbz	r0, 80014e8 <mcp23008_init+0x58>
        pHandle->debug_print("mcp23008: i2c initialize failed\n");
 80014de:	480b      	ldr	r0, [pc, #44]	; (800150c <mcp23008_init+0x7c>)
 80014e0:	6963      	ldr	r3, [r4, #20]
 80014e2:	4798      	blx	r3
        return 1;
 80014e4:	4628      	mov	r0, r5
    }

    pHandle->inited = 1; /* flag complete initialization */

    return 0;
}
 80014e6:	bd38      	pop	{r3, r4, r5, pc}
    pHandle->inited = 1; /* flag complete initialization */
 80014e8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
    return 0;
 80014ec:	e7fb      	b.n	80014e6 <mcp23008_init+0x56>
        return 2;
 80014ee:	2002      	movs	r0, #2
 80014f0:	e7f9      	b.n	80014e6 <mcp23008_init+0x56>
 80014f2:	bf00      	nop
 80014f4:	08006816 	.word	0x08006816
 80014f8:	08006832 	.word	0x08006832
 80014fc:	08006846 	.word	0x08006846
 8001500:	08006868 	.word	0x08006868
 8001504:	08006885 	.word	0x08006885
 8001508:	080068a1 	.word	0x080068a1
 800150c:	080068be 	.word	0x080068be

08001510 <mcp23008_set_addr_pin>:
 *            - 2 handle is NULL
 * @note      none
 */
uint8_t mcp23008_set_addr_pin(mcp23008_handle_t *const pHandle, mcp23008_address_pin_t address_pin)
{
    if (pHandle == NULL) /**< check handle */
 8001510:	b148      	cbz	r0, 8001526 <mcp23008_set_addr_pin+0x16>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 8001512:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8001516:	2b01      	cmp	r3, #1
 8001518:	d107      	bne.n	800152a <mcp23008_set_addr_pin+0x1a>
        return 3; /**< return error */

    pHandle->i2c_address = (MCP23008_ADDRESS_DEFAULT | address_pin);
 800151a:	f041 0120 	orr.w	r1, r1, #32
 800151e:	f880 105c 	strb.w	r1, [r0, #92]	; 0x5c

    return 0;
 8001522:	2000      	movs	r0, #0
 8001524:	4770      	bx	lr
        return 2; /**< return error */
 8001526:	2002      	movs	r0, #2
 8001528:	4770      	bx	lr
        return 3; /**< return error */
 800152a:	2003      	movs	r0, #3
}
 800152c:	4770      	bx	lr
	...

08001530 <mcp23008_set_pin_mode>:
 * @return status code
 *          - 0 success
 *          - 1 failed to set pin mode
 * @note   none
 */
uint8_t mcp23008_set_pin_mode(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_port_mode_t mode) {
 8001530:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001534:	4688      	mov	r8, r1
 8001536:	4616      	mov	r6, r2

    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 8001538:	4604      	mov	r4, r0
 800153a:	b338      	cbz	r0, 800158c <mcp23008_set_pin_mode+0x5c>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 800153c:	f890 705d 	ldrb.w	r7, [r0, #93]	; 0x5d
 8001540:	2f01      	cmp	r7, #1
 8001542:	d125      	bne.n	8001590 <mcp23008_set_pin_mode+0x60>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_DIRECTION_REG, (uint8_t *) &status, 1);
 8001544:	2100      	movs	r1, #0
 8001546:	463b      	mov	r3, r7
 8001548:	f10d 0207 	add.w	r2, sp, #7
 800154c:	f7ff ff7f 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 8001550:	4601      	mov	r1, r0
 8001552:	b138      	cbz	r0, 8001564 <mcp23008_set_pin_mode+0x34>
        a_mcp23008_print_error_msg(pHandle, "set pin mode");
 8001554:	4620      	mov	r0, r4
 8001556:	490f      	ldr	r1, [pc, #60]	; (8001594 <mcp23008_set_pin_mode+0x64>)
 8001558:	f7ff ff94 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
 800155c:	2001      	movs	r0, #1
    if (err != 0) {
       a_mcp23008_print_error_msg(pHandle, "set pin mode");
        return 1;
    }
    return 0;
}
 800155e:	b002      	add	sp, #8
 8001560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    status &= ~(1 << pin);
 8001564:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8001568:	fa07 f208 	lsl.w	r2, r7, r8
 800156c:	ea25 0502 	bic.w	r5, r5, r2
    status |= (mode << pin);
 8001570:	fa06 f208 	lsl.w	r2, r6, r8
 8001574:	432a      	orrs	r2, r5
 8001576:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_DIRECTION_REG, (uint8_t *) &status, 1);
 800157a:	463b      	mov	r3, r7
 800157c:	f10d 0207 	add.w	r2, sp, #7
 8001580:	4620      	mov	r0, r4
 8001582:	f7ff ff48 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 8001586:	2800      	cmp	r0, #0
 8001588:	d0e9      	beq.n	800155e <mcp23008_set_pin_mode+0x2e>
 800158a:	e7e3      	b.n	8001554 <mcp23008_set_pin_mode+0x24>
        return 2; /**< return error */
 800158c:	2002      	movs	r0, #2
 800158e:	e7e6      	b.n	800155e <mcp23008_set_pin_mode+0x2e>
        return 3; /**< return error */
 8001590:	2003      	movs	r0, #3
 8001592:	e7e4      	b.n	800155e <mcp23008_set_pin_mode+0x2e>
 8001594:	080068df 	.word	0x080068df

08001598 <mcp23008_pin_write>:
 * @return status code
 *          - 0 success
 *          - 1 failed to write pin
 * @note    none
 */
uint8_t mcp23008_pin_write(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_port_logic_level_t logic_level) {
 8001598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800159a:	460f      	mov	r7, r1
 800159c:	4616      	mov	r6, r2
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 800159e:	4605      	mov	r5, r0
 80015a0:	b330      	cbz	r0, 80015f0 <mcp23008_pin_write+0x58>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 80015a2:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 80015a6:	2c01      	cmp	r4, #1
 80015a8:	d124      	bne.n	80015f4 <mcp23008_pin_write+0x5c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_OUTPUT_LATCH_REG, (uint8_t *) &status, 1);
 80015aa:	4623      	mov	r3, r4
 80015ac:	f10d 0207 	add.w	r2, sp, #7
 80015b0:	210a      	movs	r1, #10
 80015b2:	f7ff ff4c 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 80015b6:	b130      	cbz	r0, 80015c6 <mcp23008_pin_write+0x2e>
        a_mcp23008_print_error_msg(pHandle,"read latch register");
 80015b8:	4910      	ldr	r1, [pc, #64]	; (80015fc <mcp23008_pin_write+0x64>)
    }
    status &= ~(1 << pin);
    status |= (logic_level << pin);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_OUTPUT_LATCH_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "write pin");
 80015ba:	4628      	mov	r0, r5
 80015bc:	f7ff ff62 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 80015c0:	4620      	mov	r0, r4
 80015c2:	b003      	add	sp, #12
 80015c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status &= ~(1 << pin);
 80015c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80015ca:	fa04 f207 	lsl.w	r2, r4, r7
 80015ce:	ea23 0302 	bic.w	r3, r3, r2
    status |= (logic_level << pin);
 80015d2:	fa06 f207 	lsl.w	r2, r6, r7
 80015d6:	431a      	orrs	r2, r3
 80015d8:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_OUTPUT_LATCH_REG, (uint8_t *) &status, 1);
 80015dc:	4623      	mov	r3, r4
 80015de:	f10d 0207 	add.w	r2, sp, #7
 80015e2:	210a      	movs	r1, #10
 80015e4:	4628      	mov	r0, r5
 80015e6:	f7ff ff16 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 80015ea:	b128      	cbz	r0, 80015f8 <mcp23008_pin_write+0x60>
        a_mcp23008_print_error_msg(pHandle, "write pin");
 80015ec:	4904      	ldr	r1, [pc, #16]	; (8001600 <mcp23008_pin_write+0x68>)
 80015ee:	e7e4      	b.n	80015ba <mcp23008_pin_write+0x22>
        return 2; /**< return error */
 80015f0:	2402      	movs	r4, #2
 80015f2:	e7e5      	b.n	80015c0 <mcp23008_pin_write+0x28>
        return 3; /**< return error */
 80015f4:	2403      	movs	r4, #3
 80015f6:	e7e3      	b.n	80015c0 <mcp23008_pin_write+0x28>
    return 0;
 80015f8:	4604      	mov	r4, r0
 80015fa:	e7e1      	b.n	80015c0 <mcp23008_pin_write+0x28>
 80015fc:	080068ec 	.word	0x080068ec
 8001600:	08006900 	.word	0x08006900

08001604 <mcp23008_pin_read>:
 * @return status code
 *          - 0 success
 *          - 1 failed read pin
 * @note    none
 */
uint8_t mcp23008_pin_read(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_port_logic_level_t *logic_level) {
 8001604:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001606:	460e      	mov	r6, r1
 8001608:	4615      	mov	r5, r2
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 800160a:	4604      	mov	r4, r0
 800160c:	b1d0      	cbz	r0, 8001644 <mcp23008_pin_read+0x40>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 800160e:	f890 705d 	ldrb.w	r7, [r0, #93]	; 0x5d
 8001612:	2f01      	cmp	r7, #1
 8001614:	d118      	bne.n	8001648 <mcp23008_pin_read+0x44>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_GENERAL_PURPOSE_REG, (uint8_t *) &status, 1);
 8001616:	463b      	mov	r3, r7
 8001618:	f10d 0207 	add.w	r2, sp, #7
 800161c:	2109      	movs	r1, #9
 800161e:	f7ff ff16 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 8001622:	b130      	cbz	r0, 8001632 <mcp23008_pin_read+0x2e>
        a_mcp23008_print_error_msg(pHandle, "read latch register");
 8001624:	4620      	mov	r0, r4
 8001626:	4909      	ldr	r1, [pc, #36]	; (800164c <mcp23008_pin_read+0x48>)
 8001628:	f7ff ff2c 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
 800162c:	4638      	mov	r0, r7
    }
    *logic_level = (mcp23008_port_logic_level_t) ((status & pinMask[pin]) >> pin);
    return 0;
}
 800162e:	b003      	add	sp, #12
 8001630:	bdf0      	pop	{r4, r5, r6, r7, pc}
    *logic_level = (mcp23008_port_logic_level_t) ((status & pinMask[pin]) >> pin);
 8001632:	4b07      	ldr	r3, [pc, #28]	; (8001650 <mcp23008_pin_read+0x4c>)
 8001634:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001638:	5d9b      	ldrb	r3, [r3, r6]
 800163a:	400b      	ands	r3, r1
 800163c:	fa43 f106 	asr.w	r1, r3, r6
 8001640:	7029      	strb	r1, [r5, #0]
    return 0;
 8001642:	e7f4      	b.n	800162e <mcp23008_pin_read+0x2a>
        return 2; /**< return error */
 8001644:	2002      	movs	r0, #2
 8001646:	e7f2      	b.n	800162e <mcp23008_pin_read+0x2a>
        return 3; /**< return error */
 8001648:	2003      	movs	r0, #3
 800164a:	e7f0      	b.n	800162e <mcp23008_pin_read+0x2a>
 800164c:	080068ec 	.word	0x080068ec
 8001650:	08006aa6 	.word	0x08006aa6

08001654 <mcp23008_set_pin_pullup_mode>:
 * @return status code
 *          - 0 success
 *          - 1 failed failed to set pull-up mode
 * @note    none
 */
uint8_t mcp23008_set_pin_pullup_mode(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_bool_t enable) {
 8001654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001656:	460f      	mov	r7, r1
 8001658:	4616      	mov	r6, r2

    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 800165a:	4605      	mov	r5, r0
 800165c:	b330      	cbz	r0, 80016ac <mcp23008_set_pin_pullup_mode+0x58>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 800165e:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 8001662:	2c01      	cmp	r4, #1
 8001664:	d124      	bne.n	80016b0 <mcp23008_set_pin_pullup_mode+0x5c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_GPIO_PULLUP_REG, (uint8_t *)&status, 1);
 8001666:	4623      	mov	r3, r4
 8001668:	f10d 0207 	add.w	r2, sp, #7
 800166c:	2106      	movs	r1, #6
 800166e:	f7ff feee 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 8001672:	b130      	cbz	r0, 8001682 <mcp23008_set_pin_pullup_mode+0x2e>
        a_mcp23008_print_error_msg(pHandle, "read pull-up register");
 8001674:	4910      	ldr	r1, [pc, #64]	; (80016b8 <mcp23008_set_pin_pullup_mode+0x64>)
    }
    status &= ~(1 << pin);
    status |= (enable << pin);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_GPIO_PULLUP_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "set pin pull-up");
 8001676:	4628      	mov	r0, r5
 8001678:	f7ff ff04 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 800167c:	4620      	mov	r0, r4
 800167e:	b003      	add	sp, #12
 8001680:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status &= ~(1 << pin);
 8001682:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001686:	fa04 f207 	lsl.w	r2, r4, r7
 800168a:	ea23 0302 	bic.w	r3, r3, r2
    status |= (enable << pin);
 800168e:	fa06 f207 	lsl.w	r2, r6, r7
 8001692:	431a      	orrs	r2, r3
 8001694:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_GPIO_PULLUP_REG, (uint8_t *) &status, 1);
 8001698:	4623      	mov	r3, r4
 800169a:	f10d 0207 	add.w	r2, sp, #7
 800169e:	2106      	movs	r1, #6
 80016a0:	4628      	mov	r0, r5
 80016a2:	f7ff feb8 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 80016a6:	b128      	cbz	r0, 80016b4 <mcp23008_set_pin_pullup_mode+0x60>
        a_mcp23008_print_error_msg(pHandle, "set pin pull-up");
 80016a8:	4904      	ldr	r1, [pc, #16]	; (80016bc <mcp23008_set_pin_pullup_mode+0x68>)
 80016aa:	e7e4      	b.n	8001676 <mcp23008_set_pin_pullup_mode+0x22>
        return 2; /**< return error */
 80016ac:	2402      	movs	r4, #2
 80016ae:	e7e5      	b.n	800167c <mcp23008_set_pin_pullup_mode+0x28>
        return 3; /**< return error */
 80016b0:	2403      	movs	r4, #3
 80016b2:	e7e3      	b.n	800167c <mcp23008_set_pin_pullup_mode+0x28>
    return 0;
 80016b4:	4604      	mov	r4, r0
 80016b6:	e7e1      	b.n	800167c <mcp23008_set_pin_pullup_mode+0x28>
 80016b8:	0800690a 	.word	0x0800690a
 80016bc:	08006920 	.word	0x08006920

080016c0 <mcp23008_set_pin_input_polarity_mode>:
 * @return status code
 *          - 0 success
 *          - 1 failed to set polarity
 * @note    none
 */
uint8_t mcp23008_set_pin_input_polarity_mode(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_port_polarity_t polarity) {
 80016c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80016c2:	460f      	mov	r7, r1
 80016c4:	4616      	mov	r6, r2
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 80016c6:	4605      	mov	r5, r0
 80016c8:	b330      	cbz	r0, 8001718 <mcp23008_set_pin_input_polarity_mode+0x58>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 80016ca:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 80016ce:	2c01      	cmp	r4, #1
 80016d0:	d124      	bne.n	800171c <mcp23008_set_pin_input_polarity_mode+0x5c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_INPUT_POLARITY_REG, (uint8_t *) &status, 1);
 80016d2:	4623      	mov	r3, r4
 80016d4:	f10d 0207 	add.w	r2, sp, #7
 80016d8:	4621      	mov	r1, r4
 80016da:	f7ff feb8 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 80016de:	b130      	cbz	r0, 80016ee <mcp23008_set_pin_input_polarity_mode+0x2e>
        a_mcp23008_print_error_msg(pHandle, "read input polarity");
 80016e0:	4910      	ldr	r1, [pc, #64]	; (8001724 <mcp23008_set_pin_input_polarity_mode+0x64>)
    }
    status &= ~(1 << pin);
    status |= (polarity << pin);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_INPUT_POLARITY_REG, (uint8_t *) &status, 1);
    if (err != 0) {
       a_mcp23008_print_error_msg(pHandle, "set pin input polarity");
 80016e2:	4628      	mov	r0, r5
 80016e4:	f7ff fece 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 80016e8:	4620      	mov	r0, r4
 80016ea:	b003      	add	sp, #12
 80016ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status &= ~(1 << pin);
 80016ee:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80016f2:	fa04 f207 	lsl.w	r2, r4, r7
 80016f6:	ea23 0302 	bic.w	r3, r3, r2
    status |= (polarity << pin);
 80016fa:	fa06 f207 	lsl.w	r2, r6, r7
 80016fe:	431a      	orrs	r2, r3
 8001700:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_INPUT_POLARITY_REG, (uint8_t *) &status, 1);
 8001704:	4623      	mov	r3, r4
 8001706:	f10d 0207 	add.w	r2, sp, #7
 800170a:	4621      	mov	r1, r4
 800170c:	4628      	mov	r0, r5
 800170e:	f7ff fe82 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 8001712:	b128      	cbz	r0, 8001720 <mcp23008_set_pin_input_polarity_mode+0x60>
       a_mcp23008_print_error_msg(pHandle, "set pin input polarity");
 8001714:	4904      	ldr	r1, [pc, #16]	; (8001728 <mcp23008_set_pin_input_polarity_mode+0x68>)
 8001716:	e7e4      	b.n	80016e2 <mcp23008_set_pin_input_polarity_mode+0x22>
        return 2; /**< return error */
 8001718:	2402      	movs	r4, #2
 800171a:	e7e5      	b.n	80016e8 <mcp23008_set_pin_input_polarity_mode+0x28>
        return 3; /**< return error */
 800171c:	2403      	movs	r4, #3
 800171e:	e7e3      	b.n	80016e8 <mcp23008_set_pin_input_polarity_mode+0x28>
    return 0;
 8001720:	4604      	mov	r4, r0
 8001722:	e7e1      	b.n	80016e8 <mcp23008_set_pin_input_polarity_mode+0x28>
 8001724:	08006930 	.word	0x08006930
 8001728:	08006944 	.word	0x08006944

0800172c <mcp23008_set_pin_interrupt>:
 * @return status code
 *          - 0 success
 *          - 1 failed failed to set interrupt
 * @note    none
 */
uint8_t mcp23008_set_pin_interrupt(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_bool_t enable) {
 800172c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800172e:	460f      	mov	r7, r1
 8001730:	4616      	mov	r6, r2
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 8001732:	4605      	mov	r5, r0
 8001734:	b330      	cbz	r0, 8001784 <mcp23008_set_pin_interrupt+0x58>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 8001736:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 800173a:	2c01      	cmp	r4, #1
 800173c:	d124      	bne.n	8001788 <mcp23008_set_pin_interrupt+0x5c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_INTERRUPT_ON_CHANGE_REG, (uint8_t *) &status, 1);
 800173e:	4623      	mov	r3, r4
 8001740:	f10d 0207 	add.w	r2, sp, #7
 8001744:	2102      	movs	r1, #2
 8001746:	f7ff fe82 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 800174a:	b130      	cbz	r0, 800175a <mcp23008_set_pin_interrupt+0x2e>
        a_mcp23008_print_error_msg(pHandle, "read interrupt");
 800174c:	4910      	ldr	r1, [pc, #64]	; (8001790 <mcp23008_set_pin_interrupt+0x64>)
    }
    status &= ~(1 << pin);
    status |= (enable << pin);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_INTERRUPT_ON_CHANGE_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "set pin interrupt");
 800174e:	4628      	mov	r0, r5
 8001750:	f7ff fe98 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 8001754:	4620      	mov	r0, r4
 8001756:	b003      	add	sp, #12
 8001758:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status &= ~(1 << pin);
 800175a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800175e:	fa04 f207 	lsl.w	r2, r4, r7
 8001762:	ea23 0302 	bic.w	r3, r3, r2
    status |= (enable << pin);
 8001766:	fa06 f207 	lsl.w	r2, r6, r7
 800176a:	431a      	orrs	r2, r3
 800176c:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_INTERRUPT_ON_CHANGE_REG, (uint8_t *) &status, 1);
 8001770:	4623      	mov	r3, r4
 8001772:	f10d 0207 	add.w	r2, sp, #7
 8001776:	2102      	movs	r1, #2
 8001778:	4628      	mov	r0, r5
 800177a:	f7ff fe4c 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 800177e:	b128      	cbz	r0, 800178c <mcp23008_set_pin_interrupt+0x60>
        a_mcp23008_print_error_msg(pHandle, "set pin interrupt");
 8001780:	4904      	ldr	r1, [pc, #16]	; (8001794 <mcp23008_set_pin_interrupt+0x68>)
 8001782:	e7e4      	b.n	800174e <mcp23008_set_pin_interrupt+0x22>
        return 2; /**< return error */
 8001784:	2402      	movs	r4, #2
 8001786:	e7e5      	b.n	8001754 <mcp23008_set_pin_interrupt+0x28>
        return 3; /**< return error */
 8001788:	2403      	movs	r4, #3
 800178a:	e7e3      	b.n	8001754 <mcp23008_set_pin_interrupt+0x28>
    return 0;
 800178c:	4604      	mov	r4, r0
 800178e:	e7e1      	b.n	8001754 <mcp23008_set_pin_interrupt+0x28>
 8001790:	0800695b 	.word	0x0800695b
 8001794:	0800696a 	.word	0x0800696a

08001798 <mcp23008_clear_interrupt_flag>:
 * @return status code
 *          - 0 success
 *          - 1 failed to get interrupt flag status
 * @note    none
 */
uint8_t mcp23008_clear_interrupt_flag(mcp23008_handle_t *const pHandle/*, mcp23008_gpio_port_t pin, mcp23008_int_flag_t flag*/) {
 8001798:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 800179a:	4604      	mov	r4, r0
 800179c:	b1c0      	cbz	r0, 80017d0 <mcp23008_clear_interrupt_flag+0x38>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 800179e:	f890 505d 	ldrb.w	r5, [r0, #93]	; 0x5d
 80017a2:	2d01      	cmp	r5, #1
 80017a4:	d116      	bne.n	80017d4 <mcp23008_clear_interrupt_flag+0x3c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_INTERRUPT_FLAG_REG, (uint8_t *) &status, 1);
 80017a6:	462b      	mov	r3, r5
 80017a8:	f10d 0207 	add.w	r2, sp, #7
 80017ac:	2107      	movs	r1, #7
 80017ae:	f7ff fe4e 	bl	800144e <a_mcp23008_i2c_read>
    err = a_mcp23008_i2c_read(pHandle, MCP23008_INTERRUPT_CAPTURED_REG, (uint8_t *) &status, 1);
 80017b2:	462b      	mov	r3, r5
 80017b4:	f10d 0207 	add.w	r2, sp, #7
 80017b8:	2108      	movs	r1, #8
 80017ba:	4620      	mov	r0, r4
 80017bc:	f7ff fe47 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 80017c0:	b120      	cbz	r0, 80017cc <mcp23008_clear_interrupt_flag+0x34>
        a_mcp23008_print_error_msg(pHandle, "read interrupt flag");
 80017c2:	4620      	mov	r0, r4
 80017c4:	4904      	ldr	r1, [pc, #16]	; (80017d8 <mcp23008_clear_interrupt_flag+0x40>)
 80017c6:	f7ff fe5d 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
 80017ca:	4628      	mov	r0, r5
    {
        pHandle->debug_print("mcp23008: failed to clear pin interrupt flag\n\r");
        return 1;
    }*/
    return 0;
}
 80017cc:	b003      	add	sp, #12
 80017ce:	bd30      	pop	{r4, r5, pc}
        return 2; /**< return error */
 80017d0:	2002      	movs	r0, #2
 80017d2:	e7fb      	b.n	80017cc <mcp23008_clear_interrupt_flag+0x34>
        return 3; /**< return error */
 80017d4:	2003      	movs	r0, #3
 80017d6:	e7f9      	b.n	80017cc <mcp23008_clear_interrupt_flag+0x34>
 80017d8:	0800697c 	.word	0x0800697c

080017dc <mcp23008_set_intrrupt_pin_output_level>:
 * @return status code
 *          - 0 success
 *          - 1 failed to set interrupt logic output logic level
 * @note    none
 */
uint8_t mcp23008_set_intrrupt_pin_output_level(mcp23008_handle_t *const pHandle, mcp23008_int_polarity_t logic_level) {
 80017dc:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80017de:	460e      	mov	r6, r1
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 80017e0:	4605      	mov	r5, r0
 80017e2:	b318      	cbz	r0, 800182c <mcp23008_set_intrrupt_pin_output_level+0x50>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 80017e4:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 80017e8:	2c01      	cmp	r4, #1
 80017ea:	d121      	bne.n	8001830 <mcp23008_set_intrrupt_pin_output_level+0x54>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 80017ec:	4623      	mov	r3, r4
 80017ee:	f10d 0207 	add.w	r2, sp, #7
 80017f2:	2105      	movs	r1, #5
 80017f4:	f7ff fe2b 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 80017f8:	b130      	cbz	r0, 8001808 <mcp23008_set_intrrupt_pin_output_level+0x2c>
        a_mcp23008_print_error_msg(pHandle, "read expander reg");
 80017fa:	490f      	ldr	r1, [pc, #60]	; (8001838 <mcp23008_set_intrrupt_pin_output_level+0x5c>)
    }
    status &= ~(1 << 1);
    status |= (logic_level << 1);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle,"interrupt pin output level");
 80017fc:	4628      	mov	r0, r5
 80017fe:	f7ff fe41 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 8001802:	4620      	mov	r0, r4
 8001804:	b002      	add	sp, #8
 8001806:	bd70      	pop	{r4, r5, r6, pc}
    status &= ~(1 << 1);
 8001808:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800180c:	f023 0302 	bic.w	r3, r3, #2
    status |= (logic_level << 1);
 8001810:	ea43 0146 	orr.w	r1, r3, r6, lsl #1
 8001814:	f88d 1007 	strb.w	r1, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 8001818:	4623      	mov	r3, r4
 800181a:	f10d 0207 	add.w	r2, sp, #7
 800181e:	2105      	movs	r1, #5
 8001820:	4628      	mov	r0, r5
 8001822:	f7ff fdf8 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 8001826:	b128      	cbz	r0, 8001834 <mcp23008_set_intrrupt_pin_output_level+0x58>
        a_mcp23008_print_error_msg(pHandle,"interrupt pin output level");
 8001828:	4904      	ldr	r1, [pc, #16]	; (800183c <mcp23008_set_intrrupt_pin_output_level+0x60>)
 800182a:	e7e7      	b.n	80017fc <mcp23008_set_intrrupt_pin_output_level+0x20>
        return 2; /**< return error */
 800182c:	2402      	movs	r4, #2
 800182e:	e7e8      	b.n	8001802 <mcp23008_set_intrrupt_pin_output_level+0x26>
        return 3; /**< return error */
 8001830:	2403      	movs	r4, #3
 8001832:	e7e6      	b.n	8001802 <mcp23008_set_intrrupt_pin_output_level+0x26>
    return 0;
 8001834:	4604      	mov	r4, r0
 8001836:	e7e4      	b.n	8001802 <mcp23008_set_intrrupt_pin_output_level+0x26>
 8001838:	08006990 	.word	0x08006990
 800183c:	080069a2 	.word	0x080069a2

08001840 <mcp23008_set_interrupt_pin_output_mode>:
 * @return status code
 *          - 0 success
 *          - 1 failed set interrupt putput mode
 * @note    none
 */
uint8_t mcp23008_set_interrupt_pin_output_mode(mcp23008_handle_t *const pHandle, mcp23008_int_open_drain_mode_t mode) {
 8001840:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001842:	460e      	mov	r6, r1
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 8001844:	4605      	mov	r5, r0
 8001846:	b318      	cbz	r0, 8001890 <mcp23008_set_interrupt_pin_output_mode+0x50>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 8001848:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 800184c:	2c01      	cmp	r4, #1
 800184e:	d121      	bne.n	8001894 <mcp23008_set_interrupt_pin_output_mode+0x54>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 8001850:	4623      	mov	r3, r4
 8001852:	f10d 0207 	add.w	r2, sp, #7
 8001856:	2105      	movs	r1, #5
 8001858:	f7ff fdf9 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 800185c:	b130      	cbz	r0, 800186c <mcp23008_set_interrupt_pin_output_mode+0x2c>
        a_mcp23008_print_error_msg(pHandle, "read expander reg");
 800185e:	490f      	ldr	r1, [pc, #60]	; (800189c <mcp23008_set_interrupt_pin_output_mode+0x5c>)
    }
    status &= ~(1 << 2);
    status |= (mode << 2);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "set interrupt pin output mode");
 8001860:	4628      	mov	r0, r5
 8001862:	f7ff fe0f 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 8001866:	4620      	mov	r0, r4
 8001868:	b002      	add	sp, #8
 800186a:	bd70      	pop	{r4, r5, r6, pc}
    status &= ~(1 << 2);
 800186c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001870:	f023 0304 	bic.w	r3, r3, #4
    status |= (mode << 2);
 8001874:	ea43 0186 	orr.w	r1, r3, r6, lsl #2
 8001878:	f88d 1007 	strb.w	r1, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 800187c:	4623      	mov	r3, r4
 800187e:	f10d 0207 	add.w	r2, sp, #7
 8001882:	2105      	movs	r1, #5
 8001884:	4628      	mov	r0, r5
 8001886:	f7ff fdc6 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 800188a:	b128      	cbz	r0, 8001898 <mcp23008_set_interrupt_pin_output_mode+0x58>
        a_mcp23008_print_error_msg(pHandle, "set interrupt pin output mode");
 800188c:	4904      	ldr	r1, [pc, #16]	; (80018a0 <mcp23008_set_interrupt_pin_output_mode+0x60>)
 800188e:	e7e7      	b.n	8001860 <mcp23008_set_interrupt_pin_output_mode+0x20>
        return 2; /**< return error */
 8001890:	2402      	movs	r4, #2
 8001892:	e7e8      	b.n	8001866 <mcp23008_set_interrupt_pin_output_mode+0x26>
        return 3; /**< return error */
 8001894:	2403      	movs	r4, #3
 8001896:	e7e6      	b.n	8001866 <mcp23008_set_interrupt_pin_output_mode+0x26>
    return 0;
 8001898:	4604      	mov	r4, r0
 800189a:	e7e4      	b.n	8001866 <mcp23008_set_interrupt_pin_output_mode+0x26>
 800189c:	08006990 	.word	0x08006990
 80018a0:	080069bd 	.word	0x080069bd

080018a4 <mcp23008_set_ineterrupt_compare_mode>:
 * @return status code
 *          - 0 success
 *          - 1 failed set interrupt compare mode
 * @note    none
 */
uint8_t mcp23008_set_ineterrupt_compare_mode(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_int_compare_value_t mode) {
 80018a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80018a6:	460f      	mov	r7, r1
 80018a8:	4616      	mov	r6, r2
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 80018aa:	4605      	mov	r5, r0
 80018ac:	b330      	cbz	r0, 80018fc <mcp23008_set_ineterrupt_compare_mode+0x58>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 80018ae:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 80018b2:	2c01      	cmp	r4, #1
 80018b4:	d124      	bne.n	8001900 <mcp23008_set_ineterrupt_compare_mode+0x5c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_INTERRUPT_ON_CHANGE_CONTROL_REG, (uint8_t *) &status, 1);
 80018b6:	4623      	mov	r3, r4
 80018b8:	f10d 0207 	add.w	r2, sp, #7
 80018bc:	2104      	movs	r1, #4
 80018be:	f7ff fdc6 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 80018c2:	b130      	cbz	r0, 80018d2 <mcp23008_set_ineterrupt_compare_mode+0x2e>
        a_mcp23008_print_error_msg(pHandle, "read interrupt on change control reg");
 80018c4:	4910      	ldr	r1, [pc, #64]	; (8001908 <mcp23008_set_ineterrupt_compare_mode+0x64>)
    }
    status &= ~(1 << pin);
    status |= (mode << pin);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_INTERRUPT_ON_CHANGE_CONTROL_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle,"set interrupt compare mode");
 80018c6:	4628      	mov	r0, r5
 80018c8:	f7ff fddc 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 80018cc:	4620      	mov	r0, r4
 80018ce:	b003      	add	sp, #12
 80018d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status &= ~(1 << pin);
 80018d2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80018d6:	fa04 f207 	lsl.w	r2, r4, r7
 80018da:	ea23 0302 	bic.w	r3, r3, r2
    status |= (mode << pin);
 80018de:	fa06 f207 	lsl.w	r2, r6, r7
 80018e2:	431a      	orrs	r2, r3
 80018e4:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_INTERRUPT_ON_CHANGE_CONTROL_REG, (uint8_t *) &status, 1);
 80018e8:	4623      	mov	r3, r4
 80018ea:	f10d 0207 	add.w	r2, sp, #7
 80018ee:	2104      	movs	r1, #4
 80018f0:	4628      	mov	r0, r5
 80018f2:	f7ff fd90 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 80018f6:	b128      	cbz	r0, 8001904 <mcp23008_set_ineterrupt_compare_mode+0x60>
        a_mcp23008_print_error_msg(pHandle,"set interrupt compare mode");
 80018f8:	4904      	ldr	r1, [pc, #16]	; (800190c <mcp23008_set_ineterrupt_compare_mode+0x68>)
 80018fa:	e7e4      	b.n	80018c6 <mcp23008_set_ineterrupt_compare_mode+0x22>
        return 2; /**< return error */
 80018fc:	2402      	movs	r4, #2
 80018fe:	e7e5      	b.n	80018cc <mcp23008_set_ineterrupt_compare_mode+0x28>
        return 3; /**< return error */
 8001900:	2403      	movs	r4, #3
 8001902:	e7e3      	b.n	80018cc <mcp23008_set_ineterrupt_compare_mode+0x28>
    return 0;
 8001904:	4604      	mov	r4, r0
 8001906:	e7e1      	b.n	80018cc <mcp23008_set_ineterrupt_compare_mode+0x28>
 8001908:	080069db 	.word	0x080069db
 800190c:	08006a00 	.word	0x08006a00

08001910 <mcp23008_set_default_compare_value>:
 * @return status code
 *          - 0 success
 *          - 1 failed to set interrupt default value
 * @note    none
 */
uint8_t mcp23008_set_default_compare_value(mcp23008_handle_t *const pHandle, mcp23008_gpio_port_t pin, mcp23008_int_default_value_t value) {
 8001910:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001912:	460f      	mov	r7, r1
 8001914:	4616      	mov	r6, r2
    uint8_t err;
    uint8_t status;

    if (pHandle == NULL) /**< check handle */
 8001916:	4605      	mov	r5, r0
 8001918:	b330      	cbz	r0, 8001968 <mcp23008_set_default_compare_value+0x58>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 800191a:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 800191e:	2c01      	cmp	r4, #1
 8001920:	d124      	bne.n	800196c <mcp23008_set_default_compare_value+0x5c>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_DEFAULT_VALUE_REG, (uint8_t *) &status, 1);
 8001922:	4623      	mov	r3, r4
 8001924:	f10d 0207 	add.w	r2, sp, #7
 8001928:	2103      	movs	r1, #3
 800192a:	f7ff fd90 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 800192e:	b130      	cbz	r0, 800193e <mcp23008_set_default_compare_value+0x2e>
        a_mcp23008_print_error_msg(pHandle, "read default compare value reg");
 8001930:	4910      	ldr	r1, [pc, #64]	; (8001974 <mcp23008_set_default_compare_value+0x64>)
    }
    status &= ~(1 << pin);
    status |= (value << pin);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_DEFAULT_VALUE_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "set pin default compare value");
 8001932:	4628      	mov	r0, r5
 8001934:	f7ff fda6 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;

}
 8001938:	4620      	mov	r0, r4
 800193a:	b003      	add	sp, #12
 800193c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status &= ~(1 << pin);
 800193e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001942:	fa04 f207 	lsl.w	r2, r4, r7
 8001946:	ea23 0302 	bic.w	r3, r3, r2
    status |= (value << pin);
 800194a:	fa06 f207 	lsl.w	r2, r6, r7
 800194e:	431a      	orrs	r2, r3
 8001950:	f88d 2007 	strb.w	r2, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_DEFAULT_VALUE_REG, (uint8_t *) &status, 1);
 8001954:	4623      	mov	r3, r4
 8001956:	f10d 0207 	add.w	r2, sp, #7
 800195a:	2103      	movs	r1, #3
 800195c:	4628      	mov	r0, r5
 800195e:	f7ff fd5a 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 8001962:	b128      	cbz	r0, 8001970 <mcp23008_set_default_compare_value+0x60>
        a_mcp23008_print_error_msg(pHandle, "set pin default compare value");
 8001964:	4904      	ldr	r1, [pc, #16]	; (8001978 <mcp23008_set_default_compare_value+0x68>)
 8001966:	e7e4      	b.n	8001932 <mcp23008_set_default_compare_value+0x22>
        return 2; /**< return error */
 8001968:	2402      	movs	r4, #2
 800196a:	e7e5      	b.n	8001938 <mcp23008_set_default_compare_value+0x28>
        return 3; /**< return error */
 800196c:	2403      	movs	r4, #3
 800196e:	e7e3      	b.n	8001938 <mcp23008_set_default_compare_value+0x28>
    return 0;
 8001970:	4604      	mov	r4, r0
 8001972:	e7e1      	b.n	8001938 <mcp23008_set_default_compare_value+0x28>
 8001974:	08006a1b 	.word	0x08006a1b
 8001978:	08006a3a 	.word	0x08006a3a

0800197c <mcp23008_set_slew_rate>:
 * @return status code
 *          - 0 success
 *          - 1 failed set slew rate
 * @note    none
 */
uint8_t mcp23008_set_slew_rate(mcp23008_handle_t *const pHandle, mcp23008_bool_t enable) {
 800197c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800197e:	460e      	mov	r6, r1
    uint8_t err;
    uint8_t status;

    enable = !enable;

    if (pHandle == NULL) /**< check handle */
 8001980:	4605      	mov	r5, r0
 8001982:	b330      	cbz	r0, 80019d2 <mcp23008_set_slew_rate+0x56>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 8001984:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 8001988:	2c01      	cmp	r4, #1
 800198a:	d124      	bne.n	80019d6 <mcp23008_set_slew_rate+0x5a>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 800198c:	4623      	mov	r3, r4
 800198e:	f10d 0207 	add.w	r2, sp, #7
 8001992:	2105      	movs	r1, #5
 8001994:	f7ff fd5b 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 8001998:	b130      	cbz	r0, 80019a8 <mcp23008_set_slew_rate+0x2c>
        a_mcp23008_print_error_msg(pHandle,"read expander reg");
 800199a:	4911      	ldr	r1, [pc, #68]	; (80019e0 <mcp23008_set_slew_rate+0x64>)
    }
    status &= ~(1 << 4);
    status |= (enable << 4);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "set slew rate");
 800199c:	4628      	mov	r0, r5
 800199e:	f7ff fd71 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 80019a2:	4620      	mov	r0, r4
 80019a4:	b002      	add	sp, #8
 80019a6:	bd70      	pop	{r4, r5, r6, pc}
    status &= ~(1 << 4);
 80019a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    enable = !enable;
 80019ac:	fab6 f186 	clz	r1, r6
    status &= ~(1 << 4);
 80019b0:	f023 0310 	bic.w	r3, r3, #16
    enable = !enable;
 80019b4:	0949      	lsrs	r1, r1, #5
    status |= (enable << 4);
 80019b6:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 80019ba:	f88d 1007 	strb.w	r1, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 80019be:	4623      	mov	r3, r4
 80019c0:	f10d 0207 	add.w	r2, sp, #7
 80019c4:	2105      	movs	r1, #5
 80019c6:	4628      	mov	r0, r5
 80019c8:	f7ff fd25 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 80019cc:	b128      	cbz	r0, 80019da <mcp23008_set_slew_rate+0x5e>
        a_mcp23008_print_error_msg(pHandle, "set slew rate");
 80019ce:	4905      	ldr	r1, [pc, #20]	; (80019e4 <mcp23008_set_slew_rate+0x68>)
 80019d0:	e7e4      	b.n	800199c <mcp23008_set_slew_rate+0x20>
        return 2; /**< return error */
 80019d2:	2402      	movs	r4, #2
 80019d4:	e7e5      	b.n	80019a2 <mcp23008_set_slew_rate+0x26>
        return 3; /**< return error */
 80019d6:	2403      	movs	r4, #3
 80019d8:	e7e3      	b.n	80019a2 <mcp23008_set_slew_rate+0x26>
    return 0;
 80019da:	4604      	mov	r4, r0
 80019dc:	e7e1      	b.n	80019a2 <mcp23008_set_slew_rate+0x26>
 80019de:	bf00      	nop
 80019e0:	08006990 	.word	0x08006990
 80019e4:	08006a58 	.word	0x08006a58

080019e8 <mcp23008_set_sequencial_mode>:
 * @return status code
 *          - 0 success
 *          - 1 failed to set sequential operation mode
 * @note    none
 */
uint8_t mcp23008_set_sequencial_mode(mcp23008_handle_t *const pHandle, mcp23008_bool_t enable) {
 80019e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80019ea:	460e      	mov	r6, r1
    uint8_t err;
    uint8_t status;

    enable = !enable;

    if (pHandle == NULL) /**< check handle */
 80019ec:	4605      	mov	r5, r0
 80019ee:	b330      	cbz	r0, 8001a3e <mcp23008_set_sequencial_mode+0x56>
        return 2; /**< return error */
    if (pHandle->inited != 1) /**< check initialize status */
 80019f0:	f890 405d 	ldrb.w	r4, [r0, #93]	; 0x5d
 80019f4:	2c01      	cmp	r4, #1
 80019f6:	d124      	bne.n	8001a42 <mcp23008_set_sequencial_mode+0x5a>
        return 3; /**< return error */

    err = a_mcp23008_i2c_read(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 80019f8:	4623      	mov	r3, r4
 80019fa:	f10d 0207 	add.w	r2, sp, #7
 80019fe:	2105      	movs	r1, #5
 8001a00:	f7ff fd25 	bl	800144e <a_mcp23008_i2c_read>
    if (err != 0) {
 8001a04:	b130      	cbz	r0, 8001a14 <mcp23008_set_sequencial_mode+0x2c>
        a_mcp23008_print_error_msg(pHandle, "read expander reg");
 8001a06:	4911      	ldr	r1, [pc, #68]	; (8001a4c <mcp23008_set_sequencial_mode+0x64>)
    }
    status &= ~(1 << 5);
    status |= (enable << 5);
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
    if (err != 0) {
        a_mcp23008_print_error_msg(pHandle, "set sequential operation mode");
 8001a08:	4628      	mov	r0, r5
 8001a0a:	f7ff fd3b 	bl	8001484 <a_mcp23008_print_error_msg>
        return 1;
    }
    return 0;
}
 8001a0e:	4620      	mov	r0, r4
 8001a10:	b002      	add	sp, #8
 8001a12:	bd70      	pop	{r4, r5, r6, pc}
    status &= ~(1 << 5);
 8001a14:	f89d 3007 	ldrb.w	r3, [sp, #7]
    enable = !enable;
 8001a18:	fab6 f186 	clz	r1, r6
    status &= ~(1 << 5);
 8001a1c:	f023 0320 	bic.w	r3, r3, #32
    enable = !enable;
 8001a20:	0949      	lsrs	r1, r1, #5
    status |= (enable << 5);
 8001a22:	ea43 1141 	orr.w	r1, r3, r1, lsl #5
 8001a26:	f88d 1007 	strb.w	r1, [sp, #7]
    err = a_mcp23008_i2c_write(pHandle, MCP23008_EXPANDER_CONFIGURATION_REG, (uint8_t *) &status, 1);
 8001a2a:	4623      	mov	r3, r4
 8001a2c:	f10d 0207 	add.w	r2, sp, #7
 8001a30:	2105      	movs	r1, #5
 8001a32:	4628      	mov	r0, r5
 8001a34:	f7ff fcef 	bl	8001416 <a_mcp23008_i2c_write>
    if (err != 0) {
 8001a38:	b128      	cbz	r0, 8001a46 <mcp23008_set_sequencial_mode+0x5e>
        a_mcp23008_print_error_msg(pHandle, "set sequential operation mode");
 8001a3a:	4905      	ldr	r1, [pc, #20]	; (8001a50 <mcp23008_set_sequencial_mode+0x68>)
 8001a3c:	e7e4      	b.n	8001a08 <mcp23008_set_sequencial_mode+0x20>
        return 2; /**< return error */
 8001a3e:	2402      	movs	r4, #2
 8001a40:	e7e5      	b.n	8001a0e <mcp23008_set_sequencial_mode+0x26>
        return 3; /**< return error */
 8001a42:	2403      	movs	r4, #3
 8001a44:	e7e3      	b.n	8001a0e <mcp23008_set_sequencial_mode+0x26>
    return 0;
 8001a46:	4604      	mov	r4, r0
 8001a48:	e7e1      	b.n	8001a0e <mcp23008_set_sequencial_mode+0x26>
 8001a4a:	bf00      	nop
 8001a4c:	08006990 	.word	0x08006990
 8001a50:	08006a66 	.word	0x08006a66

08001a54 <mcp23008_info>:
 * @return     status code
 *             - 0 success
 *             - 2 handle is NULL
 * @note       none
 */
uint8_t mcp23008_info(mcp23008_handle_t *const pHandle) {
 8001a54:	b510      	push	{r4, lr}

    strncpy(pHandle->info.chip_name, CHIP_NAME, 10); /**< copy chip name */
 8001a56:	4910      	ldr	r1, [pc, #64]	; (8001a98 <mcp23008_info+0x44>)
uint8_t mcp23008_info(mcp23008_handle_t *const pHandle) {
 8001a58:	4604      	mov	r4, r0
    strncpy(pHandle->info.chip_name, CHIP_NAME, 10); /**< copy chip name */
 8001a5a:	220a      	movs	r2, #10
 8001a5c:	301c      	adds	r0, #28
 8001a5e:	f002 fb93 	bl	8004188 <strncpy>
    strncpy(pHandle->info.interface, INTERFACE, 5); /**< copy interface name */
 8001a62:	490e      	ldr	r1, [pc, #56]	; (8001a9c <mcp23008_info+0x48>)
 8001a64:	2205      	movs	r2, #5
 8001a66:	f104 003f 	add.w	r0, r4, #63	; 0x3f
 8001a6a:	f002 fb8d 	bl	8004188 <strncpy>
    strncpy(pHandle->info.manufacturer_name, MANUFACTURER_NAME, 25); /**< copy manufacturer name */
 8001a6e:	490c      	ldr	r1, [pc, #48]	; (8001aa0 <mcp23008_info+0x4c>)
 8001a70:	2219      	movs	r2, #25
 8001a72:	f104 0026 	add.w	r0, r4, #38	; 0x26
 8001a76:	f002 fb87 	bl	8004188 <strncpy>
    pHandle->info.supply_voltage_max_v = SUPPLY_VOLTAGE_MAX; /**< set minimal supply voltage */
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <mcp23008_info+0x50>)
 8001a7c:	64a3      	str	r3, [r4, #72]	; 0x48
    pHandle->info.supply_voltage_min_v = SUPPLY_VOLTAGE_MIN; /**< set maximum supply voltage */
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <mcp23008_info+0x54>)
 8001a80:	6463      	str	r3, [r4, #68]	; 0x44
    pHandle->info.max_current_ma = MAX_CURRENT; /**< set maximum current */
 8001a82:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <mcp23008_info+0x58>)
 8001a84:	64e3      	str	r3, [r4, #76]	; 0x4c
    pHandle->info.temperature_max = TEMPERATURE_MAX; /**< set minimal temperature */
 8001a86:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <mcp23008_info+0x5c>)
 8001a88:	6563      	str	r3, [r4, #84]	; 0x54
    pHandle->info.temperature_min = TEMPERATURE_MIN; /**< set maximum temperature */
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <mcp23008_info+0x60>)
 8001a8c:	6523      	str	r3, [r4, #80]	; 0x50
    pHandle->info.driver_version = DRIVER_VERSION; /**< set driver version */
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <mcp23008_info+0x64>)
 8001a90:	65a3      	str	r3, [r4, #88]	; 0x58

    return 0; /**< success */
}
 8001a92:	2000      	movs	r0, #0
 8001a94:	bd10      	pop	{r4, pc}
 8001a96:	bf00      	nop
 8001a98:	08006a84 	.word	0x08006a84
 8001a9c:	08006a8d 	.word	0x08006a8d
 8001aa0:	08006a91 	.word	0x08006a91
 8001aa4:	40b00000 	.word	0x40b00000
 8001aa8:	3e99999a 	.word	0x3e99999a
 8001aac:	43160000 	.word	0x43160000
 8001ab0:	42fa0000 	.word	0x42fa0000
 8001ab4:	c2200000 	.word	0xc2200000
 8001ab8:	44a2c000 	.word	0x44a2c000

08001abc <mcp23008_basic_initialize>:
 * @return status code
 *          - 0 success
 *          - 1 initialize failed
 * @note    none
 */
uint8_t mcp23008_basic_initialize(mcp23008_address_pin_t addr_pin) {
 8001abc:	b537      	push	{r0, r1, r2, r4, r5, lr}

    volatile uint8_t err;
    volatile uint8_t index;

    /*link function*/
    DRIVER_MCP23008_LINK_INIT(&mcp23008_handle, mcp23008_handle_t);
 8001abe:	4d76      	ldr	r5, [pc, #472]	; (8001c98 <mcp23008_basic_initialize+0x1dc>)
 8001ac0:	2244      	movs	r2, #68	; 0x44
 8001ac2:	2100      	movs	r1, #0
uint8_t mcp23008_basic_initialize(mcp23008_address_pin_t addr_pin) {
 8001ac4:	4604      	mov	r4, r0
    DRIVER_MCP23008_LINK_INIT(&mcp23008_handle, mcp23008_handle_t);
 8001ac6:	f105 001c 	add.w	r0, r5, #28
 8001aca:	f001 feeb 	bl	80038a4 <memset>
    DRIVER_MCP23008_LINK_I2C_INIT(&mcp23008_handle, mcp23008_interface_i2c_init);
 8001ace:	4b73      	ldr	r3, [pc, #460]	; (8001c9c <mcp23008_basic_initialize+0x1e0>)
 8001ad0:	602b      	str	r3, [r5, #0]
    DRIVER_MCP23008_LINK_I2C_DEINIT(&mcp23008_handle, mcp23008_interface_i2c_deinit);
 8001ad2:	4b73      	ldr	r3, [pc, #460]	; (8001ca0 <mcp23008_basic_initialize+0x1e4>)
 8001ad4:	606b      	str	r3, [r5, #4]
    DRIVER_MCP23008_LINK_I2C_READ(&mcp23008_handle, mcp23008_interface_i2c_read);
 8001ad6:	4b73      	ldr	r3, [pc, #460]	; (8001ca4 <mcp23008_basic_initialize+0x1e8>)
 8001ad8:	60eb      	str	r3, [r5, #12]
    DRIVER_MCP23008_LINK_I2C_WRITE(&mcp23008_handle, mcp23008_interface_i2c_write);
 8001ada:	4b73      	ldr	r3, [pc, #460]	; (8001ca8 <mcp23008_basic_initialize+0x1ec>)
 8001adc:	60ab      	str	r3, [r5, #8]
    DRIVER_MCP23008_LINK_DELAY_MS(&mcp23008_handle, mcp23008_interface_delay_ms);
 8001ade:	4b73      	ldr	r3, [pc, #460]	; (8001cac <mcp23008_basic_initialize+0x1f0>)
 8001ae0:	612b      	str	r3, [r5, #16]
    DRIVER_MCP23008_LINK_DEBUG_PRINT(&mcp23008_handle, mcp23008_interface_debug_print);
 8001ae2:	4b73      	ldr	r3, [pc, #460]	; (8001cb0 <mcp23008_basic_initialize+0x1f4>)
 8001ae4:	616b      	str	r3, [r5, #20]
    DRIVER_MCP23008_LINK_RECEIVE_CALLBACK(&mcp23008_handle, mcp23008_interface_receive_callback);

    /*mcp23008 initialize*/
    err = mcp23008_init(&mcp23008_handle);
 8001ae6:	4628      	mov	r0, r5
    DRIVER_MCP23008_LINK_RECEIVE_CALLBACK(&mcp23008_handle, mcp23008_interface_receive_callback);
 8001ae8:	4b72      	ldr	r3, [pc, #456]	; (8001cb4 <mcp23008_basic_initialize+0x1f8>)
 8001aea:	61ab      	str	r3, [r5, #24]
    err = mcp23008_init(&mcp23008_handle);
 8001aec:	f7ff fcd0 	bl	8001490 <mcp23008_init>
 8001af0:	f88d 0006 	strb.w	r0, [sp, #6]
    if (err) {
 8001af4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001af8:	b12b      	cbz	r3, 8001b06 <mcp23008_basic_initialize+0x4a>

    /*clear all interrupt*/
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
        err = (mcp23008_clear_interrupt_flag(&mcp23008_handle/*, index, MCP23008_BOOL_FALSE*/) != 0);
        if (err) {
            return err;
 8001afa:	f89d 4006 	ldrb.w	r4, [sp, #6]
 8001afe:	b2e4      	uxtb	r4, r4

    /* wait 10 ms */
    mcp23008_interface_delay_ms(10);

    return 0; /**< Initialize success */
}
 8001b00:	4620      	mov	r0, r4
 8001b02:	b003      	add	sp, #12
 8001b04:	bd30      	pop	{r4, r5, pc}
    err = mcp23008_set_addr_pin(&mcp23008_handle, addr_pin);
 8001b06:	4621      	mov	r1, r4
 8001b08:	4628      	mov	r0, r5
 8001b0a:	f7ff fd01 	bl	8001510 <mcp23008_set_addr_pin>
 8001b0e:	f88d 0006 	strb.w	r0, [sp, #6]
    if (err) {
 8001b12:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001b16:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1ed      	bne.n	8001afa <mcp23008_basic_initialize+0x3e>
    err = mcp23008_set_intrrupt_pin_output_level(&mcp23008_handle, MCP23008_INT_ACTIVE_LOW);
 8001b1e:	4628      	mov	r0, r5
 8001b20:	f7ff fe5c 	bl	80017dc <mcp23008_set_intrrupt_pin_output_level>
 8001b24:	f88d 0006 	strb.w	r0, [sp, #6]
    if (err) {
 8001b28:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d1e4      	bne.n	8001afa <mcp23008_basic_initialize+0x3e>
    err = mcp23008_set_interrupt_pin_output_mode(&mcp23008_handle, MCP23008_INT_OPEN_DRAIN_OUTPUT);
 8001b30:	2101      	movs	r1, #1
 8001b32:	4628      	mov	r0, r5
 8001b34:	f7ff fe84 	bl	8001840 <mcp23008_set_interrupt_pin_output_mode>
 8001b38:	f88d 0006 	strb.w	r0, [sp, #6]
    if (err) {
 8001b3c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001b40:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1d8      	bne.n	8001afa <mcp23008_basic_initialize+0x3e>
    err = mcp23008_set_slew_rate(&mcp23008_handle, MCP23008_BOOL_FALSE);
 8001b48:	4628      	mov	r0, r5
 8001b4a:	f7ff ff17 	bl	800197c <mcp23008_set_slew_rate>
 8001b4e:	f88d 0006 	strb.w	r0, [sp, #6]
    if (err) {
 8001b52:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1cf      	bne.n	8001afa <mcp23008_basic_initialize+0x3e>
    err = mcp23008_set_sequencial_mode(&mcp23008_handle, MCP23008_BOOL_TRUE);
 8001b5a:	2101      	movs	r1, #1
 8001b5c:	4628      	mov	r0, r5
 8001b5e:	f7ff ff43 	bl	80019e8 <mcp23008_set_sequencial_mode>
 8001b62:	f88d 0006 	strb.w	r0, [sp, #6]
    if (err) {
 8001b66:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001b6a:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d1c3      	bne.n	8001afa <mcp23008_basic_initialize+0x3e>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001b72:	f88d 4007 	strb.w	r4, [sp, #7]
 8001b76:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b7a:	2b07      	cmp	r3, #7
 8001b7c:	d923      	bls.n	8001bc6 <mcp23008_basic_initialize+0x10a>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001b7e:	2300      	movs	r3, #0
        err = mcp23008_set_pin_input_polarity_mode(&mcp23008_handle, index, MCP23008_POLARITY_SAME_LOGIC_STATE);
 8001b80:	4d45      	ldr	r5, [pc, #276]	; (8001c98 <mcp23008_basic_initialize+0x1dc>)
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001b82:	f88d 3007 	strb.w	r3, [sp, #7]
 8001b86:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b8a:	2b07      	cmp	r3, #7
 8001b8c:	d92e      	bls.n	8001bec <mcp23008_basic_initialize+0x130>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001b8e:	2300      	movs	r3, #0
        err = (mcp23008_set_pin_pullup_mode(&mcp23008_handle, index, MCP23008_BOOL_FALSE) != 0);
 8001b90:	4d41      	ldr	r5, [pc, #260]	; (8001c98 <mcp23008_basic_initialize+0x1dc>)
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001b92:	f88d 3007 	strb.w	r3, [sp, #7]
 8001b96:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001b9a:	2b07      	cmp	r3, #7
 8001b9c:	d93a      	bls.n	8001c14 <mcp23008_basic_initialize+0x158>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001b9e:	2300      	movs	r3, #0
        err = (mcp23008_set_pin_interrupt(&mcp23008_handle, index, MCP23008_BOOL_FALSE) != 0);
 8001ba0:	4d3d      	ldr	r5, [pc, #244]	; (8001c98 <mcp23008_basic_initialize+0x1dc>)
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001ba2:	f88d 3007 	strb.w	r3, [sp, #7]
 8001ba6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001baa:	2b07      	cmp	r3, #7
 8001bac:	d949      	bls.n	8001c42 <mcp23008_basic_initialize+0x186>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001bae:	2300      	movs	r3, #0
        err = (mcp23008_clear_interrupt_flag(&mcp23008_handle/*, index, MCP23008_BOOL_FALSE*/) != 0);
 8001bb0:	4d39      	ldr	r5, [pc, #228]	; (8001c98 <mcp23008_basic_initialize+0x1dc>)
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001bb2:	f88d 3007 	strb.w	r3, [sp, #7]
 8001bb6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001bba:	2b07      	cmp	r3, #7
 8001bbc:	d958      	bls.n	8001c70 <mcp23008_basic_initialize+0x1b4>
    mcp23008_interface_delay_ms(10);
 8001bbe:	200a      	movs	r0, #10
 8001bc0:	f000 f8f8 	bl	8001db4 <mcp23008_interface_delay_ms>
    return 0; /**< Initialize success */
 8001bc4:	e79c      	b.n	8001b00 <mcp23008_basic_initialize+0x44>
        err = mcp23008_set_ineterrupt_compare_mode(&mcp23008_handle, index, MCP23008_INT_COMP_TO_DEFAULT_VALUE);
 8001bc6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	4628      	mov	r0, r5
 8001bce:	f7ff fe69 	bl	80018a4 <mcp23008_set_ineterrupt_compare_mode>
 8001bd2:	f88d 0006 	strb.w	r0, [sp, #6]
        if (err) {
 8001bd6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d18d      	bne.n	8001afa <mcp23008_basic_initialize+0x3e>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001bde:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001be2:	3301      	adds	r3, #1
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	f88d 3007 	strb.w	r3, [sp, #7]
 8001bea:	e7c4      	b.n	8001b76 <mcp23008_basic_initialize+0xba>
        err = mcp23008_set_pin_input_polarity_mode(&mcp23008_handle, index, MCP23008_POLARITY_SAME_LOGIC_STATE);
 8001bec:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	4628      	mov	r0, r5
 8001bf4:	f7ff fd64 	bl	80016c0 <mcp23008_set_pin_input_polarity_mode>
 8001bf8:	f88d 0006 	strb.w	r0, [sp, #6]
        if (err) {
 8001bfc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	f47f af7a 	bne.w	8001afa <mcp23008_basic_initialize+0x3e>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001c06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f88d 3007 	strb.w	r3, [sp, #7]
 8001c12:	e7b8      	b.n	8001b86 <mcp23008_basic_initialize+0xca>
        err = (mcp23008_set_pin_pullup_mode(&mcp23008_handle, index, MCP23008_BOOL_FALSE) != 0);
 8001c14:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	4628      	mov	r0, r5
 8001c1c:	f7ff fd1a 	bl	8001654 <mcp23008_set_pin_pullup_mode>
 8001c20:	3800      	subs	r0, #0
 8001c22:	bf18      	it	ne
 8001c24:	2001      	movne	r0, #1
 8001c26:	f88d 0006 	strb.w	r0, [sp, #6]
        if (err) {
 8001c2a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f47f af63 	bne.w	8001afa <mcp23008_basic_initialize+0x3e>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001c34:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f88d 3007 	strb.w	r3, [sp, #7]
 8001c40:	e7a9      	b.n	8001b96 <mcp23008_basic_initialize+0xda>
        err = (mcp23008_set_pin_interrupt(&mcp23008_handle, index, MCP23008_BOOL_FALSE) != 0);
 8001c42:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8001c46:	2200      	movs	r2, #0
 8001c48:	4628      	mov	r0, r5
 8001c4a:	f7ff fd6f 	bl	800172c <mcp23008_set_pin_interrupt>
 8001c4e:	3800      	subs	r0, #0
 8001c50:	bf18      	it	ne
 8001c52:	2001      	movne	r0, #1
 8001c54:	f88d 0006 	strb.w	r0, [sp, #6]
        if (err) {
 8001c58:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f47f af4c 	bne.w	8001afa <mcp23008_basic_initialize+0x3e>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001c62:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c66:	3301      	adds	r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	f88d 3007 	strb.w	r3, [sp, #7]
 8001c6e:	e79a      	b.n	8001ba6 <mcp23008_basic_initialize+0xea>
        err = (mcp23008_clear_interrupt_flag(&mcp23008_handle/*, index, MCP23008_BOOL_FALSE*/) != 0);
 8001c70:	4628      	mov	r0, r5
 8001c72:	f7ff fd91 	bl	8001798 <mcp23008_clear_interrupt_flag>
 8001c76:	3800      	subs	r0, #0
 8001c78:	bf18      	it	ne
 8001c7a:	2001      	movne	r0, #1
 8001c7c:	f88d 0006 	strb.w	r0, [sp, #6]
        if (err) {
 8001c80:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f47f af38 	bne.w	8001afa <mcp23008_basic_initialize+0x3e>
    for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) {
 8001c8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	f88d 3007 	strb.w	r3, [sp, #7]
 8001c96:	e78e      	b.n	8001bb6 <mcp23008_basic_initialize+0xfa>
 8001c98:	20000334 	.word	0x20000334
 8001c9c:	08001d91 	.word	0x08001d91
 8001ca0:	08001d95 	.word	0x08001d95
 8001ca4:	08001d99 	.word	0x08001d99
 8001ca8:	08001da7 	.word	0x08001da7
 8001cac:	08001db5 	.word	0x08001db5
 8001cb0:	08001db9 	.word	0x08001db9
 8001cb4:	08001e01 	.word	0x08001e01

08001cb8 <mcp23008_basic_gpio_write>:
 * @return status code
 *          - 0 success
 *          - 1 failed
 * @note    none
 */
uint8_t mcp23008_basic_gpio_write(mcp23008_gpio_port_t GPIOx, mcp23008_port_logic_level_t level) {
 8001cb8:	460a      	mov	r2, r1
 8001cba:	b508      	push	{r3, lr}

    err = mcp23008_pin_write(&mcp23008_handle, GPIOx, level) != 0;
 8001cbc:	4601      	mov	r1, r0
 8001cbe:	4803      	ldr	r0, [pc, #12]	; (8001ccc <mcp23008_basic_gpio_write+0x14>)
 8001cc0:	f7ff fc6a 	bl	8001598 <mcp23008_pin_write>
    if(err)
    {
        return err; /**< failed to execute routine */
    }
    return 0; /**< success */
}
 8001cc4:	3800      	subs	r0, #0
 8001cc6:	bf18      	it	ne
 8001cc8:	2001      	movne	r0, #1
 8001cca:	bd08      	pop	{r3, pc}
 8001ccc:	20000334 	.word	0x20000334

08001cd0 <mcp23008_basic_gpio_set_direction>:
    if (direction == MCP23008_INPUT_PULLUP) {
 8001cd0:	2910      	cmp	r1, #16
uint8_t mcp23008_basic_gpio_set_direction(mcp23008_gpio_port_t GPIOx, mcp23008_port_mode_t direction) {
 8001cd2:	b510      	push	{r4, lr}
 8001cd4:	460a      	mov	r2, r1
 8001cd6:	4604      	mov	r4, r0
    if (direction == MCP23008_INPUT_PULLUP) {
 8001cd8:	d113      	bne.n	8001d02 <mcp23008_basic_gpio_set_direction+0x32>
        if (mcp23008_set_pin_pullup_mode(&mcp23008_handle, GPIOx, MCP23008_BOOL_TRUE) != 0) {
 8001cda:	4601      	mov	r1, r0
 8001cdc:	2201      	movs	r2, #1
 8001cde:	4810      	ldr	r0, [pc, #64]	; (8001d20 <mcp23008_basic_gpio_set_direction+0x50>)
 8001ce0:	f7ff fcb8 	bl	8001654 <mcp23008_set_pin_pullup_mode>
 8001ce4:	b108      	cbz	r0, 8001cea <mcp23008_basic_gpio_set_direction+0x1a>
            return 1; /**< failed to execute routine */
 8001ce6:	2001      	movs	r0, #1
}
 8001ce8:	bd10      	pop	{r4, pc}
        if (mcp23008_set_pin_mode(&mcp23008_handle, GPIOx, MCP23008_INPUT) != 0) {
 8001cea:	480d      	ldr	r0, [pc, #52]	; (8001d20 <mcp23008_basic_gpio_set_direction+0x50>)
 8001cec:	2201      	movs	r2, #1
 8001cee:	4621      	mov	r1, r4
 8001cf0:	f7ff fc1e 	bl	8001530 <mcp23008_set_pin_mode>
 8001cf4:	2800      	cmp	r0, #0
 8001cf6:	d1f6      	bne.n	8001ce6 <mcp23008_basic_gpio_set_direction+0x16>
    mcp23008_interface_delay_ms(50);
 8001cf8:	2032      	movs	r0, #50	; 0x32
 8001cfa:	f000 f85b 	bl	8001db4 <mcp23008_interface_delay_ms>
    return 0; /**< success */
 8001cfe:	2000      	movs	r0, #0
 8001d00:	e7f2      	b.n	8001ce8 <mcp23008_basic_gpio_set_direction+0x18>
        if (mcp23008_set_pin_mode(&mcp23008_handle, GPIOx, direction) != 0) {
 8001d02:	4601      	mov	r1, r0
 8001d04:	4806      	ldr	r0, [pc, #24]	; (8001d20 <mcp23008_basic_gpio_set_direction+0x50>)
 8001d06:	f7ff fc13 	bl	8001530 <mcp23008_set_pin_mode>
 8001d0a:	2800      	cmp	r0, #0
 8001d0c:	d1eb      	bne.n	8001ce6 <mcp23008_basic_gpio_set_direction+0x16>
 8001d0e:	4604      	mov	r4, r0
            mcp23008_basic_gpio_write(index, MCP23008_GPIO_LOW);
 8001d10:	b2e0      	uxtb	r0, r4
 8001d12:	2100      	movs	r1, #0
        for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) /**< clear port after setting the direction */
 8001d14:	3401      	adds	r4, #1
            mcp23008_basic_gpio_write(index, MCP23008_GPIO_LOW);
 8001d16:	f7ff ffcf 	bl	8001cb8 <mcp23008_basic_gpio_write>
        for (index = 0; index < MCP23008_MAX_NUM_GPIO_PIN; index++) /**< clear port after setting the direction */
 8001d1a:	2c08      	cmp	r4, #8
 8001d1c:	d1f8      	bne.n	8001d10 <mcp23008_basic_gpio_set_direction+0x40>
 8001d1e:	e7eb      	b.n	8001cf8 <mcp23008_basic_gpio_set_direction+0x28>
 8001d20:	20000334 	.word	0x20000334

08001d24 <mcp23008_basic_gpio_read>:
 * @brief basic example to read gpio port
 * @param[in] GPIOx is the gpio port to read
 * @return GPIO read status (pin level)
 * @note    none
 */
uint8_t mcp23008_basic_gpio_read(mcp23008_gpio_port_t GPIOx) {
 8001d24:	b507      	push	{r0, r1, r2, lr}
 8001d26:	4601      	mov	r1, r0

    volatile uint8_t status;
    err = mcp23008_pin_read(&mcp23008_handle, GPIOx, (int *) &status) != 0;
 8001d28:	f10d 0207 	add.w	r2, sp, #7
 8001d2c:	4805      	ldr	r0, [pc, #20]	; (8001d44 <mcp23008_basic_gpio_read+0x20>)
 8001d2e:	f7ff fc69 	bl	8001604 <mcp23008_pin_read>
    if(err)
 8001d32:	b928      	cbnz	r0, 8001d40 <mcp23008_basic_gpio_read+0x1c>
    {
       return err;
    }
    return status; /**< success */
 8001d34:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8001d38:	b2c0      	uxtb	r0, r0
}
 8001d3a:	b003      	add	sp, #12
 8001d3c:	f85d fb04 	ldr.w	pc, [sp], #4
       return err;
 8001d40:	2001      	movs	r0, #1
 8001d42:	e7fa      	b.n	8001d3a <mcp23008_basic_gpio_read+0x16>
 8001d44:	20000334 	.word	0x20000334

08001d48 <mcp23008_basic_gpio_toggle>:
 * @return status code
 *          - 0 success
 *          - 1 failed to toggle
 * @note    none
 */
uint8_t mcp23008_basic_gpio_toggle(mcp23008_gpio_port_t GPIOx) {
 8001d48:	b510      	push	{r4, lr}
 8001d4a:	4604      	mov	r4, r0

   err = mcp23008_basic_gpio_write(GPIOx, !mcp23008_basic_gpio_read(GPIOx)) != 0;
 8001d4c:	f7ff ffea 	bl	8001d24 <mcp23008_basic_gpio_read>
 8001d50:	fab0 f180 	clz	r1, r0
 8001d54:	0949      	lsrs	r1, r1, #5
 8001d56:	4620      	mov	r0, r4
 8001d58:	f7ff ffae 	bl	8001cb8 <mcp23008_basic_gpio_write>
    {
        return err; /**< failed to execute routine */
    }
    return 0;
    /**< success */;
}
 8001d5c:	3800      	subs	r0, #0
 8001d5e:	bf18      	it	ne
 8001d60:	2001      	movne	r0, #1
 8001d62:	bd10      	pop	{r4, pc}

08001d64 <mcp23008_basic_INT_enable>:
 * @return status code
 *          - 0 success
 *          - 1 failed
 * @note    none
 */
uint8_t mcp23008_basic_INT_enable(mcp23008_gpio_port_t GPIOx, mcp23008_int_default_value_t edge_select) {
 8001d64:	b538      	push	{r3, r4, r5, lr}

    err = mcp23008_set_pin_interrupt(&mcp23008_handle, GPIOx, MCP23008_BOOL_TRUE) != 0;
 8001d66:	2201      	movs	r2, #1
uint8_t mcp23008_basic_INT_enable(mcp23008_gpio_port_t GPIOx, mcp23008_int_default_value_t edge_select) {
 8001d68:	4604      	mov	r4, r0
 8001d6a:	460d      	mov	r5, r1
    err = mcp23008_set_pin_interrupt(&mcp23008_handle, GPIOx, MCP23008_BOOL_TRUE) != 0;
 8001d6c:	4601      	mov	r1, r0
 8001d6e:	4807      	ldr	r0, [pc, #28]	; (8001d8c <mcp23008_basic_INT_enable+0x28>)
 8001d70:	f7ff fcdc 	bl	800172c <mcp23008_set_pin_interrupt>
    if(err)
 8001d74:	b940      	cbnz	r0, 8001d88 <mcp23008_basic_INT_enable+0x24>
    {
        return err; /**< failed to execute routine */
    }
    err = mcp23008_set_default_compare_value(&mcp23008_handle, GPIOx, edge_select) != 0;
 8001d76:	4805      	ldr	r0, [pc, #20]	; (8001d8c <mcp23008_basic_INT_enable+0x28>)
 8001d78:	462a      	mov	r2, r5
 8001d7a:	4621      	mov	r1, r4
 8001d7c:	f7ff fdc8 	bl	8001910 <mcp23008_set_default_compare_value>
 8001d80:	3800      	subs	r0, #0
 8001d82:	bf18      	it	ne
 8001d84:	2001      	movne	r0, #1
    {
        return err; /**< failed to execute routine */
    }

    return 0; /**< success */
}
 8001d86:	bd38      	pop	{r3, r4, r5, pc}
        return err; /**< failed to execute routine */
 8001d88:	2001      	movs	r0, #1
 8001d8a:	e7fc      	b.n	8001d86 <mcp23008_basic_INT_enable+0x22>
 8001d8c:	20000334 	.word	0x20000334

08001d90 <mcp23008_interface_i2c_init>:
    /*call your i2c initialize function here*/
    /*user code begin */

    /*user code end*/
    return 0; /**< success */
}
 8001d90:	2000      	movs	r0, #0
 8001d92:	4770      	bx	lr

08001d94 <mcp23008_interface_i2c_deinit>:
 8001d94:	2000      	movs	r0, #0
 8001d96:	4770      	bx	lr

08001d98 <mcp23008_interface_i2c_read>:
 * @return     status code
 *             - 0 success
 *             - 1 read failed
 * @note       none
 */
uint8_t mcp23008_interface_i2c_read(uint8_t u8Addr, uint8_t *pBuf, uint16_t u8Length) {
 8001d98:	b508      	push	{r3, lr}
    /*call your i2c read function here*/
    /*user code begin */
   if(i2c_read(u8Addr, pBuf, u8Length) != 0){
 8001d9a:	f7ff f9f7 	bl	800118c <i2c_read>
	   return 1;
   }
    /*user code end*/
    return 0; /**< success */
}
 8001d9e:	3800      	subs	r0, #0
 8001da0:	bf18      	it	ne
 8001da2:	2001      	movne	r0, #1
 8001da4:	bd08      	pop	{r3, pc}

08001da6 <mcp23008_interface_i2c_write>:
 * @return    status code
 *            - 0 success
 *            - 1 write failed
 * @note      none
 */
uint8_t mcp23008_interface_i2c_write(uint8_t u8Addr, uint8_t *pBuf, uint16_t u8Length) {
 8001da6:	b508      	push	{r3, lr}
    /*call your i2c write function here*/
    /*user code begin */
	   if(i2c_write(u8Addr, pBuf, u8Length)!= 0){
 8001da8:	f7ff f9de 	bl	8001168 <i2c_write>
		   return 1;
	   }
    /*user code end*/
    return 0; /**< success */
}
 8001dac:	3800      	subs	r0, #0
 8001dae:	bf18      	it	ne
 8001db0:	2001      	movne	r0, #1
 8001db2:	bd08      	pop	{r3, pc}

08001db4 <mcp23008_interface_delay_ms>:
 * @note      none
 */
void mcp23008_interface_delay_ms(uint32_t U32Ms){
    /*call your delay function here*/
    /*user code begin */
    HAL_Delay(U32Ms);
 8001db4:	f000 b874 	b.w	8001ea0 <HAL_Delay>

08001db8 <mcp23008_interface_debug_print>:
/**
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void mcp23008_interface_debug_print(const char *const fmt, ...) {
 8001db8:	b40f      	push	{r0, r1, r2, r3}
 8001dba:	b570      	push	{r4, r5, r6, lr}
 8001dbc:	b0c2      	sub	sp, #264	; 0x108
 8001dbe:	ac46      	add	r4, sp, #280	; 0x118
#ifdef MCP23008_DEBUG_MODE
    volatile char str[256];
    volatile uint8_t len;
    va_list args;

    memset((char *) str, 0, sizeof (char)*256);
 8001dc0:	f44f 7580 	mov.w	r5, #256	; 0x100
void mcp23008_interface_debug_print(const char *const fmt, ...) {
 8001dc4:	f854 6b04 	ldr.w	r6, [r4], #4
    memset((char *) str, 0, sizeof (char)*256);
 8001dc8:	462a      	mov	r2, r5
 8001dca:	2100      	movs	r1, #0
 8001dcc:	a802      	add	r0, sp, #8
 8001dce:	f001 fd69 	bl	80038a4 <memset>
    va_start(args, fmt);
    vsnprintf((char *) str, 256, (char const *) fmt, args);
 8001dd2:	4623      	mov	r3, r4
 8001dd4:	4632      	mov	r2, r6
 8001dd6:	4629      	mov	r1, r5
 8001dd8:	a802      	add	r0, sp, #8
    va_start(args, fmt);
 8001dda:	9401      	str	r4, [sp, #4]
    vsnprintf((char *) str, 256, (char const *) fmt, args);
 8001ddc:	f002 fa12 	bl	8004204 <vsniprintf>
    va_end(args);

    len = strlen((char *) str);
 8001de0:	a802      	add	r0, sp, #8
 8001de2:	f7fe f9f5 	bl	80001d0 <strlen>
 8001de6:	b2c0      	uxtb	r0, r0
 8001de8:	f88d 0003 	strb.w	r0, [sp, #3]
//    EUSART1_Write_Text((const char *) str, len);
    (void)serial_print((uint8_t *)str, len);
 8001dec:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8001df0:	a802      	add	r0, sp, #8
 8001df2:	f7ff f9af 	bl	8001154 <serial_print>

    /*user code end*/
#endif
}
 8001df6:	b042      	add	sp, #264	; 0x108
 8001df8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001dfc:	b004      	add	sp, #16
 8001dfe:	4770      	bx	lr

08001e00 <mcp23008_interface_receive_callback>:
 * @note      none
 */
void mcp23008_interface_receive_callback(uint8_t type) {
    /*call your interrupt callback function here*/
    /*user code begin */
    switch (type) {
 8001e00:	2807      	cmp	r0, #7
 8001e02:	d902      	bls.n	8001e0a <mcp23008_interface_receive_callback+0xa>
//            mcp23008_interface_debug_print("mcp23008: GP7 interrupt\n");
            break;
        }

        default:
            mcp23008_interface_debug_print("mcp23008:false interrupt t\n");
 8001e04:	4801      	ldr	r0, [pc, #4]	; (8001e0c <mcp23008_interface_receive_callback+0xc>)
 8001e06:	f7ff bfd7 	b.w	8001db8 <mcp23008_interface_debug_print>
            break;
    }

    /*user code end*/

}
 8001e0a:	4770      	bx	lr
 8001e0c:	08006aae 	.word	0x08006aae

08001e10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e10:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e12:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <HAL_InitTick+0x40>)
{
 8001e14:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 8001e16:	7818      	ldrb	r0, [r3, #0]
 8001e18:	b908      	cbnz	r0, 8001e1e <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e1a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001e1c:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e1e:	4a0d      	ldr	r2, [pc, #52]	; (8001e54 <HAL_InitTick+0x44>)
 8001e20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e24:	fbb3 f3f0 	udiv	r3, r3, r0
 8001e28:	6810      	ldr	r0, [r2, #0]
 8001e2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e2e:	f000 f88f 	bl	8001f50 <HAL_SYSTICK_Config>
 8001e32:	4604      	mov	r4, r0
 8001e34:	2800      	cmp	r0, #0
 8001e36:	d1f0      	bne.n	8001e1a <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e38:	2d0f      	cmp	r5, #15
 8001e3a:	d8ee      	bhi.n	8001e1a <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	f000 f852 	bl	8001eec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e48:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <HAL_InitTick+0x48>)
 8001e4a:	4620      	mov	r0, r4
 8001e4c:	601d      	str	r5, [r3, #0]
  return status;
 8001e4e:	e7e5      	b.n	8001e1c <HAL_InitTick+0xc>
 8001e50:	20000004 	.word	0x20000004
 8001e54:	20000000 	.word	0x20000000
 8001e58:	20000008 	.word	0x20000008

08001e5c <HAL_Init>:
{
 8001e5c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e5e:	2003      	movs	r0, #3
 8001e60:	f000 f832 	bl	8001ec8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e64:	200f      	movs	r0, #15
 8001e66:	f7ff ffd3 	bl	8001e10 <HAL_InitTick>
 8001e6a:	4604      	mov	r4, r0
 8001e6c:	b918      	cbnz	r0, 8001e76 <HAL_Init+0x1a>
    HAL_MspInit();
 8001e6e:	f7ff f9a1 	bl	80011b4 <HAL_MspInit>
}
 8001e72:	4620      	mov	r0, r4
 8001e74:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001e76:	2401      	movs	r4, #1
 8001e78:	e7fb      	b.n	8001e72 <HAL_Init+0x16>
	...

08001e7c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001e7c:	4a03      	ldr	r2, [pc, #12]	; (8001e8c <HAL_IncTick+0x10>)
 8001e7e:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <HAL_IncTick+0x14>)
 8001e80:	6811      	ldr	r1, [r2, #0]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	440b      	add	r3, r1
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000394 	.word	0x20000394
 8001e90:	20000004 	.word	0x20000004

08001e94 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e94:	4b01      	ldr	r3, [pc, #4]	; (8001e9c <HAL_GetTick+0x8>)
 8001e96:	6818      	ldr	r0, [r3, #0]
}
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000394 	.word	0x20000394

08001ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea0:	b538      	push	{r3, r4, r5, lr}
 8001ea2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001ea4:	f7ff fff6 	bl	8001e94 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ea8:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 8001eaa:	bf1c      	itt	ne
 8001eac:	4b05      	ldrne	r3, [pc, #20]	; (8001ec4 <HAL_Delay+0x24>)
 8001eae:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001eb0:	4605      	mov	r5, r0
    wait += (uint32_t)uwTickFreq;
 8001eb2:	bf18      	it	ne
 8001eb4:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb6:	f7ff ffed 	bl	8001e94 <HAL_GetTick>
 8001eba:	1b43      	subs	r3, r0, r5
 8001ebc:	42a3      	cmp	r3, r4
 8001ebe:	d3fa      	bcc.n	8001eb6 <HAL_Delay+0x16>
  {
  }
}
 8001ec0:	bd38      	pop	{r3, r4, r5, pc}
 8001ec2:	bf00      	nop
 8001ec4:	20000004 	.word	0x20000004

08001ec8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec8:	4907      	ldr	r1, [pc, #28]	; (8001ee8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001eca:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ecc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ed2:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ed8:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001edc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ee0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001ee4:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001ee6:	4770      	bx	lr
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eec:	4b16      	ldr	r3, [pc, #88]	; (8001f48 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eee:	b530      	push	{r4, r5, lr}
 8001ef0:	68dc      	ldr	r4, [r3, #12]
 8001ef2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ef6:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efa:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001efc:	2d04      	cmp	r5, #4
 8001efe:	bf28      	it	cs
 8001f00:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f02:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f08:	bf8c      	ite	hi
 8001f0a:	3c03      	subhi	r4, #3
 8001f0c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f0e:	fa03 f505 	lsl.w	r5, r3, r5
 8001f12:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f16:	40a3      	lsls	r3, r4
 8001f18:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8001f1e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f20:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f24:	bfac      	ite	ge
 8001f26:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2a:	4a08      	ldrlt	r2, [pc, #32]	; (8001f4c <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f2c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f30:	bfb8      	it	lt
 8001f32:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	bfaa      	itet	ge
 8001f3a:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3e:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f40:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001f44:	bd30      	pop	{r4, r5, pc}
 8001f46:	bf00      	nop
 8001f48:	e000ed00 	.word	0xe000ed00
 8001f4c:	e000ed14 	.word	0xe000ed14

08001f50 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f50:	3801      	subs	r0, #1
 8001f52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001f56:	d20b      	bcs.n	8001f70 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f58:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f5c:	4a05      	ldr	r2, [pc, #20]	; (8001f74 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f5e:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f60:	21f0      	movs	r1, #240	; 0xf0
 8001f62:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f66:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f68:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f6a:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f6c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f6e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001f70:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001f72:	4770      	bx	lr
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f7c:	f8df 9164 	ldr.w	r9, [pc, #356]	; 80020e4 <HAL_GPIO_Init+0x16c>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f80:	4c56      	ldr	r4, [pc, #344]	; (80020dc <HAL_GPIO_Init+0x164>)
  uint32_t position = 0x00u;
 8001f82:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f84:	680a      	ldr	r2, [r1, #0]
 8001f86:	fa32 f503 	lsrs.w	r5, r2, r3
 8001f8a:	d102      	bne.n	8001f92 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8001f8c:	b003      	add	sp, #12
 8001f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f92:	2501      	movs	r5, #1
 8001f94:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8001f98:	ea18 0202 	ands.w	r2, r8, r2
 8001f9c:	f000 8098 	beq.w	80020d0 <HAL_GPIO_Init+0x158>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fa0:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fa2:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fa4:	f006 0503 	and.w	r5, r6, #3
 8001fa8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fac:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fb0:	1e6f      	subs	r7, r5, #1
 8001fb2:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fb4:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fb8:	d834      	bhi.n	8002024 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8001fba:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fbc:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fc0:	68cf      	ldr	r7, [r1, #12]
 8001fc2:	fa07 f70e 	lsl.w	r7, r7, lr
 8001fc6:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8001fca:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001fcc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fce:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fd2:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8001fd6:	409f      	lsls	r7, r3
 8001fd8:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8001fdc:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8001fde:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fe0:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fe4:	688f      	ldr	r7, [r1, #8]
 8001fe6:	fa07 f70e 	lsl.w	r7, r7, lr
 8001fea:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fee:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8001ff0:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ff2:	d119      	bne.n	8002028 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8001ff4:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8001ff8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ffc:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002000:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002004:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8002008:	f04f 0b0f 	mov.w	fp, #15
 800200c:	fa0b fb0a 	lsl.w	fp, fp, sl
 8002010:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002014:	690f      	ldr	r7, [r1, #16]
 8002016:	fa07 f70a 	lsl.w	r7, r7, sl
 800201a:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 800201e:	f8c8 7020 	str.w	r7, [r8, #32]
 8002022:	e001      	b.n	8002028 <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002024:	2d03      	cmp	r5, #3
 8002026:	d1da      	bne.n	8001fde <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8002028:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800202a:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800202e:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002032:	432f      	orrs	r7, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002034:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8002038:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800203a:	d049      	beq.n	80020d0 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203c:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8002040:	f045 0501 	orr.w	r5, r5, #1
 8002044:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 8002048:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 800204c:	f023 0703 	bic.w	r7, r3, #3
 8002050:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002054:	f005 0501 	and.w	r5, r5, #1
 8002058:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800205c:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800205e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002062:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002064:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002066:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800206a:	f04f 0e0f 	mov.w	lr, #15
 800206e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002072:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002076:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800207a:	d02b      	beq.n	80020d4 <HAL_GPIO_Init+0x15c>
 800207c:	4d18      	ldr	r5, [pc, #96]	; (80020e0 <HAL_GPIO_Init+0x168>)
 800207e:	42a8      	cmp	r0, r5
 8002080:	d02a      	beq.n	80020d8 <HAL_GPIO_Init+0x160>
 8002082:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002086:	42a8      	cmp	r0, r5
 8002088:	bf0c      	ite	eq
 800208a:	2502      	moveq	r5, #2
 800208c:	2507      	movne	r5, #7
 800208e:	fa05 f50c 	lsl.w	r5, r5, ip
 8002092:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002096:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 8002098:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800209a:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800209c:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 80020a0:	bf0c      	ite	eq
 80020a2:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80020a4:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 80020a6:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80020a8:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020aa:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 80020ae:	bf0c      	ite	eq
 80020b0:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80020b2:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 80020b4:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 80020b6:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020b8:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 80020bc:	bf0c      	ite	eq
 80020be:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80020c0:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 80020c2:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 80020c4:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020c6:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 80020c8:	bf54      	ite	pl
 80020ca:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80020cc:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 80020ce:	6025      	str	r5, [r4, #0]
    position++;
 80020d0:	3301      	adds	r3, #1
 80020d2:	e757      	b.n	8001f84 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020d4:	2500      	movs	r5, #0
 80020d6:	e7da      	b.n	800208e <HAL_GPIO_Init+0x116>
 80020d8:	2501      	movs	r5, #1
 80020da:	e7d8      	b.n	800208e <HAL_GPIO_Init+0x116>
 80020dc:	40010400 	.word	0x40010400
 80020e0:	48000400 	.word	0x48000400
 80020e4:	40021000 	.word	0x40021000

080020e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020e8:	b10a      	cbz	r2, 80020ee <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020ea:	6181      	str	r1, [r0, #24]
 80020ec:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020ee:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80020f0:	4770      	bx	lr

080020f2 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80020f2:	6803      	ldr	r3, [r0, #0]
 80020f4:	699a      	ldr	r2, [r3, #24]
 80020f6:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 80020f8:	bf44      	itt	mi
 80020fa:	2200      	movmi	r2, #0
 80020fc:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020fe:	699a      	ldr	r2, [r3, #24]
 8002100:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002102:	bf5e      	ittt	pl
 8002104:	699a      	ldrpl	r2, [r3, #24]
 8002106:	f042 0201 	orrpl.w	r2, r2, #1
 800210a:	619a      	strpl	r2, [r3, #24]
  }
}
 800210c:	4770      	bx	lr
	...

08002110 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002110:	b530      	push	{r4, r5, lr}
 8002112:	9d03      	ldr	r5, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002114:	6804      	ldr	r4, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002116:	432b      	orrs	r3, r5
 8002118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 800211c:	4a06      	ldr	r2, [pc, #24]	; (8002138 <I2C_TransferConfig+0x28>)
 800211e:	6860      	ldr	r0, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002120:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002124:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8002126:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800212a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 800212e:	ea20 0002 	bic.w	r0, r0, r2
 8002132:	4303      	orrs	r3, r0
 8002134:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002136:	bd30      	pop	{r4, r5, pc}
 8002138:	03ff63ff 	.word	0x03ff63ff

0800213c <I2C_IsErrorOccurred>:
{
 800213c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 8002140:	6803      	ldr	r3, [r0, #0]
 8002142:	699c      	ldr	r4, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002144:	f014 0410 	ands.w	r4, r4, #16
{
 8002148:	4605      	mov	r5, r0
 800214a:	4688      	mov	r8, r1
 800214c:	4617      	mov	r7, r2
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800214e:	d079      	beq.n	8002244 <I2C_IsErrorOccurred+0x108>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002150:	2210      	movs	r2, #16
 8002152:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8002154:	2600      	movs	r6, #0
              hi2c->State = HAL_I2C_STATE_READY;
 8002156:	f04f 0920 	mov.w	r9, #32
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800215a:	682b      	ldr	r3, [r5, #0]
 800215c:	699a      	ldr	r2, [r3, #24]
 800215e:	0694      	lsls	r4, r2, #26
 8002160:	d436      	bmi.n	80021d0 <I2C_IsErrorOccurred+0x94>
 8002162:	b10e      	cbz	r6, 8002168 <I2C_IsErrorOccurred+0x2c>
    error_code |= HAL_I2C_ERROR_AF;
 8002164:	2404      	movs	r4, #4
 8002166:	e039      	b.n	80021dc <I2C_IsErrorOccurred+0xa0>
      if (Timeout != HAL_MAX_DELAY)
 8002168:	f1b8 3fff 	cmp.w	r8, #4294967295
 800216c:	d0f6      	beq.n	800215c <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800216e:	f7ff fe91 	bl	8001e94 <HAL_GetTick>
 8002172:	1bc0      	subs	r0, r0, r7
 8002174:	4540      	cmp	r0, r8
 8002176:	d802      	bhi.n	800217e <I2C_IsErrorOccurred+0x42>
 8002178:	f1b8 0f00 	cmp.w	r8, #0
 800217c:	d1ed      	bne.n	800215a <I2C_IsErrorOccurred+0x1e>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800217e:	682b      	ldr	r3, [r5, #0]
 8002180:	6859      	ldr	r1, [r3, #4]
          tmp2 = hi2c->Mode;
 8002182:	f895 2042 	ldrb.w	r2, [r5, #66]	; 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002186:	6998      	ldr	r0, [r3, #24]
 8002188:	0400      	lsls	r0, r0, #16
          tmp2 = hi2c->Mode;
 800218a:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800218c:	d50a      	bpl.n	80021a4 <I2C_IsErrorOccurred+0x68>
 800218e:	0449      	lsls	r1, r1, #17
 8002190:	d408      	bmi.n	80021a4 <I2C_IsErrorOccurred+0x68>
              (tmp1 != I2C_CR2_STOP) && \
 8002192:	2a20      	cmp	r2, #32
 8002194:	d006      	beq.n	80021a4 <I2C_IsErrorOccurred+0x68>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800219c:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800219e:	f7ff fe79 	bl	8001e94 <HAL_GetTick>
 80021a2:	4607      	mov	r7, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021a4:	682b      	ldr	r3, [r5, #0]
 80021a6:	699c      	ldr	r4, [r3, #24]
 80021a8:	f014 0420 	ands.w	r4, r4, #32
 80021ac:	d1d5      	bne.n	800215a <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80021ae:	f7ff fe71 	bl	8001e94 <HAL_GetTick>
 80021b2:	1bc0      	subs	r0, r0, r7
 80021b4:	2819      	cmp	r0, #25
 80021b6:	d9f5      	bls.n	80021a4 <I2C_IsErrorOccurred+0x68>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021b8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
              __HAL_UNLOCK(hi2c);
 80021ba:	f885 4040 	strb.w	r4, [r5, #64]	; 0x40
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021be:	f043 0320 	orr.w	r3, r3, #32
 80021c2:	646b      	str	r3, [r5, #68]	; 0x44
              status = HAL_ERROR;
 80021c4:	2601      	movs	r6, #1
              hi2c->State = HAL_I2C_STATE_READY;
 80021c6:	f885 9041 	strb.w	r9, [r5, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80021ca:	f885 4042 	strb.w	r4, [r5, #66]	; 0x42
              status = HAL_ERROR;
 80021ce:	e7e9      	b.n	80021a4 <I2C_IsErrorOccurred+0x68>
    if (status == HAL_OK)
 80021d0:	2e00      	cmp	r6, #0
 80021d2:	d1c7      	bne.n	8002164 <I2C_IsErrorOccurred+0x28>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021d4:	2220      	movs	r2, #32
 80021d6:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80021d8:	2404      	movs	r4, #4
    status = HAL_ERROR;
 80021da:	2601      	movs	r6, #1
  itflag = hi2c->Instance->ISR;
 80021dc:	682b      	ldr	r3, [r5, #0]
 80021de:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80021e0:	05d0      	lsls	r0, r2, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80021e2:	bf41      	itttt	mi
 80021e4:	f44f 7180 	movmi.w	r1, #256	; 0x100
 80021e8:	61d9      	strmi	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 80021ea:	f044 0401 	orrmi.w	r4, r4, #1
    status = HAL_ERROR;
 80021ee:	2601      	movmi	r6, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80021f0:	0551      	lsls	r1, r2, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80021f2:	bf41      	itttt	mi
 80021f4:	f44f 6180 	movmi.w	r1, #1024	; 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 80021f8:	f044 0408 	orrmi.w	r4, r4, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80021fc:	61d9      	strmi	r1, [r3, #28]
    status = HAL_ERROR;
 80021fe:	2601      	movmi	r6, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002200:	0592      	lsls	r2, r2, #22
 8002202:	d521      	bpl.n	8002248 <I2C_IsErrorOccurred+0x10c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002204:	f44f 7200 	mov.w	r2, #512	; 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8002208:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800220c:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800220e:	4628      	mov	r0, r5
 8002210:	f7ff ff6f 	bl	80020f2 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002214:	682a      	ldr	r2, [r5, #0]
 8002216:	6853      	ldr	r3, [r2, #4]
 8002218:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800221c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8002220:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002224:	f023 0301 	bic.w	r3, r3, #1
 8002228:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 800222a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800222c:	431c      	orrs	r4, r3
    hi2c->State = HAL_I2C_STATE_READY;
 800222e:	2320      	movs	r3, #32
    hi2c->ErrorCode |= error_code;
 8002230:	646c      	str	r4, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002232:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002236:	2300      	movs	r3, #0
 8002238:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800223c:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 8002240:	2601      	movs	r6, #1
 8002242:	e003      	b.n	800224c <I2C_IsErrorOccurred+0x110>
  HAL_StatusTypeDef status = HAL_OK;
 8002244:	4626      	mov	r6, r4
 8002246:	e7c9      	b.n	80021dc <I2C_IsErrorOccurred+0xa0>
  if (status != HAL_OK)
 8002248:	2e00      	cmp	r6, #0
 800224a:	d1e0      	bne.n	800220e <I2C_IsErrorOccurred+0xd2>
}
 800224c:	4630      	mov	r0, r6
 800224e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002252 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002252:	b570      	push	{r4, r5, r6, lr}
 8002254:	4604      	mov	r4, r0
 8002256:	460d      	mov	r5, r1
 8002258:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800225a:	6823      	ldr	r3, [r4, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	079b      	lsls	r3, r3, #30
 8002260:	d501      	bpl.n	8002266 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8002262:	2000      	movs	r0, #0
}
 8002264:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002266:	4632      	mov	r2, r6
 8002268:	4629      	mov	r1, r5
 800226a:	4620      	mov	r0, r4
 800226c:	f7ff ff66 	bl	800213c <I2C_IsErrorOccurred>
 8002270:	b9a0      	cbnz	r0, 800229c <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8002272:	1c6a      	adds	r2, r5, #1
 8002274:	d0f1      	beq.n	800225a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002276:	f7ff fe0d 	bl	8001e94 <HAL_GetTick>
 800227a:	1b80      	subs	r0, r0, r6
 800227c:	42a8      	cmp	r0, r5
 800227e:	d801      	bhi.n	8002284 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8002280:	2d00      	cmp	r5, #0
 8002282:	d1ea      	bne.n	800225a <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002284:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002286:	f043 0320 	orr.w	r3, r3, #32
 800228a:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800228c:	2320      	movs	r3, #32
 800228e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002292:	2300      	movs	r3, #0
 8002294:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8002298:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800229c:	2001      	movs	r0, #1
 800229e:	e7e1      	b.n	8002264 <I2C_WaitOnTXISFlagUntilTimeout+0x12>

080022a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 80022a0:	b570      	push	{r4, r5, r6, lr}
 80022a2:	4604      	mov	r4, r0
 80022a4:	460d      	mov	r5, r1
 80022a6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80022a8:	6823      	ldr	r3, [r4, #0]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	075b      	lsls	r3, r3, #29
 80022ae:	d40e      	bmi.n	80022ce <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022b0:	4632      	mov	r2, r6
 80022b2:	4629      	mov	r1, r5
 80022b4:	4620      	mov	r0, r4
 80022b6:	f7ff ff41 	bl	800213c <I2C_IsErrorOccurred>
 80022ba:	bb38      	cbnz	r0, 800230c <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80022bc:	6823      	ldr	r3, [r4, #0]
 80022be:	699a      	ldr	r2, [r3, #24]
 80022c0:	0691      	lsls	r1, r2, #26
 80022c2:	d525      	bpl.n	8002310 <I2C_WaitOnRXNEFlagUntilTimeout+0x70>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80022c4:	699a      	ldr	r2, [r3, #24]
 80022c6:	0752      	lsls	r2, r2, #29
 80022c8:	d503      	bpl.n	80022d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 80022ca:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80022cc:	b10a      	cbz	r2, 80022d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 80022ce:	2000      	movs	r0, #0
}
 80022d0:	bd70      	pop	{r4, r5, r6, pc}
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022d2:	699a      	ldr	r2, [r3, #24]
 80022d4:	f012 0210 	ands.w	r2, r2, #16
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022d8:	bf1c      	itt	ne
 80022da:	2210      	movne	r2, #16
 80022dc:	61da      	strne	r2, [r3, #28]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022de:	f04f 0120 	mov.w	r1, #32
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80022e2:	bf18      	it	ne
 80022e4:	2204      	movne	r2, #4
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022e6:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022e8:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80022f0:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80022f4:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80022f8:	f022 0201 	bic.w	r2, r2, #1
 80022fc:	605a      	str	r2, [r3, #4]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80022fe:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002300:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002304:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002308:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 800230c:	2001      	movs	r0, #1
 800230e:	e7df      	b.n	80022d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002310:	f7ff fdc0 	bl	8001e94 <HAL_GetTick>
 8002314:	1b80      	subs	r0, r0, r6
 8002316:	42a8      	cmp	r0, r5
 8002318:	d801      	bhi.n	800231e <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
 800231a:	2d00      	cmp	r5, #0
 800231c:	d1c4      	bne.n	80022a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800231e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002320:	f043 0320 	orr.w	r3, r3, #32
 8002324:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002326:	2320      	movs	r3, #32
 8002328:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 800232c:	2300      	movs	r3, #0
 800232e:	e7eb      	b.n	8002308 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>

08002330 <I2C_WaitOnFlagUntilTimeout>:
{
 8002330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002334:	9f06      	ldr	r7, [sp, #24]
 8002336:	4604      	mov	r4, r0
 8002338:	4688      	mov	r8, r1
 800233a:	4616      	mov	r6, r2
 800233c:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800233e:	6822      	ldr	r2, [r4, #0]
 8002340:	6993      	ldr	r3, [r2, #24]
 8002342:	ea38 0303 	bics.w	r3, r8, r3
 8002346:	bf0c      	ite	eq
 8002348:	2301      	moveq	r3, #1
 800234a:	2300      	movne	r3, #0
 800234c:	42b3      	cmp	r3, r6
 800234e:	d001      	beq.n	8002354 <I2C_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 8002350:	2000      	movs	r0, #0
 8002352:	e015      	b.n	8002380 <I2C_WaitOnFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002354:	1c6b      	adds	r3, r5, #1
 8002356:	d0f3      	beq.n	8002340 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002358:	f7ff fd9c 	bl	8001e94 <HAL_GetTick>
 800235c:	1bc0      	subs	r0, r0, r7
 800235e:	42a8      	cmp	r0, r5
 8002360:	d801      	bhi.n	8002366 <I2C_WaitOnFlagUntilTimeout+0x36>
 8002362:	2d00      	cmp	r5, #0
 8002364:	d1eb      	bne.n	800233e <I2C_WaitOnFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002366:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002368:	f043 0320 	orr.w	r3, r3, #32
 800236c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800236e:	2320      	movs	r3, #32
 8002370:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002374:	2300      	movs	r3, #0
 8002376:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800237a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800237e:	2001      	movs	r0, #1
}
 8002380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002384 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002384:	b570      	push	{r4, r5, r6, lr}
 8002386:	4604      	mov	r4, r0
 8002388:	460d      	mov	r5, r1
 800238a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800238c:	6823      	ldr	r3, [r4, #0]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	069b      	lsls	r3, r3, #26
 8002392:	d501      	bpl.n	8002398 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8002394:	2000      	movs	r0, #0
}
 8002396:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002398:	4632      	mov	r2, r6
 800239a:	4629      	mov	r1, r5
 800239c:	4620      	mov	r0, r4
 800239e:	f7ff fecd 	bl	800213c <I2C_IsErrorOccurred>
 80023a2:	b990      	cbnz	r0, 80023ca <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023a4:	f7ff fd76 	bl	8001e94 <HAL_GetTick>
 80023a8:	1b80      	subs	r0, r0, r6
 80023aa:	42a8      	cmp	r0, r5
 80023ac:	d801      	bhi.n	80023b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 80023ae:	2d00      	cmp	r5, #0
 80023b0:	d1ec      	bne.n	800238c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80023b4:	f043 0320 	orr.w	r3, r3, #32
 80023b8:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023ba:	2320      	movs	r3, #32
 80023bc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c0:	2300      	movs	r3, #0
 80023c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80023c6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80023ca:	2001      	movs	r0, #1
 80023cc:	e7e3      	b.n	8002396 <I2C_WaitOnSTOPFlagUntilTimeout+0x12>

080023ce <HAL_I2C_Init>:
{
 80023ce:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 80023d0:	4604      	mov	r4, r0
 80023d2:	2800      	cmp	r0, #0
 80023d4:	d04a      	beq.n	800246c <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80023da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80023de:	b91b      	cbnz	r3, 80023e8 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80023e0:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80023e4:	f7fe fefe 	bl	80011e4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80023e8:	2324      	movs	r3, #36	; 0x24
 80023ea:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80023ee:	6823      	ldr	r3, [r4, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	f022 0201 	bic.w	r2, r2, #1
 80023f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80023f8:	6862      	ldr	r2, [r4, #4]
 80023fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023fe:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002400:	689a      	ldr	r2, [r3, #8]
 8002402:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002406:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002408:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800240c:	2901      	cmp	r1, #1
 800240e:	d124      	bne.n	800245a <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002410:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002414:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002416:	685a      	ldr	r2, [r3, #4]
 8002418:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800241c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002420:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002428:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800242a:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 800242e:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002430:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002432:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002436:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002438:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 800243c:	430a      	orrs	r2, r1
 800243e:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002448:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 800244a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800244c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800244e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002452:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002454:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8002458:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800245a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800245e:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002460:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002462:	bf04      	itt	eq
 8002464:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8002468:	605a      	streq	r2, [r3, #4]
 800246a:	e7d4      	b.n	8002416 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 800246c:	2001      	movs	r0, #1
 800246e:	e7f3      	b.n	8002458 <HAL_I2C_Init+0x8a>

08002470 <HAL_I2C_Master_Transmit>:
{
 8002470:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8002474:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002476:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 800247a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800247c:	2b20      	cmp	r3, #32
{
 800247e:	4604      	mov	r4, r0
 8002480:	460e      	mov	r6, r1
 8002482:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002484:	f040 8086 	bne.w	8002594 <HAL_I2C_Master_Transmit+0x124>
    __HAL_LOCK(hi2c);
 8002488:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800248c:	2b01      	cmp	r3, #1
 800248e:	f000 8081 	beq.w	8002594 <HAL_I2C_Master_Transmit+0x124>
 8002492:	f04f 0a01 	mov.w	sl, #1
 8002496:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800249a:	f7ff fcfb 	bl	8001e94 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800249e:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80024a0:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024a2:	9000      	str	r0, [sp, #0]
 80024a4:	4652      	mov	r2, sl
 80024a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024aa:	4620      	mov	r0, r4
 80024ac:	f7ff ff40 	bl	8002330 <I2C_WaitOnFlagUntilTimeout>
 80024b0:	b118      	cbz	r0, 80024ba <HAL_I2C_Master_Transmit+0x4a>
      return HAL_ERROR;
 80024b2:	2001      	movs	r0, #1
}
 80024b4:	b002      	add	sp, #8
 80024b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024ba:	2321      	movs	r3, #33	; 0x21
 80024bc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80024c0:	2310      	movs	r3, #16
 80024c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024c6:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80024c8:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80024ce:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d2:	b29b      	uxth	r3, r3
 80024d4:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80024d6:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024d8:	4b2f      	ldr	r3, [pc, #188]	; (8002598 <HAL_I2C_Master_Transmit+0x128>)
 80024da:	d926      	bls.n	800252a <HAL_I2C_Master_Transmit+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80024dc:	22ff      	movs	r2, #255	; 0xff
 80024de:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024e0:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80024e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80024e6:	4631      	mov	r1, r6
 80024e8:	4620      	mov	r0, r4
 80024ea:	f7ff fe11 	bl	8002110 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80024ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024f0:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024f2:	462a      	mov	r2, r5
 80024f4:	4639      	mov	r1, r7
 80024f6:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80024f8:	b9fb      	cbnz	r3, 800253a <HAL_I2C_Master_Transmit+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024fa:	f7ff ff43 	bl	8002384 <I2C_WaitOnSTOPFlagUntilTimeout>
 80024fe:	2800      	cmp	r0, #0
 8002500:	d1d7      	bne.n	80024b2 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002502:	6823      	ldr	r3, [r4, #0]
 8002504:	2120      	movs	r1, #32
 8002506:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800250e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002512:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800251c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002520:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002524:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002528:	e7c4      	b.n	80024b4 <HAL_I2C_Master_Transmit+0x44>
      hi2c->XferSize = hi2c->XferCount;
 800252a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800252c:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800252e:	b292      	uxth	r2, r2
 8002530:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	e7d5      	b.n	80024e6 <HAL_I2C_Master_Transmit+0x76>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800253a:	f7ff fe8a 	bl	8002252 <I2C_WaitOnTXISFlagUntilTimeout>
 800253e:	2800      	cmp	r0, #0
 8002540:	d1b7      	bne.n	80024b2 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002542:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002544:	6822      	ldr	r2, [r4, #0]
 8002546:	f813 1b01 	ldrb.w	r1, [r3], #1
 800254a:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800254c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800254e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002550:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002552:	3b01      	subs	r3, #1
 8002554:	b29b      	uxth	r3, r3
 8002556:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002558:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800255a:	3a01      	subs	r2, #1
 800255c:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800255e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002560:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002562:	2b00      	cmp	r3, #0
 8002564:	d0c3      	beq.n	80024ee <HAL_I2C_Master_Transmit+0x7e>
 8002566:	2a00      	cmp	r2, #0
 8002568:	d1c1      	bne.n	80024ee <HAL_I2C_Master_Transmit+0x7e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800256a:	9500      	str	r5, [sp, #0]
 800256c:	463b      	mov	r3, r7
 800256e:	2180      	movs	r1, #128	; 0x80
 8002570:	4620      	mov	r0, r4
 8002572:	f7ff fedd 	bl	8002330 <I2C_WaitOnFlagUntilTimeout>
 8002576:	2800      	cmp	r0, #0
 8002578:	d19b      	bne.n	80024b2 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800257a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800257c:	b29b      	uxth	r3, r3
 800257e:	2bff      	cmp	r3, #255	; 0xff
 8002580:	d903      	bls.n	800258a <HAL_I2C_Master_Transmit+0x11a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002582:	22ff      	movs	r2, #255	; 0xff
 8002584:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002586:	9000      	str	r0, [sp, #0]
 8002588:	e7ab      	b.n	80024e2 <HAL_I2C_Master_Transmit+0x72>
          hi2c->XferSize = hi2c->XferCount;
 800258a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800258c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800258e:	b292      	uxth	r2, r2
 8002590:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002592:	e7ce      	b.n	8002532 <HAL_I2C_Master_Transmit+0xc2>
    return HAL_BUSY;
 8002594:	2002      	movs	r0, #2
 8002596:	e78d      	b.n	80024b4 <HAL_I2C_Master_Transmit+0x44>
 8002598:	80002000 	.word	0x80002000

0800259c <HAL_I2C_Master_Receive>:
{
 800259c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80025a0:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 80025a2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80025a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80025a8:	2b20      	cmp	r3, #32
{
 80025aa:	4604      	mov	r4, r0
 80025ac:	460e      	mov	r6, r1
 80025ae:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80025b0:	f040 8087 	bne.w	80026c2 <HAL_I2C_Master_Receive+0x126>
    __HAL_LOCK(hi2c);
 80025b4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	f000 8082 	beq.w	80026c2 <HAL_I2C_Master_Receive+0x126>
 80025be:	f04f 0a01 	mov.w	sl, #1
 80025c2:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80025c6:	f7ff fc65 	bl	8001e94 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025ca:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80025cc:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80025ce:	9000      	str	r0, [sp, #0]
 80025d0:	4652      	mov	r2, sl
 80025d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025d6:	4620      	mov	r0, r4
 80025d8:	f7ff feaa 	bl	8002330 <I2C_WaitOnFlagUntilTimeout>
 80025dc:	b118      	cbz	r0, 80025e6 <HAL_I2C_Master_Receive+0x4a>
      return HAL_ERROR;
 80025de:	2001      	movs	r0, #1
}
 80025e0:	b002      	add	sp, #8
 80025e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80025e6:	2322      	movs	r3, #34	; 0x22
 80025e8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80025ec:	2310      	movs	r3, #16
 80025ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025f2:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80025f4:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80025fa:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025fe:	b29b      	uxth	r3, r3
 8002600:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8002602:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002604:	4b30      	ldr	r3, [pc, #192]	; (80026c8 <HAL_I2C_Master_Receive+0x12c>)
 8002606:	d926      	bls.n	8002656 <HAL_I2C_Master_Receive+0xba>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002608:	22ff      	movs	r2, #255	; 0xff
 800260a:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800260c:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800260e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002612:	4631      	mov	r1, r6
 8002614:	4620      	mov	r0, r4
 8002616:	f7ff fd7b 	bl	8002110 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800261a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261e:	462a      	mov	r2, r5
 8002620:	4639      	mov	r1, r7
 8002622:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8002624:	b9fb      	cbnz	r3, 8002666 <HAL_I2C_Master_Receive+0xca>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002626:	f7ff fead 	bl	8002384 <I2C_WaitOnSTOPFlagUntilTimeout>
 800262a:	2800      	cmp	r0, #0
 800262c:	d1d7      	bne.n	80025de <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800262e:	6823      	ldr	r3, [r4, #0]
 8002630:	2120      	movs	r1, #32
 8002632:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002634:	685a      	ldr	r2, [r3, #4]
 8002636:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800263a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800263e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002642:	f022 0201 	bic.w	r2, r2, #1
 8002646:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002648:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800264c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002650:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002654:	e7c4      	b.n	80025e0 <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 8002656:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002658:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800265a:	b292      	uxth	r2, r2
 800265c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800265e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	e7d5      	b.n	8002612 <HAL_I2C_Master_Receive+0x76>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002666:	f7ff fe1b 	bl	80022a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800266a:	2800      	cmp	r0, #0
 800266c:	d1b7      	bne.n	80025de <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800266e:	6823      	ldr	r3, [r4, #0]
 8002670:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002672:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002674:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002676:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002678:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 800267a:	3301      	adds	r3, #1
 800267c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800267e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002680:	3b01      	subs	r3, #1
 8002682:	b29b      	uxth	r3, r3
 8002684:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002686:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002688:	3a01      	subs	r2, #1
 800268a:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800268c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800268e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0c2      	beq.n	800261a <HAL_I2C_Master_Receive+0x7e>
 8002694:	2a00      	cmp	r2, #0
 8002696:	d1c0      	bne.n	800261a <HAL_I2C_Master_Receive+0x7e>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002698:	9500      	str	r5, [sp, #0]
 800269a:	463b      	mov	r3, r7
 800269c:	2180      	movs	r1, #128	; 0x80
 800269e:	4620      	mov	r0, r4
 80026a0:	f7ff fe46 	bl	8002330 <I2C_WaitOnFlagUntilTimeout>
 80026a4:	2800      	cmp	r0, #0
 80026a6:	d19a      	bne.n	80025de <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	2bff      	cmp	r3, #255	; 0xff
 80026ae:	d903      	bls.n	80026b8 <HAL_I2C_Master_Receive+0x11c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80026b0:	22ff      	movs	r2, #255	; 0xff
 80026b2:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026b4:	9000      	str	r0, [sp, #0]
 80026b6:	e7aa      	b.n	800260e <HAL_I2C_Master_Receive+0x72>
          hi2c->XferSize = hi2c->XferCount;
 80026b8:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026ba:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80026bc:	b292      	uxth	r2, r2
 80026be:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026c0:	e7cd      	b.n	800265e <HAL_I2C_Master_Receive+0xc2>
    return HAL_BUSY;
 80026c2:	2002      	movs	r0, #2
 80026c4:	e78c      	b.n	80025e0 <HAL_I2C_Master_Receive+0x44>
 80026c6:	bf00      	nop
 80026c8:	80002400 	.word	0x80002400

080026cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026cc:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026ce:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	b2dc      	uxtb	r4, r3
 80026d6:	d11d      	bne.n	8002714 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026d8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d019      	beq.n	8002714 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026e0:	2324      	movs	r3, #36	; 0x24
 80026e2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026e6:	6803      	ldr	r3, [r0, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	f022 0201 	bic.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	4311      	orrs	r1, r2
 80026fc:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	f042 0201 	orr.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002706:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002708:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800270c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002710:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002712:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8002714:	2002      	movs	r0, #2
 8002716:	e7fc      	b.n	8002712 <HAL_I2CEx_ConfigAnalogFilter+0x46>

08002718 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002718:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800271a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800271e:	2b20      	cmp	r3, #32
 8002720:	b2dc      	uxtb	r4, r3
 8002722:	d11c      	bne.n	800275e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002724:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002728:	2b01      	cmp	r3, #1
 800272a:	d018      	beq.n	800275e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800272c:	2324      	movs	r3, #36	; 0x24
 800272e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002732:	6803      	ldr	r3, [r0, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800273c:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800273e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002742:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002746:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	f042 0201 	orr.w	r2, r2, #1
 800274e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002750:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002752:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002756:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800275a:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 800275c:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 800275e:	2002      	movs	r0, #2
 8002760:	e7fc      	b.n	800275c <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

08002764 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002764:	4b02      	ldr	r3, [pc, #8]	; (8002770 <HAL_PWREx_GetVoltageRange+0xc>)
 8002766:	6818      	ldr	r0, [r3, #0]
#endif
}
 8002768:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	40007000 	.word	0x40007000

08002774 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002774:	4a17      	ldr	r2, [pc, #92]	; (80027d4 <HAL_PWREx_ControlVoltageScaling+0x60>)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002776:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002778:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800277c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002780:	d11d      	bne.n	80027be <HAL_PWREx_ControlVoltageScaling+0x4a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002782:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002786:	d101      	bne.n	800278c <HAL_PWREx_ControlVoltageScaling+0x18>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002788:	2000      	movs	r0, #0
 800278a:	4770      	bx	lr
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800278c:	6813      	ldr	r3, [r2, #0]
 800278e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002792:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002796:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <HAL_PWREx_ControlVoltageScaling+0x64>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2132      	movs	r1, #50	; 0x32
 800279e:	434b      	muls	r3, r1
 80027a0:	490e      	ldr	r1, [pc, #56]	; (80027dc <HAL_PWREx_ControlVoltageScaling+0x68>)
 80027a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80027a6:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027a8:	6951      	ldr	r1, [r2, #20]
 80027aa:	0549      	lsls	r1, r1, #21
 80027ac:	d500      	bpl.n	80027b0 <HAL_PWREx_ControlVoltageScaling+0x3c>
 80027ae:	b923      	cbnz	r3, 80027ba <HAL_PWREx_ControlVoltageScaling+0x46>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027b0:	6953      	ldr	r3, [r2, #20]
 80027b2:	055b      	lsls	r3, r3, #21
 80027b4:	d5e8      	bpl.n	8002788 <HAL_PWREx_ControlVoltageScaling+0x14>
        return HAL_TIMEOUT;
 80027b6:	2003      	movs	r0, #3
}
 80027b8:	4770      	bx	lr
        wait_loop_index--;
 80027ba:	3b01      	subs	r3, #1
 80027bc:	e7f4      	b.n	80027a8 <HAL_PWREx_ControlVoltageScaling+0x34>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027c2:	bf1f      	itttt	ne
 80027c4:	6813      	ldrne	r3, [r2, #0]
 80027c6:	f423 63c0 	bicne.w	r3, r3, #1536	; 0x600
 80027ca:	f443 6380 	orrne.w	r3, r3, #1024	; 0x400
 80027ce:	6013      	strne	r3, [r2, #0]
 80027d0:	e7da      	b.n	8002788 <HAL_PWREx_ControlVoltageScaling+0x14>
 80027d2:	bf00      	nop
 80027d4:	40007000 	.word	0x40007000
 80027d8:	20000000 	.word	0x20000000
 80027dc:	000f4240 	.word	0x000f4240

080027e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80027e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80027e2:	4d1e      	ldr	r5, [pc, #120]	; (800285c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80027e4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80027e6:	00da      	lsls	r2, r3, #3
{
 80027e8:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80027ea:	d518      	bpl.n	800281e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80027ec:	f7ff ffba 	bl	8002764 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027f0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80027f4:	d123      	bne.n	800283e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80027f6:	2c80      	cmp	r4, #128	; 0x80
 80027f8:	d929      	bls.n	800284e <RCC_SetFlashLatencyFromMSIRange+0x6e>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80027fa:	2ca0      	cmp	r4, #160	; 0xa0
 80027fc:	bf8c      	ite	hi
 80027fe:	2002      	movhi	r0, #2
 8002800:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002802:	4a17      	ldr	r2, [pc, #92]	; (8002860 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002804:	6813      	ldr	r3, [r2, #0]
 8002806:	f023 0307 	bic.w	r3, r3, #7
 800280a:	4303      	orrs	r3, r0
 800280c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800280e:	6813      	ldr	r3, [r2, #0]
 8002810:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002814:	1a18      	subs	r0, r3, r0
 8002816:	bf18      	it	ne
 8002818:	2001      	movne	r0, #1
 800281a:	b003      	add	sp, #12
 800281c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800281e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002824:	65ab      	str	r3, [r5, #88]	; 0x58
 8002826:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002828:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800282c:	9301      	str	r3, [sp, #4]
 800282e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002830:	f7ff ff98 	bl	8002764 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002834:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002836:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800283a:	65ab      	str	r3, [r5, #88]	; 0x58
 800283c:	e7d8      	b.n	80027f0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800283e:	2c80      	cmp	r4, #128	; 0x80
 8002840:	d807      	bhi.n	8002852 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002842:	d008      	beq.n	8002856 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002844:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002848:	4258      	negs	r0, r3
 800284a:	4158      	adcs	r0, r3
 800284c:	e7d9      	b.n	8002802 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800284e:	2000      	movs	r0, #0
 8002850:	e7d7      	b.n	8002802 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8002852:	2003      	movs	r0, #3
 8002854:	e7d5      	b.n	8002802 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8002856:	2002      	movs	r0, #2
 8002858:	e7d3      	b.n	8002802 <RCC_SetFlashLatencyFromMSIRange+0x22>
 800285a:	bf00      	nop
 800285c:	40021000 	.word	0x40021000
 8002860:	40022000 	.word	0x40022000

08002864 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002864:	4b22      	ldr	r3, [pc, #136]	; (80028f0 <HAL_RCC_GetSysClockFreq+0x8c>)
 8002866:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002868:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800286a:	f012 020c 	ands.w	r2, r2, #12
 800286e:	d005      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x18>
 8002870:	2a0c      	cmp	r2, #12
 8002872:	d115      	bne.n	80028a0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002874:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002878:	2901      	cmp	r1, #1
 800287a:	d118      	bne.n	80028ae <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800287c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 800287e:	481d      	ldr	r0, [pc, #116]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002880:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002882:	bf55      	itete	pl
 8002884:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002888:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800288a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800288e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8002892:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002896:	b34a      	cbz	r2, 80028ec <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002898:	2a0c      	cmp	r2, #12
 800289a:	d009      	beq.n	80028b0 <HAL_RCC_GetSysClockFreq+0x4c>
 800289c:	2000      	movs	r0, #0
  return sysclockfreq;
 800289e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028a0:	2a04      	cmp	r2, #4
 80028a2:	d022      	beq.n	80028ea <HAL_RCC_GetSysClockFreq+0x86>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80028a4:	2a08      	cmp	r2, #8
 80028a6:	4814      	ldr	r0, [pc, #80]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80028a8:	bf18      	it	ne
 80028aa:	2000      	movne	r0, #0
 80028ac:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80028ae:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 80028b6:	2a02      	cmp	r2, #2
 80028b8:	d015      	beq.n	80028e6 <HAL_RCC_GetSysClockFreq+0x82>
 80028ba:	490f      	ldr	r1, [pc, #60]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80028bc:	2a03      	cmp	r2, #3
 80028be:	bf08      	it	eq
 80028c0:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028c2:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80028ca:	4342      	muls	r2, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028cc:	68d8      	ldr	r0, [r3, #12]
 80028ce:	f3c0 6041 	ubfx	r0, r0, #25, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028d2:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028d6:	3001      	adds	r0, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028d8:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028da:	0040      	lsls	r0, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80028dc:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 80028e0:	fbb2 f0f0 	udiv	r0, r2, r0
 80028e4:	4770      	bx	lr
      pllvco = HSI_VALUE;
 80028e6:	4805      	ldr	r0, [pc, #20]	; (80028fc <HAL_RCC_GetSysClockFreq+0x98>)
 80028e8:	e7eb      	b.n	80028c2 <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 80028ea:	4804      	ldr	r0, [pc, #16]	; (80028fc <HAL_RCC_GetSysClockFreq+0x98>)
}
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000
 80028f4:	080067cc 	.word	0x080067cc
 80028f8:	007a1200 	.word	0x007a1200
 80028fc:	00f42400 	.word	0x00f42400

08002900 <HAL_RCC_OscConfig>:
{
 8002900:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002904:	4605      	mov	r5, r0
 8002906:	b908      	cbnz	r0, 800290c <HAL_RCC_OscConfig+0xc>
          return HAL_ERROR;
 8002908:	2001      	movs	r0, #1
 800290a:	e047      	b.n	800299c <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800290c:	4c94      	ldr	r4, [pc, #592]	; (8002b60 <HAL_RCC_OscConfig+0x260>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800290e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002910:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002912:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002914:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002916:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800291a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800291e:	d575      	bpl.n	8002a0c <HAL_RCC_OscConfig+0x10c>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002920:	b11e      	cbz	r6, 800292a <HAL_RCC_OscConfig+0x2a>
 8002922:	2e0c      	cmp	r6, #12
 8002924:	d154      	bne.n	80029d0 <HAL_RCC_OscConfig+0xd0>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002926:	2f01      	cmp	r7, #1
 8002928:	d152      	bne.n	80029d0 <HAL_RCC_OscConfig+0xd0>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800292a:	6823      	ldr	r3, [r4, #0]
 800292c:	0798      	lsls	r0, r3, #30
 800292e:	d502      	bpl.n	8002936 <HAL_RCC_OscConfig+0x36>
 8002930:	69ab      	ldr	r3, [r5, #24]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0e8      	beq.n	8002908 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002936:	6823      	ldr	r3, [r4, #0]
 8002938:	6a28      	ldr	r0, [r5, #32]
 800293a:	0719      	lsls	r1, r3, #28
 800293c:	bf56      	itet	pl
 800293e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8002942:	6823      	ldrmi	r3, [r4, #0]
 8002944:	091b      	lsrpl	r3, r3, #4
 8002946:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800294a:	4298      	cmp	r0, r3
 800294c:	d929      	bls.n	80029a2 <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800294e:	f7ff ff47 	bl	80027e0 <RCC_SetFlashLatencyFromMSIRange>
 8002952:	2800      	cmp	r0, #0
 8002954:	d1d8      	bne.n	8002908 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002956:	6823      	ldr	r3, [r4, #0]
 8002958:	f043 0308 	orr.w	r3, r3, #8
 800295c:	6023      	str	r3, [r4, #0]
 800295e:	6823      	ldr	r3, [r4, #0]
 8002960:	6a2a      	ldr	r2, [r5, #32]
 8002962:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002966:	4313      	orrs	r3, r2
 8002968:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800296a:	6863      	ldr	r3, [r4, #4]
 800296c:	69ea      	ldr	r2, [r5, #28]
 800296e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002972:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002976:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002978:	f7ff ff74 	bl	8002864 <HAL_RCC_GetSysClockFreq>
 800297c:	68a3      	ldr	r3, [r4, #8]
 800297e:	4a79      	ldr	r2, [pc, #484]	; (8002b64 <HAL_RCC_OscConfig+0x264>)
 8002980:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002984:	5cd3      	ldrb	r3, [r2, r3]
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	40d8      	lsrs	r0, r3
 800298c:	4b76      	ldr	r3, [pc, #472]	; (8002b68 <HAL_RCC_OscConfig+0x268>)
 800298e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002990:	4b76      	ldr	r3, [pc, #472]	; (8002b6c <HAL_RCC_OscConfig+0x26c>)
 8002992:	6818      	ldr	r0, [r3, #0]
 8002994:	f7ff fa3c 	bl	8001e10 <HAL_InitTick>
        if(status != HAL_OK)
 8002998:	2800      	cmp	r0, #0
 800299a:	d037      	beq.n	8002a0c <HAL_RCC_OscConfig+0x10c>
}
 800299c:	b003      	add	sp, #12
 800299e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029a2:	6823      	ldr	r3, [r4, #0]
 80029a4:	f043 0308 	orr.w	r3, r3, #8
 80029a8:	6023      	str	r3, [r4, #0]
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029b0:	4303      	orrs	r3, r0
 80029b2:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029b4:	6863      	ldr	r3, [r4, #4]
 80029b6:	69ea      	ldr	r2, [r5, #28]
 80029b8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80029bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80029c0:	6063      	str	r3, [r4, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029c2:	2e00      	cmp	r6, #0
 80029c4:	d1d8      	bne.n	8002978 <HAL_RCC_OscConfig+0x78>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029c6:	f7ff ff0b 	bl	80027e0 <RCC_SetFlashLatencyFromMSIRange>
 80029ca:	2800      	cmp	r0, #0
 80029cc:	d0d4      	beq.n	8002978 <HAL_RCC_OscConfig+0x78>
 80029ce:	e79b      	b.n	8002908 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029d0:	69ab      	ldr	r3, [r5, #24]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d03a      	beq.n	8002a4c <HAL_RCC_OscConfig+0x14c>
        __HAL_RCC_MSI_ENABLE();
 80029d6:	6823      	ldr	r3, [r4, #0]
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029de:	f7ff fa59 	bl	8001e94 <HAL_GetTick>
 80029e2:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	079a      	lsls	r2, r3, #30
 80029e8:	d528      	bpl.n	8002a3c <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029ea:	6823      	ldr	r3, [r4, #0]
 80029ec:	f043 0308 	orr.w	r3, r3, #8
 80029f0:	6023      	str	r3, [r4, #0]
 80029f2:	6823      	ldr	r3, [r4, #0]
 80029f4:	6a2a      	ldr	r2, [r5, #32]
 80029f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029fa:	4313      	orrs	r3, r2
 80029fc:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029fe:	6863      	ldr	r3, [r4, #4]
 8002a00:	69ea      	ldr	r2, [r5, #28]
 8002a02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a06:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002a0a:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a0c:	682b      	ldr	r3, [r5, #0]
 8002a0e:	07d8      	lsls	r0, r3, #31
 8002a10:	d42d      	bmi.n	8002a6e <HAL_RCC_OscConfig+0x16e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a12:	682b      	ldr	r3, [r5, #0]
 8002a14:	0799      	lsls	r1, r3, #30
 8002a16:	d46b      	bmi.n	8002af0 <HAL_RCC_OscConfig+0x1f0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a18:	682b      	ldr	r3, [r5, #0]
 8002a1a:	0718      	lsls	r0, r3, #28
 8002a1c:	f100 80a8 	bmi.w	8002b70 <HAL_RCC_OscConfig+0x270>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a20:	682b      	ldr	r3, [r5, #0]
 8002a22:	0759      	lsls	r1, r3, #29
 8002a24:	f100 80ce 	bmi.w	8002bc4 <HAL_RCC_OscConfig+0x2c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a28:	682b      	ldr	r3, [r5, #0]
 8002a2a:	0699      	lsls	r1, r3, #26
 8002a2c:	f100 8137 	bmi.w	8002c9e <HAL_RCC_OscConfig+0x39e>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a30:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f040 815d 	bne.w	8002cf2 <HAL_RCC_OscConfig+0x3f2>
  return HAL_OK;
 8002a38:	2000      	movs	r0, #0
 8002a3a:	e7af      	b.n	800299c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a3c:	f7ff fa2a 	bl	8001e94 <HAL_GetTick>
 8002a40:	eba0 0008 	sub.w	r0, r0, r8
 8002a44:	2802      	cmp	r0, #2
 8002a46:	d9cd      	bls.n	80029e4 <HAL_RCC_OscConfig+0xe4>
            return HAL_TIMEOUT;
 8002a48:	2003      	movs	r0, #3
 8002a4a:	e7a7      	b.n	800299c <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	f023 0301 	bic.w	r3, r3, #1
 8002a52:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002a54:	f7ff fa1e 	bl	8001e94 <HAL_GetTick>
 8002a58:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a5a:	6823      	ldr	r3, [r4, #0]
 8002a5c:	079b      	lsls	r3, r3, #30
 8002a5e:	d5d5      	bpl.n	8002a0c <HAL_RCC_OscConfig+0x10c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a60:	f7ff fa18 	bl	8001e94 <HAL_GetTick>
 8002a64:	eba0 0008 	sub.w	r0, r0, r8
 8002a68:	2802      	cmp	r0, #2
 8002a6a:	d9f6      	bls.n	8002a5a <HAL_RCC_OscConfig+0x15a>
 8002a6c:	e7ec      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a6e:	2e08      	cmp	r6, #8
 8002a70:	d003      	beq.n	8002a7a <HAL_RCC_OscConfig+0x17a>
 8002a72:	2e0c      	cmp	r6, #12
 8002a74:	d108      	bne.n	8002a88 <HAL_RCC_OscConfig+0x188>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a76:	2f03      	cmp	r7, #3
 8002a78:	d106      	bne.n	8002a88 <HAL_RCC_OscConfig+0x188>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	039a      	lsls	r2, r3, #14
 8002a7e:	d5c8      	bpl.n	8002a12 <HAL_RCC_OscConfig+0x112>
 8002a80:	686b      	ldr	r3, [r5, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1c5      	bne.n	8002a12 <HAL_RCC_OscConfig+0x112>
 8002a86:	e73f      	b.n	8002908 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a88:	686b      	ldr	r3, [r5, #4]
 8002a8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a8e:	d110      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x1b2>
 8002a90:	6823      	ldr	r3, [r4, #0]
 8002a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a96:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002a98:	f7ff f9fc 	bl	8001e94 <HAL_GetTick>
 8002a9c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a9e:	6823      	ldr	r3, [r4, #0]
 8002aa0:	039b      	lsls	r3, r3, #14
 8002aa2:	d4b6      	bmi.n	8002a12 <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa4:	f7ff f9f6 	bl	8001e94 <HAL_GetTick>
 8002aa8:	eba0 0008 	sub.w	r0, r0, r8
 8002aac:	2864      	cmp	r0, #100	; 0x64
 8002aae:	d9f6      	bls.n	8002a9e <HAL_RCC_OscConfig+0x19e>
 8002ab0:	e7ca      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ab2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ab6:	d104      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x1c2>
 8002ab8:	6823      	ldr	r3, [r4, #0]
 8002aba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002abe:	6023      	str	r3, [r4, #0]
 8002ac0:	e7e6      	b.n	8002a90 <HAL_RCC_OscConfig+0x190>
 8002ac2:	6822      	ldr	r2, [r4, #0]
 8002ac4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ac8:	6022      	str	r2, [r4, #0]
 8002aca:	6822      	ldr	r2, [r4, #0]
 8002acc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ad0:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1e0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x198>
        tickstart = HAL_GetTick();
 8002ad6:	f7ff f9dd 	bl	8001e94 <HAL_GetTick>
 8002ada:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	0398      	lsls	r0, r3, #14
 8002ae0:	d597      	bpl.n	8002a12 <HAL_RCC_OscConfig+0x112>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae2:	f7ff f9d7 	bl	8001e94 <HAL_GetTick>
 8002ae6:	eba0 0008 	sub.w	r0, r0, r8
 8002aea:	2864      	cmp	r0, #100	; 0x64
 8002aec:	d9f6      	bls.n	8002adc <HAL_RCC_OscConfig+0x1dc>
 8002aee:	e7ab      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002af0:	2e04      	cmp	r6, #4
 8002af2:	d003      	beq.n	8002afc <HAL_RCC_OscConfig+0x1fc>
 8002af4:	2e0c      	cmp	r6, #12
 8002af6:	d110      	bne.n	8002b1a <HAL_RCC_OscConfig+0x21a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002af8:	2f02      	cmp	r7, #2
 8002afa:	d10e      	bne.n	8002b1a <HAL_RCC_OscConfig+0x21a>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002afc:	6823      	ldr	r3, [r4, #0]
 8002afe:	0559      	lsls	r1, r3, #21
 8002b00:	d503      	bpl.n	8002b0a <HAL_RCC_OscConfig+0x20a>
 8002b02:	68eb      	ldr	r3, [r5, #12]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f43f aeff 	beq.w	8002908 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b0a:	6863      	ldr	r3, [r4, #4]
 8002b0c:	692a      	ldr	r2, [r5, #16]
 8002b0e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002b12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002b16:	6063      	str	r3, [r4, #4]
 8002b18:	e77e      	b.n	8002a18 <HAL_RCC_OscConfig+0x118>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b1a:	68eb      	ldr	r3, [r5, #12]
 8002b1c:	b17b      	cbz	r3, 8002b3e <HAL_RCC_OscConfig+0x23e>
        __HAL_RCC_HSI_ENABLE();
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b24:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002b26:	f7ff f9b5 	bl	8001e94 <HAL_GetTick>
 8002b2a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	055a      	lsls	r2, r3, #21
 8002b30:	d4eb      	bmi.n	8002b0a <HAL_RCC_OscConfig+0x20a>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b32:	f7ff f9af 	bl	8001e94 <HAL_GetTick>
 8002b36:	1bc0      	subs	r0, r0, r7
 8002b38:	2802      	cmp	r0, #2
 8002b3a:	d9f7      	bls.n	8002b2c <HAL_RCC_OscConfig+0x22c>
 8002b3c:	e784      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8002b3e:	6823      	ldr	r3, [r4, #0]
 8002b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b44:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002b46:	f7ff f9a5 	bl	8001e94 <HAL_GetTick>
 8002b4a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b4c:	6823      	ldr	r3, [r4, #0]
 8002b4e:	055b      	lsls	r3, r3, #21
 8002b50:	f57f af62 	bpl.w	8002a18 <HAL_RCC_OscConfig+0x118>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b54:	f7ff f99e 	bl	8001e94 <HAL_GetTick>
 8002b58:	1bc0      	subs	r0, r0, r7
 8002b5a:	2802      	cmp	r0, #2
 8002b5c:	d9f6      	bls.n	8002b4c <HAL_RCC_OscConfig+0x24c>
 8002b5e:	e773      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
 8002b60:	40021000 	.word	0x40021000
 8002b64:	080067b1 	.word	0x080067b1
 8002b68:	20000000 	.word	0x20000000
 8002b6c:	20000008 	.word	0x20000008
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b70:	696b      	ldr	r3, [r5, #20]
 8002b72:	b19b      	cbz	r3, 8002b9c <HAL_RCC_OscConfig+0x29c>
      __HAL_RCC_LSI_ENABLE();
 8002b74:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002b78:	f043 0301 	orr.w	r3, r3, #1
 8002b7c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002b80:	f7ff f988 	bl	8001e94 <HAL_GetTick>
 8002b84:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b86:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002b8a:	079a      	lsls	r2, r3, #30
 8002b8c:	f53f af48 	bmi.w	8002a20 <HAL_RCC_OscConfig+0x120>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b90:	f7ff f980 	bl	8001e94 <HAL_GetTick>
 8002b94:	1bc0      	subs	r0, r0, r7
 8002b96:	2802      	cmp	r0, #2
 8002b98:	d9f5      	bls.n	8002b86 <HAL_RCC_OscConfig+0x286>
 8002b9a:	e755      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_LSI_DISABLE();
 8002b9c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002ba0:	f023 0301 	bic.w	r3, r3, #1
 8002ba4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002ba8:	f7ff f974 	bl	8001e94 <HAL_GetTick>
 8002bac:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bae:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002bb2:	079b      	lsls	r3, r3, #30
 8002bb4:	f57f af34 	bpl.w	8002a20 <HAL_RCC_OscConfig+0x120>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb8:	f7ff f96c 	bl	8001e94 <HAL_GetTick>
 8002bbc:	1bc0      	subs	r0, r0, r7
 8002bbe:	2802      	cmp	r0, #2
 8002bc0:	d9f5      	bls.n	8002bae <HAL_RCC_OscConfig+0x2ae>
 8002bc2:	e741      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002bc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002bc6:	00d8      	lsls	r0, r3, #3
 8002bc8:	d429      	bmi.n	8002c1e <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd0:	65a3      	str	r3, [r4, #88]	; 0x58
 8002bd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	9301      	str	r3, [sp, #4]
 8002bda:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002bdc:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002be0:	4f96      	ldr	r7, [pc, #600]	; (8002e3c <HAL_RCC_OscConfig+0x53c>)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	05d9      	lsls	r1, r3, #23
 8002be6:	d51d      	bpl.n	8002c24 <HAL_RCC_OscConfig+0x324>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be8:	68ab      	ldr	r3, [r5, #8]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d12b      	bne.n	8002c46 <HAL_RCC_OscConfig+0x346>
 8002bee:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002bfa:	f7ff f94b 	bl	8001e94 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfe:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002c02:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c04:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002c08:	079b      	lsls	r3, r3, #30
 8002c0a:	d542      	bpl.n	8002c92 <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 8002c0c:	f1b8 0f00 	cmp.w	r8, #0
 8002c10:	f43f af0a 	beq.w	8002a28 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c14:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002c16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c1a:	65a3      	str	r3, [r4, #88]	; 0x58
 8002c1c:	e704      	b.n	8002a28 <HAL_RCC_OscConfig+0x128>
    FlagStatus       pwrclkchanged = RESET;
 8002c1e:	f04f 0800 	mov.w	r8, #0
 8002c22:	e7dd      	b.n	8002be0 <HAL_RCC_OscConfig+0x2e0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c2a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002c2c:	f7ff f932 	bl	8001e94 <HAL_GetTick>
 8002c30:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	05da      	lsls	r2, r3, #23
 8002c36:	d4d7      	bmi.n	8002be8 <HAL_RCC_OscConfig+0x2e8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c38:	f7ff f92c 	bl	8001e94 <HAL_GetTick>
 8002c3c:	eba0 0009 	sub.w	r0, r0, r9
 8002c40:	2802      	cmp	r0, #2
 8002c42:	d9f6      	bls.n	8002c32 <HAL_RCC_OscConfig+0x332>
 8002c44:	e700      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c46:	2b05      	cmp	r3, #5
 8002c48:	d106      	bne.n	8002c58 <HAL_RCC_OscConfig+0x358>
 8002c4a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002c4e:	f043 0304 	orr.w	r3, r3, #4
 8002c52:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002c56:	e7ca      	b.n	8002bee <HAL_RCC_OscConfig+0x2ee>
 8002c58:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002c5c:	f022 0201 	bic.w	r2, r2, #1
 8002c60:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002c64:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002c68:	f022 0204 	bic.w	r2, r2, #4
 8002c6c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d1c2      	bne.n	8002bfa <HAL_RCC_OscConfig+0x2fa>
      tickstart = HAL_GetTick();
 8002c74:	f7ff f90e 	bl	8001e94 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c78:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002c7c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c7e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002c82:	0798      	lsls	r0, r3, #30
 8002c84:	d5c2      	bpl.n	8002c0c <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c86:	f7ff f905 	bl	8001e94 <HAL_GetTick>
 8002c8a:	1bc0      	subs	r0, r0, r7
 8002c8c:	4548      	cmp	r0, r9
 8002c8e:	d9f6      	bls.n	8002c7e <HAL_RCC_OscConfig+0x37e>
 8002c90:	e6da      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c92:	f7ff f8ff 	bl	8001e94 <HAL_GetTick>
 8002c96:	1bc0      	subs	r0, r0, r7
 8002c98:	4548      	cmp	r0, r9
 8002c9a:	d9b3      	bls.n	8002c04 <HAL_RCC_OscConfig+0x304>
 8002c9c:	e6d4      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002c9e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002ca0:	b19b      	cbz	r3, 8002cca <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_HSI48_ENABLE();
 8002ca2:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002cae:	f7ff f8f1 	bl	8001e94 <HAL_GetTick>
 8002cb2:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002cb4:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002cb8:	079a      	lsls	r2, r3, #30
 8002cba:	f53f aeb9 	bmi.w	8002a30 <HAL_RCC_OscConfig+0x130>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cbe:	f7ff f8e9 	bl	8001e94 <HAL_GetTick>
 8002cc2:	1bc0      	subs	r0, r0, r7
 8002cc4:	2802      	cmp	r0, #2
 8002cc6:	d9f5      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x3b4>
 8002cc8:	e6be      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
      __HAL_RCC_HSI48_DISABLE();
 8002cca:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002cce:	f023 0301 	bic.w	r3, r3, #1
 8002cd2:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002cd6:	f7ff f8dd 	bl	8001e94 <HAL_GetTick>
 8002cda:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002cdc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 8002ce0:	079b      	lsls	r3, r3, #30
 8002ce2:	f57f aea5 	bpl.w	8002a30 <HAL_RCC_OscConfig+0x130>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ce6:	f7ff f8d5 	bl	8001e94 <HAL_GetTick>
 8002cea:	1bc0      	subs	r0, r0, r7
 8002cec:	2802      	cmp	r0, #2
 8002cee:	d9f5      	bls.n	8002cdc <HAL_RCC_OscConfig+0x3dc>
 8002cf0:	e6aa      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	f040 8088 	bne.w	8002e08 <HAL_RCC_OscConfig+0x508>
      pll_config = RCC->PLLCFGR;
 8002cf8:	68e3      	ldr	r3, [r4, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfa:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002cfc:	f003 0103 	and.w	r1, r3, #3
 8002d00:	4291      	cmp	r1, r2
 8002d02:	d122      	bne.n	8002d4a <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d04:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002d06:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002d0a:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d0c:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002d10:	d11b      	bne.n	8002d4a <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d12:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8002d14:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002d18:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002d1c:	d115      	bne.n	8002d4a <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d1e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8002d20:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d24:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8002d28:	d10f      	bne.n	8002d4a <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d2a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002d2c:	0852      	lsrs	r2, r2, #1
 8002d2e:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8002d32:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d34:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8002d38:	d107      	bne.n	8002d4a <HAL_RCC_OscConfig+0x44a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d3a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002d3c:	0852      	lsrs	r2, r2, #1
 8002d3e:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8002d42:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d44:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8002d48:	d045      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x4d6>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d4a:	2e0c      	cmp	r6, #12
 8002d4c:	f43f addc 	beq.w	8002908 <HAL_RCC_OscConfig+0x8>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	015e      	lsls	r6, r3, #5
 8002d54:	f53f add8 	bmi.w	8002908 <HAL_RCC_OscConfig+0x8>
            __HAL_RCC_PLL_DISABLE();
 8002d58:	6823      	ldr	r3, [r4, #0]
 8002d5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d5e:	6023      	str	r3, [r4, #0]
            tickstart = HAL_GetTick();
 8002d60:	f7ff f898 	bl	8001e94 <HAL_GetTick>
 8002d64:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d66:	6823      	ldr	r3, [r4, #0]
 8002d68:	0198      	lsls	r0, r3, #6
 8002d6a:	d42e      	bmi.n	8002dca <HAL_RCC_OscConfig+0x4ca>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d6c:	68e2      	ldr	r2, [r4, #12]
 8002d6e:	4b34      	ldr	r3, [pc, #208]	; (8002e40 <HAL_RCC_OscConfig+0x540>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002d74:	4313      	orrs	r3, r2
 8002d76:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002d78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002d7c:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002d7e:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8002d82:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002d84:	3a01      	subs	r2, #1
 8002d86:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002d8a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002d8c:	0852      	lsrs	r2, r2, #1
 8002d8e:	3a01      	subs	r2, #1
 8002d90:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002d94:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002d96:	0852      	lsrs	r2, r2, #1
 8002d98:	3a01      	subs	r2, #1
 8002d9a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002d9e:	60e3      	str	r3, [r4, #12]
            __HAL_RCC_PLL_ENABLE();
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002da6:	6023      	str	r3, [r4, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002da8:	68e3      	ldr	r3, [r4, #12]
 8002daa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dae:	60e3      	str	r3, [r4, #12]
            tickstart = HAL_GetTick();
 8002db0:	f7ff f870 	bl	8001e94 <HAL_GetTick>
 8002db4:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002db6:	6823      	ldr	r3, [r4, #0]
 8002db8:	0199      	lsls	r1, r3, #6
 8002dba:	f53f ae3d 	bmi.w	8002a38 <HAL_RCC_OscConfig+0x138>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dbe:	f7ff f869 	bl	8001e94 <HAL_GetTick>
 8002dc2:	1b40      	subs	r0, r0, r5
 8002dc4:	2802      	cmp	r0, #2
 8002dc6:	d9f6      	bls.n	8002db6 <HAL_RCC_OscConfig+0x4b6>
 8002dc8:	e63e      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dca:	f7ff f863 	bl	8001e94 <HAL_GetTick>
 8002dce:	1b80      	subs	r0, r0, r6
 8002dd0:	2802      	cmp	r0, #2
 8002dd2:	d9c8      	bls.n	8002d66 <HAL_RCC_OscConfig+0x466>
 8002dd4:	e638      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dd6:	6823      	ldr	r3, [r4, #0]
 8002dd8:	019a      	lsls	r2, r3, #6
 8002dda:	f53f ae2d 	bmi.w	8002a38 <HAL_RCC_OscConfig+0x138>
          __HAL_RCC_PLL_ENABLE();
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002de4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002de6:	68e3      	ldr	r3, [r4, #12]
 8002de8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dec:	60e3      	str	r3, [r4, #12]
          tickstart = HAL_GetTick();
 8002dee:	f7ff f851 	bl	8001e94 <HAL_GetTick>
 8002df2:	4605      	mov	r5, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df4:	6823      	ldr	r3, [r4, #0]
 8002df6:	019b      	lsls	r3, r3, #6
 8002df8:	f53f ae1e 	bmi.w	8002a38 <HAL_RCC_OscConfig+0x138>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfc:	f7ff f84a 	bl	8001e94 <HAL_GetTick>
 8002e00:	1b40      	subs	r0, r0, r5
 8002e02:	2802      	cmp	r0, #2
 8002e04:	d9f6      	bls.n	8002df4 <HAL_RCC_OscConfig+0x4f4>
 8002e06:	e61f      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e08:	2e0c      	cmp	r6, #12
 8002e0a:	f43f ad7d 	beq.w	8002908 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_PLL_DISABLE();
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e14:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002e16:	f7ff f83d 	bl	8001e94 <HAL_GetTick>
 8002e1a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8002e22:	d104      	bne.n	8002e2e <HAL_RCC_OscConfig+0x52e>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002e24:	68e1      	ldr	r1, [r4, #12]
 8002e26:	4a07      	ldr	r2, [pc, #28]	; (8002e44 <HAL_RCC_OscConfig+0x544>)
 8002e28:	400a      	ands	r2, r1
 8002e2a:	60e2      	str	r2, [r4, #12]
 8002e2c:	e604      	b.n	8002a38 <HAL_RCC_OscConfig+0x138>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2e:	f7ff f831 	bl	8001e94 <HAL_GetTick>
 8002e32:	1b40      	subs	r0, r0, r5
 8002e34:	2802      	cmp	r0, #2
 8002e36:	d9f1      	bls.n	8002e1c <HAL_RCC_OscConfig+0x51c>
 8002e38:	e606      	b.n	8002a48 <HAL_RCC_OscConfig+0x148>
 8002e3a:	bf00      	nop
 8002e3c:	40007000 	.word	0x40007000
 8002e40:	019d808c 	.word	0x019d808c
 8002e44:	feeefffc 	.word	0xfeeefffc

08002e48 <HAL_RCC_ClockConfig>:
{
 8002e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e4c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002e4e:	4604      	mov	r4, r0
 8002e50:	b910      	cbnz	r0, 8002e58 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002e52:	2001      	movs	r0, #1
}
 8002e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e58:	4a4b      	ldr	r2, [pc, #300]	; (8002f88 <HAL_RCC_ClockConfig+0x140>)
 8002e5a:	6813      	ldr	r3, [r2, #0]
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	428b      	cmp	r3, r1
 8002e62:	d32c      	bcc.n	8002ebe <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e64:	6820      	ldr	r0, [r4, #0]
 8002e66:	0786      	lsls	r6, r0, #30
 8002e68:	d434      	bmi.n	8002ed4 <HAL_RCC_ClockConfig+0x8c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e6a:	07c1      	lsls	r1, r0, #31
 8002e6c:	d43f      	bmi.n	8002eee <HAL_RCC_ClockConfig+0xa6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6e:	6821      	ldr	r1, [r4, #0]
 8002e70:	078a      	lsls	r2, r1, #30
 8002e72:	d468      	bmi.n	8002f46 <HAL_RCC_ClockConfig+0xfe>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e74:	4a44      	ldr	r2, [pc, #272]	; (8002f88 <HAL_RCC_ClockConfig+0x140>)
 8002e76:	6813      	ldr	r3, [r2, #0]
 8002e78:	f003 0307 	and.w	r3, r3, #7
 8002e7c:	42ab      	cmp	r3, r5
 8002e7e:	d86f      	bhi.n	8002f60 <HAL_RCC_ClockConfig+0x118>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e80:	f011 0f04 	tst.w	r1, #4
 8002e84:	4d41      	ldr	r5, [pc, #260]	; (8002f8c <HAL_RCC_ClockConfig+0x144>)
 8002e86:	d177      	bne.n	8002f78 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e88:	070b      	lsls	r3, r1, #28
 8002e8a:	d506      	bpl.n	8002e9a <HAL_RCC_ClockConfig+0x52>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e8c:	68ab      	ldr	r3, [r5, #8]
 8002e8e:	6922      	ldr	r2, [r4, #16]
 8002e90:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002e94:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002e98:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e9a:	f7ff fce3 	bl	8002864 <HAL_RCC_GetSysClockFreq>
 8002e9e:	68ab      	ldr	r3, [r5, #8]
 8002ea0:	4a3b      	ldr	r2, [pc, #236]	; (8002f90 <HAL_RCC_ClockConfig+0x148>)
 8002ea2:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002ea6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002eaa:	5cd3      	ldrb	r3, [r2, r3]
 8002eac:	f003 031f 	and.w	r3, r3, #31
 8002eb0:	40d8      	lsrs	r0, r3
 8002eb2:	4b38      	ldr	r3, [pc, #224]	; (8002f94 <HAL_RCC_ClockConfig+0x14c>)
 8002eb4:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8002eb6:	4b38      	ldr	r3, [pc, #224]	; (8002f98 <HAL_RCC_ClockConfig+0x150>)
 8002eb8:	6818      	ldr	r0, [r3, #0]
 8002eba:	f7fe bfa9 	b.w	8001e10 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	6813      	ldr	r3, [r2, #0]
 8002ec0:	f023 0307 	bic.w	r3, r3, #7
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec8:	6813      	ldr	r3, [r2, #0]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	428b      	cmp	r3, r1
 8002ed0:	d1bf      	bne.n	8002e52 <HAL_RCC_ClockConfig+0xa>
 8002ed2:	e7c7      	b.n	8002e64 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ed4:	4a2d      	ldr	r2, [pc, #180]	; (8002f8c <HAL_RCC_ClockConfig+0x144>)
 8002ed6:	68a6      	ldr	r6, [r4, #8]
 8002ed8:	6891      	ldr	r1, [r2, #8]
 8002eda:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 8002ede:	428e      	cmp	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee0:	bf81      	itttt	hi
 8002ee2:	6893      	ldrhi	r3, [r2, #8]
 8002ee4:	f023 03f0 	bichi.w	r3, r3, #240	; 0xf0
 8002ee8:	4333      	orrhi	r3, r6
 8002eea:	6093      	strhi	r3, [r2, #8]
 8002eec:	e7bd      	b.n	8002e6a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002eee:	6862      	ldr	r2, [r4, #4]
 8002ef0:	4e26      	ldr	r6, [pc, #152]	; (8002f8c <HAL_RCC_ClockConfig+0x144>)
 8002ef2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef4:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ef6:	d11a      	bne.n	8002f2e <HAL_RCC_ClockConfig+0xe6>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ef8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002efc:	d0a9      	beq.n	8002e52 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002efe:	68b3      	ldr	r3, [r6, #8]
 8002f00:	f023 0303 	bic.w	r3, r3, #3
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002f08:	f7fe ffc4 	bl	8001e94 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f0c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002f10:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f12:	68b3      	ldr	r3, [r6, #8]
 8002f14:	6862      	ldr	r2, [r4, #4]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002f1e:	d0a6      	beq.n	8002e6e <HAL_RCC_ClockConfig+0x26>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f20:	f7fe ffb8 	bl	8001e94 <HAL_GetTick>
 8002f24:	1bc0      	subs	r0, r0, r7
 8002f26:	4540      	cmp	r0, r8
 8002f28:	d9f3      	bls.n	8002f12 <HAL_RCC_ClockConfig+0xca>
        return HAL_TIMEOUT;
 8002f2a:	2003      	movs	r0, #3
 8002f2c:	e792      	b.n	8002e54 <HAL_RCC_ClockConfig+0xc>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f2e:	2a02      	cmp	r2, #2
 8002f30:	d102      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xf0>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f32:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002f36:	e7e1      	b.n	8002efc <HAL_RCC_ClockConfig+0xb4>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f38:	b912      	cbnz	r2, 8002f40 <HAL_RCC_ClockConfig+0xf8>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f3a:	f013 0f02 	tst.w	r3, #2
 8002f3e:	e7dd      	b.n	8002efc <HAL_RCC_ClockConfig+0xb4>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f40:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002f44:	e7da      	b.n	8002efc <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002f46:	4a11      	ldr	r2, [pc, #68]	; (8002f8c <HAL_RCC_ClockConfig+0x144>)
 8002f48:	68a6      	ldr	r6, [r4, #8]
 8002f4a:	6890      	ldr	r0, [r2, #8]
 8002f4c:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 8002f50:	4286      	cmp	r6, r0
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f52:	bf3f      	itttt	cc
 8002f54:	6893      	ldrcc	r3, [r2, #8]
 8002f56:	f023 03f0 	biccc.w	r3, r3, #240	; 0xf0
 8002f5a:	4333      	orrcc	r3, r6
 8002f5c:	6093      	strcc	r3, [r2, #8]
 8002f5e:	e789      	b.n	8002e74 <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f60:	6813      	ldr	r3, [r2, #0]
 8002f62:	f023 0307 	bic.w	r3, r3, #7
 8002f66:	432b      	orrs	r3, r5
 8002f68:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6a:	6813      	ldr	r3, [r2, #0]
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	42ab      	cmp	r3, r5
 8002f72:	f47f af6e 	bne.w	8002e52 <HAL_RCC_ClockConfig+0xa>
 8002f76:	e783      	b.n	8002e80 <HAL_RCC_ClockConfig+0x38>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f78:	68ab      	ldr	r3, [r5, #8]
 8002f7a:	68e2      	ldr	r2, [r4, #12]
 8002f7c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60ab      	str	r3, [r5, #8]
 8002f84:	e780      	b.n	8002e88 <HAL_RCC_ClockConfig+0x40>
 8002f86:	bf00      	nop
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	080067b1 	.word	0x080067b1
 8002f94:	20000000 	.word	0x20000000
 8002f98:	20000008 	.word	0x20000008

08002f9c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f9c:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002f9e:	4a06      	ldr	r2, [pc, #24]	; (8002fb8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002fa6:	5cd3      	ldrb	r3, [r2, r3]
 8002fa8:	4a04      	ldr	r2, [pc, #16]	; (8002fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002faa:	6810      	ldr	r0, [r2, #0]
 8002fac:	f003 031f 	and.w	r3, r3, #31
}
 8002fb0:	40d8      	lsrs	r0, r3
 8002fb2:	4770      	bx	lr
 8002fb4:	40021000 	.word	0x40021000
 8002fb8:	080067c1 	.word	0x080067c1
 8002fbc:	20000000 	.word	0x20000000

08002fc0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002fc2:	4a06      	ldr	r2, [pc, #24]	; (8002fdc <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002fca:	5cd3      	ldrb	r3, [r2, r3]
 8002fcc:	4a04      	ldr	r2, [pc, #16]	; (8002fe0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fce:	6810      	ldr	r0, [r2, #0]
 8002fd0:	f003 031f 	and.w	r3, r3, #31
}
 8002fd4:	40d8      	lsrs	r0, r3
 8002fd6:	4770      	bx	lr
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	080067c1 	.word	0x080067c1
 8002fe0:	20000000 	.word	0x20000000

08002fe4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fe6:	4c43      	ldr	r4, [pc, #268]	; (80030f4 <RCCEx_PLLSAI1_Config+0x110>)
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002fe8:	6803      	ldr	r3, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fea:	68e2      	ldr	r2, [r4, #12]
{
 8002fec:	4605      	mov	r5, r0
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002fee:	0790      	lsls	r0, r2, #30
{
 8002ff0:	460e      	mov	r6, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ff2:	d039      	beq.n	8003068 <RCCEx_PLLSAI1_Config+0x84>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ff4:	68e2      	ldr	r2, [r4, #12]
 8002ff6:	f002 0203 	and.w	r2, r2, #3
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d177      	bne.n	80030ee <RCCEx_PLLSAI1_Config+0x10a>
       ||
 8002ffe:	2a00      	cmp	r2, #0
 8003000:	d075      	beq.n	80030ee <RCCEx_PLLSAI1_Config+0x10a>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003002:	68e3      	ldr	r3, [r4, #12]
       ||
 8003004:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003006:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800300a:	3301      	adds	r3, #1
       ||
 800300c:	4293      	cmp	r3, r2
 800300e:	d16e      	bne.n	80030ee <RCCEx_PLLSAI1_Config+0x10a>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003010:	6823      	ldr	r3, [r4, #0]
 8003012:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003016:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003018:	f7fe ff3c 	bl	8001e94 <HAL_GetTick>
 800301c:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800301e:	6823      	ldr	r3, [r4, #0]
 8003020:	011a      	lsls	r2, r3, #4
 8003022:	d440      	bmi.n	80030a6 <RCCEx_PLLSAI1_Config+0xc2>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003024:	68ab      	ldr	r3, [r5, #8]
 8003026:	0218      	lsls	r0, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 8003028:	2e00      	cmp	r6, #0
 800302a:	d043      	beq.n	80030b4 <RCCEx_PLLSAI1_Config+0xd0>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800302c:	2e01      	cmp	r6, #1
 800302e:	d14c      	bne.n	80030ca <RCCEx_PLLSAI1_Config+0xe6>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003030:	692a      	ldr	r2, [r5, #16]
 8003032:	6921      	ldr	r1, [r4, #16]
 8003034:	0852      	lsrs	r2, r2, #1
 8003036:	1e53      	subs	r3, r2, #1
 8003038:	f421 02c0 	bic.w	r2, r1, #6291456	; 0x600000
 800303c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003040:	4302      	orrs	r2, r0
 8003042:	ea42 5243 	orr.w	r2, r2, r3, lsl #21
 8003046:	6122      	str	r2, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800304e:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003050:	f7fe ff20 	bl	8001e94 <HAL_GetTick>
 8003054:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003056:	6823      	ldr	r3, [r4, #0]
 8003058:	011b      	lsls	r3, r3, #4
 800305a:	d542      	bpl.n	80030e2 <RCCEx_PLLSAI1_Config+0xfe>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800305c:	6923      	ldr	r3, [r4, #16]
 800305e:	69aa      	ldr	r2, [r5, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	6123      	str	r3, [r4, #16]
 8003064:	2000      	movs	r0, #0
      }
    }
  }

  return status;
 8003066:	e024      	b.n	80030b2 <RCCEx_PLLSAI1_Config+0xce>
    switch(PllSai1->PLLSAI1Source)
 8003068:	2b02      	cmp	r3, #2
 800306a:	d011      	beq.n	8003090 <RCCEx_PLLSAI1_Config+0xac>
 800306c:	2b03      	cmp	r3, #3
 800306e:	d013      	beq.n	8003098 <RCCEx_PLLSAI1_Config+0xb4>
 8003070:	2b01      	cmp	r3, #1
 8003072:	d13c      	bne.n	80030ee <RCCEx_PLLSAI1_Config+0x10a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003074:	6822      	ldr	r2, [r4, #0]
 8003076:	f012 0f02 	tst.w	r2, #2
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800307a:	d038      	beq.n	80030ee <RCCEx_PLLSAI1_Config+0x10a>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800307c:	68e0      	ldr	r0, [r4, #12]
 800307e:	686a      	ldr	r2, [r5, #4]
 8003080:	f020 0073 	bic.w	r0, r0, #115	; 0x73
 8003084:	3a01      	subs	r2, #1
 8003086:	4318      	orrs	r0, r3
 8003088:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800308c:	60e0      	str	r0, [r4, #12]
  if(status == HAL_OK)
 800308e:	e7bf      	b.n	8003010 <RCCEx_PLLSAI1_Config+0x2c>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003090:	6822      	ldr	r2, [r4, #0]
 8003092:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003096:	e7f0      	b.n	800307a <RCCEx_PLLSAI1_Config+0x96>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003098:	6822      	ldr	r2, [r4, #0]
 800309a:	0391      	lsls	r1, r2, #14
 800309c:	d4ee      	bmi.n	800307c <RCCEx_PLLSAI1_Config+0x98>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800309e:	6822      	ldr	r2, [r4, #0]
 80030a0:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80030a4:	e7e9      	b.n	800307a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030a6:	f7fe fef5 	bl	8001e94 <HAL_GetTick>
 80030aa:	1bc0      	subs	r0, r0, r7
 80030ac:	2802      	cmp	r0, #2
 80030ae:	d9b6      	bls.n	800301e <RCCEx_PLLSAI1_Config+0x3a>
        status = HAL_TIMEOUT;
 80030b0:	2003      	movs	r0, #3
}
 80030b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030b4:	6922      	ldr	r2, [r4, #16]
 80030b6:	68eb      	ldr	r3, [r5, #12]
 80030b8:	ea40 63c3 	orr.w	r3, r0, r3, lsl #27
 80030bc:	f022 4078 	bic.w	r0, r2, #4160749568	; 0xf8000000
 80030c0:	f420 40fe 	bic.w	r0, r0, #32512	; 0x7f00
 80030c4:	4303      	orrs	r3, r0
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80030c6:	6123      	str	r3, [r4, #16]
 80030c8:	e7be      	b.n	8003048 <RCCEx_PLLSAI1_Config+0x64>
 80030ca:	696b      	ldr	r3, [r5, #20]
 80030cc:	6922      	ldr	r2, [r4, #16]
 80030ce:	085b      	lsrs	r3, r3, #1
 80030d0:	1e59      	subs	r1, r3, #1
 80030d2:	f022 63c0 	bic.w	r3, r2, #100663296	; 0x6000000
 80030d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80030da:	4303      	orrs	r3, r0
 80030dc:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 80030e0:	e7f1      	b.n	80030c6 <RCCEx_PLLSAI1_Config+0xe2>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030e2:	f7fe fed7 	bl	8001e94 <HAL_GetTick>
 80030e6:	1b80      	subs	r0, r0, r6
 80030e8:	2802      	cmp	r0, #2
 80030ea:	d9b4      	bls.n	8003056 <RCCEx_PLLSAI1_Config+0x72>
 80030ec:	e7e0      	b.n	80030b0 <RCCEx_PLLSAI1_Config+0xcc>
      status = HAL_ERROR;
 80030ee:	2001      	movs	r0, #1
 80030f0:	e7df      	b.n	80030b2 <RCCEx_PLLSAI1_Config+0xce>
 80030f2:	bf00      	nop
 80030f4:	40021000 	.word	0x40021000

080030f8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80030f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80030fc:	6805      	ldr	r5, [r0, #0]
 80030fe:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
{
 8003102:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003104:	d009      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x22>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003106:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003108:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800310c:	d035      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x82>
 800310e:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8003112:	d037      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8003114:	2900      	cmp	r1, #0
 8003116:	d040      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003118:	2501      	movs	r5, #1
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800311a:	6823      	ldr	r3, [r4, #0]
 800311c:	039e      	lsls	r6, r3, #14
 800311e:	d551      	bpl.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003120:	4e95      	ldr	r6, [pc, #596]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003122:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8003124:	00d8      	lsls	r0, r3, #3
 8003126:	d43f      	bmi.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003128:	6db3      	ldr	r3, [r6, #88]	; 0x58
 800312a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800312e:	65b3      	str	r3, [r6, #88]	; 0x58
 8003130:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8003132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800313a:	2701      	movs	r7, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800313c:	f8df 823c 	ldr.w	r8, [pc, #572]	; 800337c <HAL_RCCEx_PeriphCLKConfig+0x284>
 8003140:	f8d8 3000 	ldr.w	r3, [r8]
 8003144:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003148:	f8c8 3000 	str.w	r3, [r8]
    tickstart = HAL_GetTick();
 800314c:	f7fe fea2 	bl	8001e94 <HAL_GetTick>
 8003150:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003152:	f8d8 3000 	ldr.w	r3, [r8]
 8003156:	05d9      	lsls	r1, r3, #23
 8003158:	d528      	bpl.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0xb4>
    if(ret == HAL_OK)
 800315a:	bb75      	cbnz	r5, 80031ba <HAL_RCCEx_PeriphCLKConfig+0xc2>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800315c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003160:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003164:	f040 80c7 	bne.w	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003168:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800316c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800316e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003172:	4313      	orrs	r3, r2
 8003174:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
 8003178:	e01f      	b.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0xc2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800317a:	4a7f      	ldr	r2, [pc, #508]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800317c:	68d3      	ldr	r3, [r2, #12]
 800317e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003182:	60d3      	str	r3, [r2, #12]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003184:	4a7c      	ldr	r2, [pc, #496]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003186:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003188:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800318c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003190:	430b      	orrs	r3, r1
 8003192:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003196:	2500      	movs	r5, #0
 8003198:	e7bf      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x22>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800319a:	3004      	adds	r0, #4
 800319c:	f7ff ff22 	bl	8002fe4 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 80031a0:	4605      	mov	r5, r0
 80031a2:	2800      	cmp	r0, #0
 80031a4:	d1b9      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x22>
 80031a6:	e7ed      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    FlagStatus       pwrclkchanged = RESET;
 80031a8:	2700      	movs	r7, #0
 80031aa:	e7c7      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x44>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ac:	f7fe fe72 	bl	8001e94 <HAL_GetTick>
 80031b0:	eba0 0009 	sub.w	r0, r0, r9
 80031b4:	2802      	cmp	r0, #2
 80031b6:	d9cc      	bls.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = HAL_TIMEOUT;
 80031b8:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80031ba:	b11f      	cbz	r7, 80031c4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031bc:	6db3      	ldr	r3, [r6, #88]	; 0x58
 80031be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031c2:	65b3      	str	r3, [r6, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031c4:	6823      	ldr	r3, [r4, #0]
 80031c6:	07df      	lsls	r7, r3, #31
 80031c8:	d508      	bpl.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ca:	496b      	ldr	r1, [pc, #428]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031cc:	6a20      	ldr	r0, [r4, #32]
 80031ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031d2:	f022 0203 	bic.w	r2, r2, #3
 80031d6:	4302      	orrs	r2, r0
 80031d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031dc:	079e      	lsls	r6, r3, #30
 80031de:	d508      	bpl.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031e0:	4965      	ldr	r1, [pc, #404]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80031e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031e8:	f022 020c 	bic.w	r2, r2, #12
 80031ec:	4302      	orrs	r2, r0
 80031ee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80031f2:	0698      	lsls	r0, r3, #26
 80031f4:	d508      	bpl.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80031f6:	4960      	ldr	r1, [pc, #384]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031f8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80031fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031fe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003202:	4302      	orrs	r2, r0
 8003204:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003208:	0599      	lsls	r1, r3, #22
 800320a:	d508      	bpl.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800320c:	495a      	ldr	r1, [pc, #360]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800320e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003210:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003214:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003218:	4302      	orrs	r2, r0
 800321a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800321e:	055a      	lsls	r2, r3, #21
 8003220:	d508      	bpl.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003222:	4955      	ldr	r1, [pc, #340]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003224:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003226:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800322a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800322e:	4302      	orrs	r2, r0
 8003230:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003234:	065f      	lsls	r7, r3, #25
 8003236:	d508      	bpl.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003238:	494f      	ldr	r1, [pc, #316]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800323a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800323c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003240:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003244:	4302      	orrs	r2, r0
 8003246:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800324a:	05de      	lsls	r6, r3, #23
 800324c:	d508      	bpl.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800324e:	494a      	ldr	r1, [pc, #296]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003250:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003252:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003256:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800325a:	4302      	orrs	r2, r0
 800325c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003260:	0498      	lsls	r0, r3, #18
 8003262:	d50f      	bpl.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003264:	4a44      	ldr	r2, [pc, #272]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003266:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003268:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800326c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003270:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003272:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003276:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800327a:	d166      	bne.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x252>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800327c:	68d3      	ldr	r3, [r2, #12]
 800327e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003282:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003284:	6823      	ldr	r3, [r4, #0]
 8003286:	0359      	lsls	r1, r3, #13
 8003288:	d50f      	bpl.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800328a:	4a3b      	ldr	r2, [pc, #236]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800328c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800328e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003292:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003296:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003298:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800329c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032a0:	d15e      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x268>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032a2:	68d3      	ldr	r3, [r2, #12]
 80032a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032a8:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032aa:	6823      	ldr	r3, [r4, #0]
 80032ac:	045a      	lsls	r2, r3, #17
 80032ae:	d512      	bpl.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032b0:	4931      	ldr	r1, [pc, #196]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032b2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80032b4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80032b8:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80032bc:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032be:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80032c6:	d106      	bne.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80032c8:	2102      	movs	r1, #2
 80032ca:	1d20      	adds	r0, r4, #4
 80032cc:	f7ff fe8a 	bl	8002fe4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80032d0:	2800      	cmp	r0, #0
 80032d2:	bf18      	it	ne
 80032d4:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	041b      	lsls	r3, r3, #16
 80032da:	d508      	bpl.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80032dc:	4a26      	ldr	r2, [pc, #152]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032de:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80032e0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80032e8:	430b      	orrs	r3, r1
 80032ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 80032ee:	4628      	mov	r0, r5
 80032f0:	b003      	add	sp, #12
 80032f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032f6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80032f8:	4293      	cmp	r3, r2
 80032fa:	f43f af35 	beq.w	8003168 <HAL_RCCEx_PeriphCLKConfig+0x70>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032fe:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8003302:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8003306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800330a:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800330e:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003312:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800331a:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 800331c:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8003320:	f8c6 1090 	str.w	r1, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003324:	f57f af20 	bpl.w	8003168 <HAL_RCCEx_PeriphCLKConfig+0x70>
        tickstart = HAL_GetTick();
 8003328:	f7fe fdb4 	bl	8001e94 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800332c:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003330:	4680      	mov	r8, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003332:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8003336:	079b      	lsls	r3, r3, #30
 8003338:	f53f af16 	bmi.w	8003168 <HAL_RCCEx_PeriphCLKConfig+0x70>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333c:	f7fe fdaa 	bl	8001e94 <HAL_GetTick>
 8003340:	eba0 0008 	sub.w	r0, r0, r8
 8003344:	4548      	cmp	r0, r9
 8003346:	d9f4      	bls.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x23a>
 8003348:	e736      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800334a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800334e:	d199      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x18c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003350:	2101      	movs	r1, #1
 8003352:	1d20      	adds	r0, r4, #4
 8003354:	f7ff fe46 	bl	8002fe4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8003358:	2800      	cmp	r0, #0
 800335a:	bf18      	it	ne
 800335c:	4605      	movne	r5, r0
 800335e:	e791      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003360:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003364:	d1a1      	bne.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003366:	2101      	movs	r1, #1
 8003368:	1d20      	adds	r0, r4, #4
 800336a:	f7ff fe3b 	bl	8002fe4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800336e:	2800      	cmp	r0, #0
 8003370:	bf18      	it	ne
 8003372:	4605      	movne	r5, r0
 8003374:	e799      	b.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003376:	bf00      	nop
 8003378:	40021000 	.word	0x40021000
 800337c:	40007000 	.word	0x40007000

08003380 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003380:	b570      	push	{r4, r5, r6, lr}
 8003382:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003384:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003386:	6921      	ldr	r1, [r4, #16]
 8003388:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800338a:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800338c:	69c0      	ldr	r0, [r0, #28]
 800338e:	430a      	orrs	r2, r1
 8003390:	6961      	ldr	r1, [r4, #20]
 8003392:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003394:	4967      	ldr	r1, [pc, #412]	; (8003534 <UART_SetConfig+0x1b4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003396:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003398:	4029      	ands	r1, r5
 800339a:	430a      	orrs	r2, r1
 800339c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	68e1      	ldr	r1, [r4, #12]
 80033a2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033aa:	4a63      	ldr	r2, [pc, #396]	; (8003538 <UART_SetConfig+0x1b8>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80033ac:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80033ae:	4293      	cmp	r3, r2
  {
    tmpreg |= huart->Init.OneBitSampling;
 80033b0:	bf1c      	itt	ne
 80033b2:	6a22      	ldrne	r2, [r4, #32]
 80033b4:	4311      	orrne	r1, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80033bc:	430a      	orrs	r2, r1
 80033be:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033c0:	4a5e      	ldr	r2, [pc, #376]	; (800353c <UART_SetConfig+0x1bc>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d116      	bne.n	80033f4 <UART_SetConfig+0x74>
 80033c6:	4b5e      	ldr	r3, [pc, #376]	; (8003540 <UART_SetConfig+0x1c0>)
 80033c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033cc:	f003 0303 	and.w	r3, r3, #3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	f200 80a7 	bhi.w	8003526 <UART_SetConfig+0x1a6>
 80033d8:	4a5a      	ldr	r2, [pc, #360]	; (8003544 <UART_SetConfig+0x1c4>)
 80033da:	5cd3      	ldrb	r3, [r2, r3]
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033dc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80033e0:	d170      	bne.n	80034c4 <UART_SetConfig+0x144>
  {
    switch (clocksource)
 80033e2:	2b08      	cmp	r3, #8
 80033e4:	d820      	bhi.n	8003428 <UART_SetConfig+0xa8>
 80033e6:	e8df f003 	tbb	[pc, r3]
 80033ea:	a14f      	.short	0xa14f
 80033ec:	1f681f6b 	.word	0x1f681f6b
 80033f0:	1f1f      	.short	0x1f1f
 80033f2:	53          	.byte	0x53
 80033f3:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033f4:	4a54      	ldr	r2, [pc, #336]	; (8003548 <UART_SetConfig+0x1c8>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d106      	bne.n	8003408 <UART_SetConfig+0x88>
 80033fa:	4b51      	ldr	r3, [pc, #324]	; (8003540 <UART_SetConfig+0x1c0>)
 80033fc:	4a53      	ldr	r2, [pc, #332]	; (800354c <UART_SetConfig+0x1cc>)
 80033fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003402:	f003 030c 	and.w	r3, r3, #12
 8003406:	e7e8      	b.n	80033da <UART_SetConfig+0x5a>
 8003408:	4a4b      	ldr	r2, [pc, #300]	; (8003538 <UART_SetConfig+0x1b8>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d10c      	bne.n	8003428 <UART_SetConfig+0xa8>
 800340e:	4b4c      	ldr	r3, [pc, #304]	; (8003540 <UART_SetConfig+0x1c0>)
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003414:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003418:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800341c:	d017      	beq.n	800344e <UART_SetConfig+0xce>
 800341e:	d805      	bhi.n	800342c <UART_SetConfig+0xac>
 8003420:	b153      	cbz	r3, 8003438 <UART_SetConfig+0xb8>
 8003422:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003426:	d00f      	beq.n	8003448 <UART_SetConfig+0xc8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003428:	2001      	movs	r0, #1
 800342a:	e009      	b.n	8003440 <UART_SetConfig+0xc0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800342c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003430:	d1fa      	bne.n	8003428 <UART_SetConfig+0xa8>
        pclk = (uint32_t) LSE_VALUE;
 8003432:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003436:	e00b      	b.n	8003450 <UART_SetConfig+0xd0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003438:	f7ff fdb0 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800343c:	b940      	cbnz	r0, 8003450 <UART_SetConfig+0xd0>
 800343e:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003440:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8003442:	e9c4 3319 	strd	r3, r3, [r4, #100]	; 0x64

  return ret;
}
 8003446:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetSysClockFreq();
 8003448:	f7ff fa0c 	bl	8002864 <HAL_RCC_GetSysClockFreq>
        break;
 800344c:	e7f6      	b.n	800343c <UART_SetConfig+0xbc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800344e:	4840      	ldr	r0, [pc, #256]	; (8003550 <UART_SetConfig+0x1d0>)
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003450:	6862      	ldr	r2, [r4, #4]
 8003452:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003456:	4283      	cmp	r3, r0
 8003458:	d8e6      	bhi.n	8003428 <UART_SetConfig+0xa8>
 800345a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800345e:	d8e3      	bhi.n	8003428 <UART_SetConfig+0xa8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003460:	0851      	lsrs	r1, r2, #1
 8003462:	2500      	movs	r5, #0
 8003464:	468c      	mov	ip, r1
 8003466:	f44f 7680 	mov.w	r6, #256	; 0x100
 800346a:	4629      	mov	r1, r5
 800346c:	fbe0 c106 	umlal	ip, r1, r0, r6
 8003470:	462b      	mov	r3, r5
 8003472:	4660      	mov	r0, ip
 8003474:	f7fd fb98 	bl	8000ba8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003478:	4b36      	ldr	r3, [pc, #216]	; (8003554 <UART_SetConfig+0x1d4>)
 800347a:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800347e:	429a      	cmp	r2, r3
 8003480:	d8d2      	bhi.n	8003428 <UART_SetConfig+0xa8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	60d8      	str	r0, [r3, #12]
 8003486:	e7da      	b.n	800343e <UART_SetConfig+0xbe>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003488:	f7ff fd88 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800348c:	2800      	cmp	r0, #0
 800348e:	d0d6      	beq.n	800343e <UART_SetConfig+0xbe>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003490:	6862      	ldr	r2, [r4, #4]
 8003492:	0853      	lsrs	r3, r2, #1
 8003494:	eb03 0040 	add.w	r0, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003498:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800349c:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034a0:	f1a0 0210 	sub.w	r2, r0, #16
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d8bf      	bhi.n	8003428 <UART_SetConfig+0xa8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034a8:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 80034ac:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80034ae:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034b0:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 80034b4:	4318      	orrs	r0, r3
 80034b6:	60d0      	str	r0, [r2, #12]
 80034b8:	e7c1      	b.n	800343e <UART_SetConfig+0xbe>
        pclk = HAL_RCC_GetSysClockFreq();
 80034ba:	f7ff f9d3 	bl	8002864 <HAL_RCC_GetSysClockFreq>
        break;
 80034be:	e7e5      	b.n	800348c <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 80034c0:	4823      	ldr	r0, [pc, #140]	; (8003550 <UART_SetConfig+0x1d0>)
 80034c2:	e7e5      	b.n	8003490 <UART_SetConfig+0x110>
    switch (clocksource)
 80034c4:	2b08      	cmp	r3, #8
 80034c6:	d8af      	bhi.n	8003428 <UART_SetConfig+0xa8>
 80034c8:	a201      	add	r2, pc, #4	; (adr r2, 80034d0 <UART_SetConfig+0x150>)
 80034ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034ce:	bf00      	nop
 80034d0:	0800350d 	.word	0x0800350d
 80034d4:	08003517 	.word	0x08003517
 80034d8:	08003523 	.word	0x08003523
 80034dc:	08003429 	.word	0x08003429
 80034e0:	0800351d 	.word	0x0800351d
 80034e4:	08003429 	.word	0x08003429
 80034e8:	08003429 	.word	0x08003429
 80034ec:	08003429 	.word	0x08003429
 80034f0:	080034f5 	.word	0x080034f5
 80034f4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034f8:	6863      	ldr	r3, [r4, #4]
 80034fa:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80034fe:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003502:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8003506:	f1a0 0210 	sub.w	r2, r0, #16
 800350a:	e7b8      	b.n	800347e <UART_SetConfig+0xfe>
        pclk = HAL_RCC_GetPCLK1Freq();
 800350c:	f7ff fd46 	bl	8002f9c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003510:	2800      	cmp	r0, #0
 8003512:	d094      	beq.n	800343e <UART_SetConfig+0xbe>
 8003514:	e7f0      	b.n	80034f8 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003516:	f7ff fd53 	bl	8002fc0 <HAL_RCC_GetPCLK2Freq>
        break;
 800351a:	e7f9      	b.n	8003510 <UART_SetConfig+0x190>
        pclk = HAL_RCC_GetSysClockFreq();
 800351c:	f7ff f9a2 	bl	8002864 <HAL_RCC_GetSysClockFreq>
        break;
 8003520:	e7f6      	b.n	8003510 <UART_SetConfig+0x190>
        pclk = (uint32_t) HSI_VALUE;
 8003522:	480b      	ldr	r0, [pc, #44]	; (8003550 <UART_SetConfig+0x1d0>)
 8003524:	e7e8      	b.n	80034f8 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003526:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800352a:	d1f4      	bne.n	8003516 <UART_SetConfig+0x196>
        pclk = HAL_RCC_GetPCLK2Freq();
 800352c:	f7ff fd48 	bl	8002fc0 <HAL_RCC_GetPCLK2Freq>
        break;
 8003530:	e7ac      	b.n	800348c <UART_SetConfig+0x10c>
 8003532:	bf00      	nop
 8003534:	efff69f3 	.word	0xefff69f3
 8003538:	40008000 	.word	0x40008000
 800353c:	40013800 	.word	0x40013800
 8003540:	40021000 	.word	0x40021000
 8003544:	08006aca 	.word	0x08006aca
 8003548:	40004400 	.word	0x40004400
 800354c:	08006acd 	.word	0x08006acd
 8003550:	00f42400 	.word	0x00f42400
 8003554:	000ffcff 	.word	0x000ffcff

08003558 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003558:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800355a:	07da      	lsls	r2, r3, #31
{
 800355c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800355e:	d506      	bpl.n	800356e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003560:	6801      	ldr	r1, [r0, #0]
 8003562:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003564:	684a      	ldr	r2, [r1, #4]
 8003566:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800356a:	4322      	orrs	r2, r4
 800356c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800356e:	079c      	lsls	r4, r3, #30
 8003570:	d506      	bpl.n	8003580 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003572:	6801      	ldr	r1, [r0, #0]
 8003574:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003576:	684a      	ldr	r2, [r1, #4]
 8003578:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800357c:	4322      	orrs	r2, r4
 800357e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003580:	0759      	lsls	r1, r3, #29
 8003582:	d506      	bpl.n	8003592 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003584:	6801      	ldr	r1, [r0, #0]
 8003586:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003588:	684a      	ldr	r2, [r1, #4]
 800358a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800358e:	4322      	orrs	r2, r4
 8003590:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003592:	071a      	lsls	r2, r3, #28
 8003594:	d506      	bpl.n	80035a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003596:	6801      	ldr	r1, [r0, #0]
 8003598:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800359a:	684a      	ldr	r2, [r1, #4]
 800359c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035a0:	4322      	orrs	r2, r4
 80035a2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035a4:	06dc      	lsls	r4, r3, #27
 80035a6:	d506      	bpl.n	80035b6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035a8:	6801      	ldr	r1, [r0, #0]
 80035aa:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80035ac:	688a      	ldr	r2, [r1, #8]
 80035ae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80035b2:	4322      	orrs	r2, r4
 80035b4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035b6:	0699      	lsls	r1, r3, #26
 80035b8:	d506      	bpl.n	80035c8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035ba:	6801      	ldr	r1, [r0, #0]
 80035bc:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80035be:	688a      	ldr	r2, [r1, #8]
 80035c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035c4:	4322      	orrs	r2, r4
 80035c6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035c8:	065a      	lsls	r2, r3, #25
 80035ca:	d50f      	bpl.n	80035ec <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035cc:	6801      	ldr	r1, [r0, #0]
 80035ce:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80035d0:	684a      	ldr	r2, [r1, #4]
 80035d2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80035d6:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035d8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035dc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035de:	d105      	bne.n	80035ec <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035e0:	684a      	ldr	r2, [r1, #4]
 80035e2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80035e4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80035e8:	4322      	orrs	r2, r4
 80035ea:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035ec:	061b      	lsls	r3, r3, #24
 80035ee:	d506      	bpl.n	80035fe <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035f0:	6802      	ldr	r2, [r0, #0]
 80035f2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80035f4:	6853      	ldr	r3, [r2, #4]
 80035f6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80035fa:	430b      	orrs	r3, r1
 80035fc:	6053      	str	r3, [r2, #4]
  }
}
 80035fe:	bd10      	pop	{r4, pc}

08003600 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003604:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8003608:	4604      	mov	r4, r0
 800360a:	460e      	mov	r6, r1
 800360c:	4615      	mov	r5, r2
 800360e:	461f      	mov	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003610:	6822      	ldr	r2, [r4, #0]
 8003612:	69d3      	ldr	r3, [r2, #28]
 8003614:	ea36 0303 	bics.w	r3, r6, r3
 8003618:	bf0c      	ite	eq
 800361a:	2301      	moveq	r3, #1
 800361c:	2300      	movne	r3, #0
 800361e:	42ab      	cmp	r3, r5
 8003620:	d001      	beq.n	8003626 <UART_WaitOnFlagUntilTimeout+0x26>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003622:	2000      	movs	r0, #0
 8003624:	e025      	b.n	8003672 <UART_WaitOnFlagUntilTimeout+0x72>
    if (Timeout != HAL_MAX_DELAY)
 8003626:	f1b8 3fff 	cmp.w	r8, #4294967295
 800362a:	d0f2      	beq.n	8003612 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800362c:	f7fe fc32 	bl	8001e94 <HAL_GetTick>
 8003630:	1bc0      	subs	r0, r0, r7
 8003632:	4540      	cmp	r0, r8
 8003634:	6820      	ldr	r0, [r4, #0]
 8003636:	d802      	bhi.n	800363e <UART_WaitOnFlagUntilTimeout+0x3e>
 8003638:	f1b8 0f00 	cmp.w	r8, #0
 800363c:	d11b      	bne.n	8003676 <UART_WaitOnFlagUntilTimeout+0x76>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363e:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003642:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003646:	e840 3200 	strex	r2, r3, [r0]
 800364a:	2a00      	cmp	r2, #0
 800364c:	d1f7      	bne.n	800363e <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800364e:	f100 0308 	add.w	r3, r0, #8
 8003652:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003656:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365a:	f100 0108 	add.w	r1, r0, #8
 800365e:	e841 3200 	strex	r2, r3, [r1]
 8003662:	2a00      	cmp	r2, #0
 8003664:	d1f3      	bne.n	800364e <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 8003666:	2320      	movs	r3, #32
 8003668:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800366a:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 800366c:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
          return HAL_TIMEOUT;
 8003670:	2003      	movs	r0, #3
}
 8003672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003676:	6803      	ldr	r3, [r0, #0]
 8003678:	075a      	lsls	r2, r3, #29
 800367a:	d5c9      	bpl.n	8003610 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800367c:	69c3      	ldr	r3, [r0, #28]
 800367e:	051b      	lsls	r3, r3, #20
 8003680:	d5c6      	bpl.n	8003610 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003682:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003686:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003688:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800368c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003690:	e840 3200 	strex	r2, r3, [r0]
 8003694:	2a00      	cmp	r2, #0
 8003696:	d1f7      	bne.n	8003688 <UART_WaitOnFlagUntilTimeout+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003698:	f100 0308 	add.w	r3, r0, #8
 800369c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a4:	f100 0108 	add.w	r1, r0, #8
 80036a8:	e841 3200 	strex	r2, r3, [r1]
 80036ac:	2a00      	cmp	r2, #0
 80036ae:	d1f3      	bne.n	8003698 <UART_WaitOnFlagUntilTimeout+0x98>
          huart->gState = HAL_UART_STATE_READY;
 80036b0:	2320      	movs	r3, #32
 80036b2:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80036b4:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036b6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 80036ba:	e7d7      	b.n	800366c <UART_WaitOnFlagUntilTimeout+0x6c>

080036bc <HAL_UART_Transmit>:
{
 80036bc:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80036c0:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80036c2:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80036c4:	2b20      	cmp	r3, #32
{
 80036c6:	4604      	mov	r4, r0
 80036c8:	460e      	mov	r6, r1
 80036ca:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80036cc:	d14e      	bne.n	800376c <HAL_UART_Transmit+0xb0>
    if ((pData == NULL) || (Size == 0U))
 80036ce:	2900      	cmp	r1, #0
 80036d0:	d04a      	beq.n	8003768 <HAL_UART_Transmit+0xac>
 80036d2:	2a00      	cmp	r2, #0
 80036d4:	d048      	beq.n	8003768 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 80036d6:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d046      	beq.n	800376c <HAL_UART_Transmit+0xb0>
 80036de:	2301      	movs	r3, #1
 80036e0:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e4:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036e6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e8:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036ec:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 80036ee:	f7fe fbd1 	bl	8001e94 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f2:	68a2      	ldr	r2, [r4, #8]
    huart->TxXferSize  = Size;
 80036f4:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80036fc:	4603      	mov	r3, r0
    huart->TxXferCount = Size;
 80036fe:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003702:	d103      	bne.n	800370c <HAL_UART_Transmit+0x50>
 8003704:	6922      	ldr	r2, [r4, #16]
 8003706:	b90a      	cbnz	r2, 800370c <HAL_UART_Transmit+0x50>
 8003708:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800370a:	4616      	mov	r6, r2
    __HAL_UNLOCK(huart);
 800370c:	2200      	movs	r2, #0
 800370e:	f884 2074 	strb.w	r2, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8003712:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003716:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 800371a:	b292      	uxth	r2, r2
 800371c:	b93a      	cbnz	r2, 800372e <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800371e:	2140      	movs	r1, #64	; 0x40
 8003720:	4620      	mov	r0, r4
 8003722:	f7ff ff6d 	bl	8003600 <UART_WaitOnFlagUntilTimeout>
 8003726:	b950      	cbnz	r0, 800373e <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8003728:	2320      	movs	r3, #32
 800372a:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 800372c:	e008      	b.n	8003740 <HAL_UART_Transmit+0x84>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800372e:	2200      	movs	r2, #0
 8003730:	2180      	movs	r1, #128	; 0x80
 8003732:	4620      	mov	r0, r4
 8003734:	9303      	str	r3, [sp, #12]
 8003736:	f7ff ff63 	bl	8003600 <UART_WaitOnFlagUntilTimeout>
 800373a:	9b03      	ldr	r3, [sp, #12]
 800373c:	b118      	cbz	r0, 8003746 <HAL_UART_Transmit+0x8a>
        return HAL_TIMEOUT;
 800373e:	2003      	movs	r0, #3
}
 8003740:	b004      	add	sp, #16
 8003742:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003746:	6821      	ldr	r1, [r4, #0]
      if (pdata8bits == NULL)
 8003748:	b95e      	cbnz	r6, 8003762 <HAL_UART_Transmit+0xa6>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800374a:	f835 2b02 	ldrh.w	r2, [r5], #2
 800374e:	f3c2 0208 	ubfx	r2, r2, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003752:	850a      	strh	r2, [r1, #40]	; 0x28
      huart->TxXferCount--;
 8003754:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8003758:	3a01      	subs	r2, #1
 800375a:	b292      	uxth	r2, r2
 800375c:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
 8003760:	e7d7      	b.n	8003712 <HAL_UART_Transmit+0x56>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003762:	f816 2b01 	ldrb.w	r2, [r6], #1
 8003766:	e7f4      	b.n	8003752 <HAL_UART_Transmit+0x96>
      return  HAL_ERROR;
 8003768:	2001      	movs	r0, #1
 800376a:	e7e9      	b.n	8003740 <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 800376c:	2002      	movs	r0, #2
 800376e:	e7e7      	b.n	8003740 <HAL_UART_Transmit+0x84>

08003770 <UART_CheckIdleState>:
{
 8003770:	b530      	push	{r4, r5, lr}
 8003772:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003774:	2500      	movs	r5, #0
{
 8003776:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003778:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 800377c:	f7fe fb8a 	bl	8001e94 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003780:	6822      	ldr	r2, [r4, #0]
 8003782:	6812      	ldr	r2, [r2, #0]
 8003784:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8003786:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003788:	d415      	bmi.n	80037b6 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800378a:	6822      	ldr	r2, [r4, #0]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	0752      	lsls	r2, r2, #29
 8003790:	d509      	bpl.n	80037a6 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003792:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8003796:	9200      	str	r2, [sp, #0]
 8003798:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800379c:	2200      	movs	r2, #0
 800379e:	4620      	mov	r0, r4
 80037a0:	f7ff ff2e 	bl	8003600 <UART_WaitOnFlagUntilTimeout>
 80037a4:	b9a0      	cbnz	r0, 80037d0 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 80037a6:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037a8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80037aa:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80037ac:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80037b0:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037b2:	6620      	str	r0, [r4, #96]	; 0x60
  return HAL_OK;
 80037b4:	e00d      	b.n	80037d2 <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80037b6:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80037ba:	9200      	str	r2, [sp, #0]
 80037bc:	9003      	str	r0, [sp, #12]
 80037be:	462a      	mov	r2, r5
 80037c0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80037c4:	4620      	mov	r0, r4
 80037c6:	f7ff ff1b 	bl	8003600 <UART_WaitOnFlagUntilTimeout>
 80037ca:	9b03      	ldr	r3, [sp, #12]
 80037cc:	2800      	cmp	r0, #0
 80037ce:	d0dc      	beq.n	800378a <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80037d0:	2003      	movs	r0, #3
}
 80037d2:	b005      	add	sp, #20
 80037d4:	bd30      	pop	{r4, r5, pc}

080037d6 <HAL_UART_Init>:
{
 80037d6:	b510      	push	{r4, lr}
  if (huart == NULL)
 80037d8:	4604      	mov	r4, r0
 80037da:	b340      	cbz	r0, 800382e <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 80037dc:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80037de:	b91b      	cbnz	r3, 80037e8 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 80037e0:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 80037e4:	f7fd fd40 	bl	8001268 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80037e8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80037ea:	2324      	movs	r3, #36	; 0x24
 80037ec:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 80037ee:	6813      	ldr	r3, [r2, #0]
 80037f0:	f023 0301 	bic.w	r3, r3, #1
 80037f4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037f6:	4620      	mov	r0, r4
 80037f8:	f7ff fdc2 	bl	8003380 <UART_SetConfig>
 80037fc:	2801      	cmp	r0, #1
 80037fe:	d016      	beq.n	800382e <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003800:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003802:	b113      	cbz	r3, 800380a <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8003804:	4620      	mov	r0, r4
 8003806:	f7ff fea7 	bl	8003558 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800380a:	6823      	ldr	r3, [r4, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003812:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003814:	689a      	ldr	r2, [r3, #8]
 8003816:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800381a:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003822:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003824:	601a      	str	r2, [r3, #0]
}
 8003826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 800382a:	f7ff bfa1 	b.w	8003770 <UART_CheckIdleState>
}
 800382e:	2001      	movs	r0, #1
 8003830:	bd10      	pop	{r4, pc}
	...

08003834 <__errno>:
 8003834:	4b01      	ldr	r3, [pc, #4]	; (800383c <__errno+0x8>)
 8003836:	6818      	ldr	r0, [r3, #0]
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	2000000c 	.word	0x2000000c

08003840 <__libc_init_array>:
 8003840:	b570      	push	{r4, r5, r6, lr}
 8003842:	4d0d      	ldr	r5, [pc, #52]	; (8003878 <__libc_init_array+0x38>)
 8003844:	4c0d      	ldr	r4, [pc, #52]	; (800387c <__libc_init_array+0x3c>)
 8003846:	1b64      	subs	r4, r4, r5
 8003848:	10a4      	asrs	r4, r4, #2
 800384a:	2600      	movs	r6, #0
 800384c:	42a6      	cmp	r6, r4
 800384e:	d109      	bne.n	8003864 <__libc_init_array+0x24>
 8003850:	4d0b      	ldr	r5, [pc, #44]	; (8003880 <__libc_init_array+0x40>)
 8003852:	4c0c      	ldr	r4, [pc, #48]	; (8003884 <__libc_init_array+0x44>)
 8003854:	f002 ff2e 	bl	80066b4 <_init>
 8003858:	1b64      	subs	r4, r4, r5
 800385a:	10a4      	asrs	r4, r4, #2
 800385c:	2600      	movs	r6, #0
 800385e:	42a6      	cmp	r6, r4
 8003860:	d105      	bne.n	800386e <__libc_init_array+0x2e>
 8003862:	bd70      	pop	{r4, r5, r6, pc}
 8003864:	f855 3b04 	ldr.w	r3, [r5], #4
 8003868:	4798      	blx	r3
 800386a:	3601      	adds	r6, #1
 800386c:	e7ee      	b.n	800384c <__libc_init_array+0xc>
 800386e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003872:	4798      	blx	r3
 8003874:	3601      	adds	r6, #1
 8003876:	e7f2      	b.n	800385e <__libc_init_array+0x1e>
 8003878:	08006ebc 	.word	0x08006ebc
 800387c:	08006ebc 	.word	0x08006ebc
 8003880:	08006ebc 	.word	0x08006ebc
 8003884:	08006ec0 	.word	0x08006ec0

08003888 <memcpy>:
 8003888:	440a      	add	r2, r1
 800388a:	4291      	cmp	r1, r2
 800388c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003890:	d100      	bne.n	8003894 <memcpy+0xc>
 8003892:	4770      	bx	lr
 8003894:	b510      	push	{r4, lr}
 8003896:	f811 4b01 	ldrb.w	r4, [r1], #1
 800389a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800389e:	4291      	cmp	r1, r2
 80038a0:	d1f9      	bne.n	8003896 <memcpy+0xe>
 80038a2:	bd10      	pop	{r4, pc}

080038a4 <memset>:
 80038a4:	4402      	add	r2, r0
 80038a6:	4603      	mov	r3, r0
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d100      	bne.n	80038ae <memset+0xa>
 80038ac:	4770      	bx	lr
 80038ae:	f803 1b01 	strb.w	r1, [r3], #1
 80038b2:	e7f9      	b.n	80038a8 <memset+0x4>

080038b4 <__cvt>:
 80038b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038b8:	ec55 4b10 	vmov	r4, r5, d0
 80038bc:	2d00      	cmp	r5, #0
 80038be:	460e      	mov	r6, r1
 80038c0:	4619      	mov	r1, r3
 80038c2:	462b      	mov	r3, r5
 80038c4:	bfbb      	ittet	lt
 80038c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80038ca:	461d      	movlt	r5, r3
 80038cc:	2300      	movge	r3, #0
 80038ce:	232d      	movlt	r3, #45	; 0x2d
 80038d0:	700b      	strb	r3, [r1, #0]
 80038d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80038d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80038d8:	4691      	mov	r9, r2
 80038da:	f023 0820 	bic.w	r8, r3, #32
 80038de:	bfbc      	itt	lt
 80038e0:	4622      	movlt	r2, r4
 80038e2:	4614      	movlt	r4, r2
 80038e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80038e8:	d005      	beq.n	80038f6 <__cvt+0x42>
 80038ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80038ee:	d100      	bne.n	80038f2 <__cvt+0x3e>
 80038f0:	3601      	adds	r6, #1
 80038f2:	2102      	movs	r1, #2
 80038f4:	e000      	b.n	80038f8 <__cvt+0x44>
 80038f6:	2103      	movs	r1, #3
 80038f8:	ab03      	add	r3, sp, #12
 80038fa:	9301      	str	r3, [sp, #4]
 80038fc:	ab02      	add	r3, sp, #8
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	ec45 4b10 	vmov	d0, r4, r5
 8003904:	4653      	mov	r3, sl
 8003906:	4632      	mov	r2, r6
 8003908:	f000 fd16 	bl	8004338 <_dtoa_r>
 800390c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003910:	4607      	mov	r7, r0
 8003912:	d102      	bne.n	800391a <__cvt+0x66>
 8003914:	f019 0f01 	tst.w	r9, #1
 8003918:	d022      	beq.n	8003960 <__cvt+0xac>
 800391a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800391e:	eb07 0906 	add.w	r9, r7, r6
 8003922:	d110      	bne.n	8003946 <__cvt+0x92>
 8003924:	783b      	ldrb	r3, [r7, #0]
 8003926:	2b30      	cmp	r3, #48	; 0x30
 8003928:	d10a      	bne.n	8003940 <__cvt+0x8c>
 800392a:	2200      	movs	r2, #0
 800392c:	2300      	movs	r3, #0
 800392e:	4620      	mov	r0, r4
 8003930:	4629      	mov	r1, r5
 8003932:	f7fd f8c9 	bl	8000ac8 <__aeabi_dcmpeq>
 8003936:	b918      	cbnz	r0, 8003940 <__cvt+0x8c>
 8003938:	f1c6 0601 	rsb	r6, r6, #1
 800393c:	f8ca 6000 	str.w	r6, [sl]
 8003940:	f8da 3000 	ldr.w	r3, [sl]
 8003944:	4499      	add	r9, r3
 8003946:	2200      	movs	r2, #0
 8003948:	2300      	movs	r3, #0
 800394a:	4620      	mov	r0, r4
 800394c:	4629      	mov	r1, r5
 800394e:	f7fd f8bb 	bl	8000ac8 <__aeabi_dcmpeq>
 8003952:	b108      	cbz	r0, 8003958 <__cvt+0xa4>
 8003954:	f8cd 900c 	str.w	r9, [sp, #12]
 8003958:	2230      	movs	r2, #48	; 0x30
 800395a:	9b03      	ldr	r3, [sp, #12]
 800395c:	454b      	cmp	r3, r9
 800395e:	d307      	bcc.n	8003970 <__cvt+0xbc>
 8003960:	9b03      	ldr	r3, [sp, #12]
 8003962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003964:	1bdb      	subs	r3, r3, r7
 8003966:	4638      	mov	r0, r7
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	b004      	add	sp, #16
 800396c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003970:	1c59      	adds	r1, r3, #1
 8003972:	9103      	str	r1, [sp, #12]
 8003974:	701a      	strb	r2, [r3, #0]
 8003976:	e7f0      	b.n	800395a <__cvt+0xa6>

08003978 <__exponent>:
 8003978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800397a:	4603      	mov	r3, r0
 800397c:	2900      	cmp	r1, #0
 800397e:	bfb8      	it	lt
 8003980:	4249      	neglt	r1, r1
 8003982:	f803 2b02 	strb.w	r2, [r3], #2
 8003986:	bfb4      	ite	lt
 8003988:	222d      	movlt	r2, #45	; 0x2d
 800398a:	222b      	movge	r2, #43	; 0x2b
 800398c:	2909      	cmp	r1, #9
 800398e:	7042      	strb	r2, [r0, #1]
 8003990:	dd2a      	ble.n	80039e8 <__exponent+0x70>
 8003992:	f10d 0407 	add.w	r4, sp, #7
 8003996:	46a4      	mov	ip, r4
 8003998:	270a      	movs	r7, #10
 800399a:	46a6      	mov	lr, r4
 800399c:	460a      	mov	r2, r1
 800399e:	fb91 f6f7 	sdiv	r6, r1, r7
 80039a2:	fb07 1516 	mls	r5, r7, r6, r1
 80039a6:	3530      	adds	r5, #48	; 0x30
 80039a8:	2a63      	cmp	r2, #99	; 0x63
 80039aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80039ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80039b2:	4631      	mov	r1, r6
 80039b4:	dcf1      	bgt.n	800399a <__exponent+0x22>
 80039b6:	3130      	adds	r1, #48	; 0x30
 80039b8:	f1ae 0502 	sub.w	r5, lr, #2
 80039bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80039c0:	1c44      	adds	r4, r0, #1
 80039c2:	4629      	mov	r1, r5
 80039c4:	4561      	cmp	r1, ip
 80039c6:	d30a      	bcc.n	80039de <__exponent+0x66>
 80039c8:	f10d 0209 	add.w	r2, sp, #9
 80039cc:	eba2 020e 	sub.w	r2, r2, lr
 80039d0:	4565      	cmp	r5, ip
 80039d2:	bf88      	it	hi
 80039d4:	2200      	movhi	r2, #0
 80039d6:	4413      	add	r3, r2
 80039d8:	1a18      	subs	r0, r3, r0
 80039da:	b003      	add	sp, #12
 80039dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80039e6:	e7ed      	b.n	80039c4 <__exponent+0x4c>
 80039e8:	2330      	movs	r3, #48	; 0x30
 80039ea:	3130      	adds	r1, #48	; 0x30
 80039ec:	7083      	strb	r3, [r0, #2]
 80039ee:	70c1      	strb	r1, [r0, #3]
 80039f0:	1d03      	adds	r3, r0, #4
 80039f2:	e7f1      	b.n	80039d8 <__exponent+0x60>

080039f4 <_printf_float>:
 80039f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039f8:	ed2d 8b02 	vpush	{d8}
 80039fc:	b08d      	sub	sp, #52	; 0x34
 80039fe:	460c      	mov	r4, r1
 8003a00:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003a04:	4616      	mov	r6, r2
 8003a06:	461f      	mov	r7, r3
 8003a08:	4605      	mov	r5, r0
 8003a0a:	f001 fa83 	bl	8004f14 <_localeconv_r>
 8003a0e:	f8d0 a000 	ldr.w	sl, [r0]
 8003a12:	4650      	mov	r0, sl
 8003a14:	f7fc fbdc 	bl	80001d0 <strlen>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	930a      	str	r3, [sp, #40]	; 0x28
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	9305      	str	r3, [sp, #20]
 8003a20:	f8d8 3000 	ldr.w	r3, [r8]
 8003a24:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003a28:	3307      	adds	r3, #7
 8003a2a:	f023 0307 	bic.w	r3, r3, #7
 8003a2e:	f103 0208 	add.w	r2, r3, #8
 8003a32:	f8c8 2000 	str.w	r2, [r8]
 8003a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003a3e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003a42:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003a46:	9307      	str	r3, [sp, #28]
 8003a48:	f8cd 8018 	str.w	r8, [sp, #24]
 8003a4c:	ee08 0a10 	vmov	s16, r0
 8003a50:	4b9f      	ldr	r3, [pc, #636]	; (8003cd0 <_printf_float+0x2dc>)
 8003a52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a56:	f04f 32ff 	mov.w	r2, #4294967295
 8003a5a:	f7fd f867 	bl	8000b2c <__aeabi_dcmpun>
 8003a5e:	bb88      	cbnz	r0, 8003ac4 <_printf_float+0xd0>
 8003a60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a64:	4b9a      	ldr	r3, [pc, #616]	; (8003cd0 <_printf_float+0x2dc>)
 8003a66:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6a:	f7fd f841 	bl	8000af0 <__aeabi_dcmple>
 8003a6e:	bb48      	cbnz	r0, 8003ac4 <_printf_float+0xd0>
 8003a70:	2200      	movs	r2, #0
 8003a72:	2300      	movs	r3, #0
 8003a74:	4640      	mov	r0, r8
 8003a76:	4649      	mov	r1, r9
 8003a78:	f7fd f830 	bl	8000adc <__aeabi_dcmplt>
 8003a7c:	b110      	cbz	r0, 8003a84 <_printf_float+0x90>
 8003a7e:	232d      	movs	r3, #45	; 0x2d
 8003a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a84:	4b93      	ldr	r3, [pc, #588]	; (8003cd4 <_printf_float+0x2e0>)
 8003a86:	4894      	ldr	r0, [pc, #592]	; (8003cd8 <_printf_float+0x2e4>)
 8003a88:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003a8c:	bf94      	ite	ls
 8003a8e:	4698      	movls	r8, r3
 8003a90:	4680      	movhi	r8, r0
 8003a92:	2303      	movs	r3, #3
 8003a94:	6123      	str	r3, [r4, #16]
 8003a96:	9b05      	ldr	r3, [sp, #20]
 8003a98:	f023 0204 	bic.w	r2, r3, #4
 8003a9c:	6022      	str	r2, [r4, #0]
 8003a9e:	f04f 0900 	mov.w	r9, #0
 8003aa2:	9700      	str	r7, [sp, #0]
 8003aa4:	4633      	mov	r3, r6
 8003aa6:	aa0b      	add	r2, sp, #44	; 0x2c
 8003aa8:	4621      	mov	r1, r4
 8003aaa:	4628      	mov	r0, r5
 8003aac:	f000 f9d8 	bl	8003e60 <_printf_common>
 8003ab0:	3001      	adds	r0, #1
 8003ab2:	f040 8090 	bne.w	8003bd6 <_printf_float+0x1e2>
 8003ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aba:	b00d      	add	sp, #52	; 0x34
 8003abc:	ecbd 8b02 	vpop	{d8}
 8003ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac4:	4642      	mov	r2, r8
 8003ac6:	464b      	mov	r3, r9
 8003ac8:	4640      	mov	r0, r8
 8003aca:	4649      	mov	r1, r9
 8003acc:	f7fd f82e 	bl	8000b2c <__aeabi_dcmpun>
 8003ad0:	b140      	cbz	r0, 8003ae4 <_printf_float+0xf0>
 8003ad2:	464b      	mov	r3, r9
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	bfbc      	itt	lt
 8003ad8:	232d      	movlt	r3, #45	; 0x2d
 8003ada:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003ade:	487f      	ldr	r0, [pc, #508]	; (8003cdc <_printf_float+0x2e8>)
 8003ae0:	4b7f      	ldr	r3, [pc, #508]	; (8003ce0 <_printf_float+0x2ec>)
 8003ae2:	e7d1      	b.n	8003a88 <_printf_float+0x94>
 8003ae4:	6863      	ldr	r3, [r4, #4]
 8003ae6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003aea:	9206      	str	r2, [sp, #24]
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	d13f      	bne.n	8003b70 <_printf_float+0x17c>
 8003af0:	2306      	movs	r3, #6
 8003af2:	6063      	str	r3, [r4, #4]
 8003af4:	9b05      	ldr	r3, [sp, #20]
 8003af6:	6861      	ldr	r1, [r4, #4]
 8003af8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003afc:	2300      	movs	r3, #0
 8003afe:	9303      	str	r3, [sp, #12]
 8003b00:	ab0a      	add	r3, sp, #40	; 0x28
 8003b02:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003b06:	ab09      	add	r3, sp, #36	; 0x24
 8003b08:	ec49 8b10 	vmov	d0, r8, r9
 8003b0c:	9300      	str	r3, [sp, #0]
 8003b0e:	6022      	str	r2, [r4, #0]
 8003b10:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003b14:	4628      	mov	r0, r5
 8003b16:	f7ff fecd 	bl	80038b4 <__cvt>
 8003b1a:	9b06      	ldr	r3, [sp, #24]
 8003b1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b1e:	2b47      	cmp	r3, #71	; 0x47
 8003b20:	4680      	mov	r8, r0
 8003b22:	d108      	bne.n	8003b36 <_printf_float+0x142>
 8003b24:	1cc8      	adds	r0, r1, #3
 8003b26:	db02      	blt.n	8003b2e <_printf_float+0x13a>
 8003b28:	6863      	ldr	r3, [r4, #4]
 8003b2a:	4299      	cmp	r1, r3
 8003b2c:	dd41      	ble.n	8003bb2 <_printf_float+0x1be>
 8003b2e:	f1ab 0b02 	sub.w	fp, fp, #2
 8003b32:	fa5f fb8b 	uxtb.w	fp, fp
 8003b36:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003b3a:	d820      	bhi.n	8003b7e <_printf_float+0x18a>
 8003b3c:	3901      	subs	r1, #1
 8003b3e:	465a      	mov	r2, fp
 8003b40:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003b44:	9109      	str	r1, [sp, #36]	; 0x24
 8003b46:	f7ff ff17 	bl	8003978 <__exponent>
 8003b4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b4c:	1813      	adds	r3, r2, r0
 8003b4e:	2a01      	cmp	r2, #1
 8003b50:	4681      	mov	r9, r0
 8003b52:	6123      	str	r3, [r4, #16]
 8003b54:	dc02      	bgt.n	8003b5c <_printf_float+0x168>
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	07d2      	lsls	r2, r2, #31
 8003b5a:	d501      	bpl.n	8003b60 <_printf_float+0x16c>
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	6123      	str	r3, [r4, #16]
 8003b60:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d09c      	beq.n	8003aa2 <_printf_float+0xae>
 8003b68:	232d      	movs	r3, #45	; 0x2d
 8003b6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b6e:	e798      	b.n	8003aa2 <_printf_float+0xae>
 8003b70:	9a06      	ldr	r2, [sp, #24]
 8003b72:	2a47      	cmp	r2, #71	; 0x47
 8003b74:	d1be      	bne.n	8003af4 <_printf_float+0x100>
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1bc      	bne.n	8003af4 <_printf_float+0x100>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e7b9      	b.n	8003af2 <_printf_float+0xfe>
 8003b7e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003b82:	d118      	bne.n	8003bb6 <_printf_float+0x1c2>
 8003b84:	2900      	cmp	r1, #0
 8003b86:	6863      	ldr	r3, [r4, #4]
 8003b88:	dd0b      	ble.n	8003ba2 <_printf_float+0x1ae>
 8003b8a:	6121      	str	r1, [r4, #16]
 8003b8c:	b913      	cbnz	r3, 8003b94 <_printf_float+0x1a0>
 8003b8e:	6822      	ldr	r2, [r4, #0]
 8003b90:	07d0      	lsls	r0, r2, #31
 8003b92:	d502      	bpl.n	8003b9a <_printf_float+0x1a6>
 8003b94:	3301      	adds	r3, #1
 8003b96:	440b      	add	r3, r1
 8003b98:	6123      	str	r3, [r4, #16]
 8003b9a:	65a1      	str	r1, [r4, #88]	; 0x58
 8003b9c:	f04f 0900 	mov.w	r9, #0
 8003ba0:	e7de      	b.n	8003b60 <_printf_float+0x16c>
 8003ba2:	b913      	cbnz	r3, 8003baa <_printf_float+0x1b6>
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	07d2      	lsls	r2, r2, #31
 8003ba8:	d501      	bpl.n	8003bae <_printf_float+0x1ba>
 8003baa:	3302      	adds	r3, #2
 8003bac:	e7f4      	b.n	8003b98 <_printf_float+0x1a4>
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e7f2      	b.n	8003b98 <_printf_float+0x1a4>
 8003bb2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bb8:	4299      	cmp	r1, r3
 8003bba:	db05      	blt.n	8003bc8 <_printf_float+0x1d4>
 8003bbc:	6823      	ldr	r3, [r4, #0]
 8003bbe:	6121      	str	r1, [r4, #16]
 8003bc0:	07d8      	lsls	r0, r3, #31
 8003bc2:	d5ea      	bpl.n	8003b9a <_printf_float+0x1a6>
 8003bc4:	1c4b      	adds	r3, r1, #1
 8003bc6:	e7e7      	b.n	8003b98 <_printf_float+0x1a4>
 8003bc8:	2900      	cmp	r1, #0
 8003bca:	bfd4      	ite	le
 8003bcc:	f1c1 0202 	rsble	r2, r1, #2
 8003bd0:	2201      	movgt	r2, #1
 8003bd2:	4413      	add	r3, r2
 8003bd4:	e7e0      	b.n	8003b98 <_printf_float+0x1a4>
 8003bd6:	6823      	ldr	r3, [r4, #0]
 8003bd8:	055a      	lsls	r2, r3, #21
 8003bda:	d407      	bmi.n	8003bec <_printf_float+0x1f8>
 8003bdc:	6923      	ldr	r3, [r4, #16]
 8003bde:	4642      	mov	r2, r8
 8003be0:	4631      	mov	r1, r6
 8003be2:	4628      	mov	r0, r5
 8003be4:	47b8      	blx	r7
 8003be6:	3001      	adds	r0, #1
 8003be8:	d12c      	bne.n	8003c44 <_printf_float+0x250>
 8003bea:	e764      	b.n	8003ab6 <_printf_float+0xc2>
 8003bec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003bf0:	f240 80e0 	bls.w	8003db4 <_printf_float+0x3c0>
 8003bf4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f7fc ff64 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c00:	2800      	cmp	r0, #0
 8003c02:	d034      	beq.n	8003c6e <_printf_float+0x27a>
 8003c04:	4a37      	ldr	r2, [pc, #220]	; (8003ce4 <_printf_float+0x2f0>)
 8003c06:	2301      	movs	r3, #1
 8003c08:	4631      	mov	r1, r6
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	47b8      	blx	r7
 8003c0e:	3001      	adds	r0, #1
 8003c10:	f43f af51 	beq.w	8003ab6 <_printf_float+0xc2>
 8003c14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	db02      	blt.n	8003c22 <_printf_float+0x22e>
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	07d8      	lsls	r0, r3, #31
 8003c20:	d510      	bpl.n	8003c44 <_printf_float+0x250>
 8003c22:	ee18 3a10 	vmov	r3, s16
 8003c26:	4652      	mov	r2, sl
 8003c28:	4631      	mov	r1, r6
 8003c2a:	4628      	mov	r0, r5
 8003c2c:	47b8      	blx	r7
 8003c2e:	3001      	adds	r0, #1
 8003c30:	f43f af41 	beq.w	8003ab6 <_printf_float+0xc2>
 8003c34:	f04f 0800 	mov.w	r8, #0
 8003c38:	f104 091a 	add.w	r9, r4, #26
 8003c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	4543      	cmp	r3, r8
 8003c42:	dc09      	bgt.n	8003c58 <_printf_float+0x264>
 8003c44:	6823      	ldr	r3, [r4, #0]
 8003c46:	079b      	lsls	r3, r3, #30
 8003c48:	f100 8105 	bmi.w	8003e56 <_printf_float+0x462>
 8003c4c:	68e0      	ldr	r0, [r4, #12]
 8003c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003c50:	4298      	cmp	r0, r3
 8003c52:	bfb8      	it	lt
 8003c54:	4618      	movlt	r0, r3
 8003c56:	e730      	b.n	8003aba <_printf_float+0xc6>
 8003c58:	2301      	movs	r3, #1
 8003c5a:	464a      	mov	r2, r9
 8003c5c:	4631      	mov	r1, r6
 8003c5e:	4628      	mov	r0, r5
 8003c60:	47b8      	blx	r7
 8003c62:	3001      	adds	r0, #1
 8003c64:	f43f af27 	beq.w	8003ab6 <_printf_float+0xc2>
 8003c68:	f108 0801 	add.w	r8, r8, #1
 8003c6c:	e7e6      	b.n	8003c3c <_printf_float+0x248>
 8003c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	dc39      	bgt.n	8003ce8 <_printf_float+0x2f4>
 8003c74:	4a1b      	ldr	r2, [pc, #108]	; (8003ce4 <_printf_float+0x2f0>)
 8003c76:	2301      	movs	r3, #1
 8003c78:	4631      	mov	r1, r6
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	47b8      	blx	r7
 8003c7e:	3001      	adds	r0, #1
 8003c80:	f43f af19 	beq.w	8003ab6 <_printf_float+0xc2>
 8003c84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	d102      	bne.n	8003c92 <_printf_float+0x29e>
 8003c8c:	6823      	ldr	r3, [r4, #0]
 8003c8e:	07d9      	lsls	r1, r3, #31
 8003c90:	d5d8      	bpl.n	8003c44 <_printf_float+0x250>
 8003c92:	ee18 3a10 	vmov	r3, s16
 8003c96:	4652      	mov	r2, sl
 8003c98:	4631      	mov	r1, r6
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	47b8      	blx	r7
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	f43f af09 	beq.w	8003ab6 <_printf_float+0xc2>
 8003ca4:	f04f 0900 	mov.w	r9, #0
 8003ca8:	f104 0a1a 	add.w	sl, r4, #26
 8003cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003cae:	425b      	negs	r3, r3
 8003cb0:	454b      	cmp	r3, r9
 8003cb2:	dc01      	bgt.n	8003cb8 <_printf_float+0x2c4>
 8003cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cb6:	e792      	b.n	8003bde <_printf_float+0x1ea>
 8003cb8:	2301      	movs	r3, #1
 8003cba:	4652      	mov	r2, sl
 8003cbc:	4631      	mov	r1, r6
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	47b8      	blx	r7
 8003cc2:	3001      	adds	r0, #1
 8003cc4:	f43f aef7 	beq.w	8003ab6 <_printf_float+0xc2>
 8003cc8:	f109 0901 	add.w	r9, r9, #1
 8003ccc:	e7ee      	b.n	8003cac <_printf_float+0x2b8>
 8003cce:	bf00      	nop
 8003cd0:	7fefffff 	.word	0x7fefffff
 8003cd4:	08006ae0 	.word	0x08006ae0
 8003cd8:	08006ae4 	.word	0x08006ae4
 8003cdc:	08006aec 	.word	0x08006aec
 8003ce0:	08006ae8 	.word	0x08006ae8
 8003ce4:	08006af0 	.word	0x08006af0
 8003ce8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003cea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003cec:	429a      	cmp	r2, r3
 8003cee:	bfa8      	it	ge
 8003cf0:	461a      	movge	r2, r3
 8003cf2:	2a00      	cmp	r2, #0
 8003cf4:	4691      	mov	r9, r2
 8003cf6:	dc37      	bgt.n	8003d68 <_printf_float+0x374>
 8003cf8:	f04f 0b00 	mov.w	fp, #0
 8003cfc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d00:	f104 021a 	add.w	r2, r4, #26
 8003d04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003d06:	9305      	str	r3, [sp, #20]
 8003d08:	eba3 0309 	sub.w	r3, r3, r9
 8003d0c:	455b      	cmp	r3, fp
 8003d0e:	dc33      	bgt.n	8003d78 <_printf_float+0x384>
 8003d10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d14:	429a      	cmp	r2, r3
 8003d16:	db3b      	blt.n	8003d90 <_printf_float+0x39c>
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	07da      	lsls	r2, r3, #31
 8003d1c:	d438      	bmi.n	8003d90 <_printf_float+0x39c>
 8003d1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d20:	9a05      	ldr	r2, [sp, #20]
 8003d22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003d24:	1a9a      	subs	r2, r3, r2
 8003d26:	eba3 0901 	sub.w	r9, r3, r1
 8003d2a:	4591      	cmp	r9, r2
 8003d2c:	bfa8      	it	ge
 8003d2e:	4691      	movge	r9, r2
 8003d30:	f1b9 0f00 	cmp.w	r9, #0
 8003d34:	dc35      	bgt.n	8003da2 <_printf_float+0x3ae>
 8003d36:	f04f 0800 	mov.w	r8, #0
 8003d3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d3e:	f104 0a1a 	add.w	sl, r4, #26
 8003d42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	eba3 0309 	sub.w	r3, r3, r9
 8003d4c:	4543      	cmp	r3, r8
 8003d4e:	f77f af79 	ble.w	8003c44 <_printf_float+0x250>
 8003d52:	2301      	movs	r3, #1
 8003d54:	4652      	mov	r2, sl
 8003d56:	4631      	mov	r1, r6
 8003d58:	4628      	mov	r0, r5
 8003d5a:	47b8      	blx	r7
 8003d5c:	3001      	adds	r0, #1
 8003d5e:	f43f aeaa 	beq.w	8003ab6 <_printf_float+0xc2>
 8003d62:	f108 0801 	add.w	r8, r8, #1
 8003d66:	e7ec      	b.n	8003d42 <_printf_float+0x34e>
 8003d68:	4613      	mov	r3, r2
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	4642      	mov	r2, r8
 8003d6e:	4628      	mov	r0, r5
 8003d70:	47b8      	blx	r7
 8003d72:	3001      	adds	r0, #1
 8003d74:	d1c0      	bne.n	8003cf8 <_printf_float+0x304>
 8003d76:	e69e      	b.n	8003ab6 <_printf_float+0xc2>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	4631      	mov	r1, r6
 8003d7c:	4628      	mov	r0, r5
 8003d7e:	9205      	str	r2, [sp, #20]
 8003d80:	47b8      	blx	r7
 8003d82:	3001      	adds	r0, #1
 8003d84:	f43f ae97 	beq.w	8003ab6 <_printf_float+0xc2>
 8003d88:	9a05      	ldr	r2, [sp, #20]
 8003d8a:	f10b 0b01 	add.w	fp, fp, #1
 8003d8e:	e7b9      	b.n	8003d04 <_printf_float+0x310>
 8003d90:	ee18 3a10 	vmov	r3, s16
 8003d94:	4652      	mov	r2, sl
 8003d96:	4631      	mov	r1, r6
 8003d98:	4628      	mov	r0, r5
 8003d9a:	47b8      	blx	r7
 8003d9c:	3001      	adds	r0, #1
 8003d9e:	d1be      	bne.n	8003d1e <_printf_float+0x32a>
 8003da0:	e689      	b.n	8003ab6 <_printf_float+0xc2>
 8003da2:	9a05      	ldr	r2, [sp, #20]
 8003da4:	464b      	mov	r3, r9
 8003da6:	4442      	add	r2, r8
 8003da8:	4631      	mov	r1, r6
 8003daa:	4628      	mov	r0, r5
 8003dac:	47b8      	blx	r7
 8003dae:	3001      	adds	r0, #1
 8003db0:	d1c1      	bne.n	8003d36 <_printf_float+0x342>
 8003db2:	e680      	b.n	8003ab6 <_printf_float+0xc2>
 8003db4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003db6:	2a01      	cmp	r2, #1
 8003db8:	dc01      	bgt.n	8003dbe <_printf_float+0x3ca>
 8003dba:	07db      	lsls	r3, r3, #31
 8003dbc:	d538      	bpl.n	8003e30 <_printf_float+0x43c>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	4642      	mov	r2, r8
 8003dc2:	4631      	mov	r1, r6
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	47b8      	blx	r7
 8003dc8:	3001      	adds	r0, #1
 8003dca:	f43f ae74 	beq.w	8003ab6 <_printf_float+0xc2>
 8003dce:	ee18 3a10 	vmov	r3, s16
 8003dd2:	4652      	mov	r2, sl
 8003dd4:	4631      	mov	r1, r6
 8003dd6:	4628      	mov	r0, r5
 8003dd8:	47b8      	blx	r7
 8003dda:	3001      	adds	r0, #1
 8003ddc:	f43f ae6b 	beq.w	8003ab6 <_printf_float+0xc2>
 8003de0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003de4:	2200      	movs	r2, #0
 8003de6:	2300      	movs	r3, #0
 8003de8:	f7fc fe6e 	bl	8000ac8 <__aeabi_dcmpeq>
 8003dec:	b9d8      	cbnz	r0, 8003e26 <_printf_float+0x432>
 8003dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003df0:	f108 0201 	add.w	r2, r8, #1
 8003df4:	3b01      	subs	r3, #1
 8003df6:	4631      	mov	r1, r6
 8003df8:	4628      	mov	r0, r5
 8003dfa:	47b8      	blx	r7
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d10e      	bne.n	8003e1e <_printf_float+0x42a>
 8003e00:	e659      	b.n	8003ab6 <_printf_float+0xc2>
 8003e02:	2301      	movs	r3, #1
 8003e04:	4652      	mov	r2, sl
 8003e06:	4631      	mov	r1, r6
 8003e08:	4628      	mov	r0, r5
 8003e0a:	47b8      	blx	r7
 8003e0c:	3001      	adds	r0, #1
 8003e0e:	f43f ae52 	beq.w	8003ab6 <_printf_float+0xc2>
 8003e12:	f108 0801 	add.w	r8, r8, #1
 8003e16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	4543      	cmp	r3, r8
 8003e1c:	dcf1      	bgt.n	8003e02 <_printf_float+0x40e>
 8003e1e:	464b      	mov	r3, r9
 8003e20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003e24:	e6dc      	b.n	8003be0 <_printf_float+0x1ec>
 8003e26:	f04f 0800 	mov.w	r8, #0
 8003e2a:	f104 0a1a 	add.w	sl, r4, #26
 8003e2e:	e7f2      	b.n	8003e16 <_printf_float+0x422>
 8003e30:	2301      	movs	r3, #1
 8003e32:	4642      	mov	r2, r8
 8003e34:	e7df      	b.n	8003df6 <_printf_float+0x402>
 8003e36:	2301      	movs	r3, #1
 8003e38:	464a      	mov	r2, r9
 8003e3a:	4631      	mov	r1, r6
 8003e3c:	4628      	mov	r0, r5
 8003e3e:	47b8      	blx	r7
 8003e40:	3001      	adds	r0, #1
 8003e42:	f43f ae38 	beq.w	8003ab6 <_printf_float+0xc2>
 8003e46:	f108 0801 	add.w	r8, r8, #1
 8003e4a:	68e3      	ldr	r3, [r4, #12]
 8003e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e4e:	1a5b      	subs	r3, r3, r1
 8003e50:	4543      	cmp	r3, r8
 8003e52:	dcf0      	bgt.n	8003e36 <_printf_float+0x442>
 8003e54:	e6fa      	b.n	8003c4c <_printf_float+0x258>
 8003e56:	f04f 0800 	mov.w	r8, #0
 8003e5a:	f104 0919 	add.w	r9, r4, #25
 8003e5e:	e7f4      	b.n	8003e4a <_printf_float+0x456>

08003e60 <_printf_common>:
 8003e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e64:	4616      	mov	r6, r2
 8003e66:	4699      	mov	r9, r3
 8003e68:	688a      	ldr	r2, [r1, #8]
 8003e6a:	690b      	ldr	r3, [r1, #16]
 8003e6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e70:	4293      	cmp	r3, r2
 8003e72:	bfb8      	it	lt
 8003e74:	4613      	movlt	r3, r2
 8003e76:	6033      	str	r3, [r6, #0]
 8003e78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e7c:	4607      	mov	r7, r0
 8003e7e:	460c      	mov	r4, r1
 8003e80:	b10a      	cbz	r2, 8003e86 <_printf_common+0x26>
 8003e82:	3301      	adds	r3, #1
 8003e84:	6033      	str	r3, [r6, #0]
 8003e86:	6823      	ldr	r3, [r4, #0]
 8003e88:	0699      	lsls	r1, r3, #26
 8003e8a:	bf42      	ittt	mi
 8003e8c:	6833      	ldrmi	r3, [r6, #0]
 8003e8e:	3302      	addmi	r3, #2
 8003e90:	6033      	strmi	r3, [r6, #0]
 8003e92:	6825      	ldr	r5, [r4, #0]
 8003e94:	f015 0506 	ands.w	r5, r5, #6
 8003e98:	d106      	bne.n	8003ea8 <_printf_common+0x48>
 8003e9a:	f104 0a19 	add.w	sl, r4, #25
 8003e9e:	68e3      	ldr	r3, [r4, #12]
 8003ea0:	6832      	ldr	r2, [r6, #0]
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	42ab      	cmp	r3, r5
 8003ea6:	dc26      	bgt.n	8003ef6 <_printf_common+0x96>
 8003ea8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003eac:	1e13      	subs	r3, r2, #0
 8003eae:	6822      	ldr	r2, [r4, #0]
 8003eb0:	bf18      	it	ne
 8003eb2:	2301      	movne	r3, #1
 8003eb4:	0692      	lsls	r2, r2, #26
 8003eb6:	d42b      	bmi.n	8003f10 <_printf_common+0xb0>
 8003eb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ebc:	4649      	mov	r1, r9
 8003ebe:	4638      	mov	r0, r7
 8003ec0:	47c0      	blx	r8
 8003ec2:	3001      	adds	r0, #1
 8003ec4:	d01e      	beq.n	8003f04 <_printf_common+0xa4>
 8003ec6:	6823      	ldr	r3, [r4, #0]
 8003ec8:	68e5      	ldr	r5, [r4, #12]
 8003eca:	6832      	ldr	r2, [r6, #0]
 8003ecc:	f003 0306 	and.w	r3, r3, #6
 8003ed0:	2b04      	cmp	r3, #4
 8003ed2:	bf08      	it	eq
 8003ed4:	1aad      	subeq	r5, r5, r2
 8003ed6:	68a3      	ldr	r3, [r4, #8]
 8003ed8:	6922      	ldr	r2, [r4, #16]
 8003eda:	bf0c      	ite	eq
 8003edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ee0:	2500      	movne	r5, #0
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	bfc4      	itt	gt
 8003ee6:	1a9b      	subgt	r3, r3, r2
 8003ee8:	18ed      	addgt	r5, r5, r3
 8003eea:	2600      	movs	r6, #0
 8003eec:	341a      	adds	r4, #26
 8003eee:	42b5      	cmp	r5, r6
 8003ef0:	d11a      	bne.n	8003f28 <_printf_common+0xc8>
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	e008      	b.n	8003f08 <_printf_common+0xa8>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	4652      	mov	r2, sl
 8003efa:	4649      	mov	r1, r9
 8003efc:	4638      	mov	r0, r7
 8003efe:	47c0      	blx	r8
 8003f00:	3001      	adds	r0, #1
 8003f02:	d103      	bne.n	8003f0c <_printf_common+0xac>
 8003f04:	f04f 30ff 	mov.w	r0, #4294967295
 8003f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f0c:	3501      	adds	r5, #1
 8003f0e:	e7c6      	b.n	8003e9e <_printf_common+0x3e>
 8003f10:	18e1      	adds	r1, r4, r3
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	2030      	movs	r0, #48	; 0x30
 8003f16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f1a:	4422      	add	r2, r4
 8003f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f24:	3302      	adds	r3, #2
 8003f26:	e7c7      	b.n	8003eb8 <_printf_common+0x58>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	4622      	mov	r2, r4
 8003f2c:	4649      	mov	r1, r9
 8003f2e:	4638      	mov	r0, r7
 8003f30:	47c0      	blx	r8
 8003f32:	3001      	adds	r0, #1
 8003f34:	d0e6      	beq.n	8003f04 <_printf_common+0xa4>
 8003f36:	3601      	adds	r6, #1
 8003f38:	e7d9      	b.n	8003eee <_printf_common+0x8e>
	...

08003f3c <_printf_i>:
 8003f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f40:	7e0f      	ldrb	r7, [r1, #24]
 8003f42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003f44:	2f78      	cmp	r7, #120	; 0x78
 8003f46:	4691      	mov	r9, r2
 8003f48:	4680      	mov	r8, r0
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	469a      	mov	sl, r3
 8003f4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003f52:	d807      	bhi.n	8003f64 <_printf_i+0x28>
 8003f54:	2f62      	cmp	r7, #98	; 0x62
 8003f56:	d80a      	bhi.n	8003f6e <_printf_i+0x32>
 8003f58:	2f00      	cmp	r7, #0
 8003f5a:	f000 80d8 	beq.w	800410e <_printf_i+0x1d2>
 8003f5e:	2f58      	cmp	r7, #88	; 0x58
 8003f60:	f000 80a3 	beq.w	80040aa <_printf_i+0x16e>
 8003f64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003f6c:	e03a      	b.n	8003fe4 <_printf_i+0xa8>
 8003f6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003f72:	2b15      	cmp	r3, #21
 8003f74:	d8f6      	bhi.n	8003f64 <_printf_i+0x28>
 8003f76:	a101      	add	r1, pc, #4	; (adr r1, 8003f7c <_printf_i+0x40>)
 8003f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f7c:	08003fd5 	.word	0x08003fd5
 8003f80:	08003fe9 	.word	0x08003fe9
 8003f84:	08003f65 	.word	0x08003f65
 8003f88:	08003f65 	.word	0x08003f65
 8003f8c:	08003f65 	.word	0x08003f65
 8003f90:	08003f65 	.word	0x08003f65
 8003f94:	08003fe9 	.word	0x08003fe9
 8003f98:	08003f65 	.word	0x08003f65
 8003f9c:	08003f65 	.word	0x08003f65
 8003fa0:	08003f65 	.word	0x08003f65
 8003fa4:	08003f65 	.word	0x08003f65
 8003fa8:	080040f5 	.word	0x080040f5
 8003fac:	08004019 	.word	0x08004019
 8003fb0:	080040d7 	.word	0x080040d7
 8003fb4:	08003f65 	.word	0x08003f65
 8003fb8:	08003f65 	.word	0x08003f65
 8003fbc:	08004117 	.word	0x08004117
 8003fc0:	08003f65 	.word	0x08003f65
 8003fc4:	08004019 	.word	0x08004019
 8003fc8:	08003f65 	.word	0x08003f65
 8003fcc:	08003f65 	.word	0x08003f65
 8003fd0:	080040df 	.word	0x080040df
 8003fd4:	682b      	ldr	r3, [r5, #0]
 8003fd6:	1d1a      	adds	r2, r3, #4
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	602a      	str	r2, [r5, #0]
 8003fdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fe0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0a3      	b.n	8004130 <_printf_i+0x1f4>
 8003fe8:	6820      	ldr	r0, [r4, #0]
 8003fea:	6829      	ldr	r1, [r5, #0]
 8003fec:	0606      	lsls	r6, r0, #24
 8003fee:	f101 0304 	add.w	r3, r1, #4
 8003ff2:	d50a      	bpl.n	800400a <_printf_i+0xce>
 8003ff4:	680e      	ldr	r6, [r1, #0]
 8003ff6:	602b      	str	r3, [r5, #0]
 8003ff8:	2e00      	cmp	r6, #0
 8003ffa:	da03      	bge.n	8004004 <_printf_i+0xc8>
 8003ffc:	232d      	movs	r3, #45	; 0x2d
 8003ffe:	4276      	negs	r6, r6
 8004000:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004004:	485e      	ldr	r0, [pc, #376]	; (8004180 <_printf_i+0x244>)
 8004006:	230a      	movs	r3, #10
 8004008:	e019      	b.n	800403e <_printf_i+0x102>
 800400a:	680e      	ldr	r6, [r1, #0]
 800400c:	602b      	str	r3, [r5, #0]
 800400e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004012:	bf18      	it	ne
 8004014:	b236      	sxthne	r6, r6
 8004016:	e7ef      	b.n	8003ff8 <_printf_i+0xbc>
 8004018:	682b      	ldr	r3, [r5, #0]
 800401a:	6820      	ldr	r0, [r4, #0]
 800401c:	1d19      	adds	r1, r3, #4
 800401e:	6029      	str	r1, [r5, #0]
 8004020:	0601      	lsls	r1, r0, #24
 8004022:	d501      	bpl.n	8004028 <_printf_i+0xec>
 8004024:	681e      	ldr	r6, [r3, #0]
 8004026:	e002      	b.n	800402e <_printf_i+0xf2>
 8004028:	0646      	lsls	r6, r0, #25
 800402a:	d5fb      	bpl.n	8004024 <_printf_i+0xe8>
 800402c:	881e      	ldrh	r6, [r3, #0]
 800402e:	4854      	ldr	r0, [pc, #336]	; (8004180 <_printf_i+0x244>)
 8004030:	2f6f      	cmp	r7, #111	; 0x6f
 8004032:	bf0c      	ite	eq
 8004034:	2308      	moveq	r3, #8
 8004036:	230a      	movne	r3, #10
 8004038:	2100      	movs	r1, #0
 800403a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800403e:	6865      	ldr	r5, [r4, #4]
 8004040:	60a5      	str	r5, [r4, #8]
 8004042:	2d00      	cmp	r5, #0
 8004044:	bfa2      	ittt	ge
 8004046:	6821      	ldrge	r1, [r4, #0]
 8004048:	f021 0104 	bicge.w	r1, r1, #4
 800404c:	6021      	strge	r1, [r4, #0]
 800404e:	b90e      	cbnz	r6, 8004054 <_printf_i+0x118>
 8004050:	2d00      	cmp	r5, #0
 8004052:	d04d      	beq.n	80040f0 <_printf_i+0x1b4>
 8004054:	4615      	mov	r5, r2
 8004056:	fbb6 f1f3 	udiv	r1, r6, r3
 800405a:	fb03 6711 	mls	r7, r3, r1, r6
 800405e:	5dc7      	ldrb	r7, [r0, r7]
 8004060:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004064:	4637      	mov	r7, r6
 8004066:	42bb      	cmp	r3, r7
 8004068:	460e      	mov	r6, r1
 800406a:	d9f4      	bls.n	8004056 <_printf_i+0x11a>
 800406c:	2b08      	cmp	r3, #8
 800406e:	d10b      	bne.n	8004088 <_printf_i+0x14c>
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	07de      	lsls	r6, r3, #31
 8004074:	d508      	bpl.n	8004088 <_printf_i+0x14c>
 8004076:	6923      	ldr	r3, [r4, #16]
 8004078:	6861      	ldr	r1, [r4, #4]
 800407a:	4299      	cmp	r1, r3
 800407c:	bfde      	ittt	le
 800407e:	2330      	movle	r3, #48	; 0x30
 8004080:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004084:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004088:	1b52      	subs	r2, r2, r5
 800408a:	6122      	str	r2, [r4, #16]
 800408c:	f8cd a000 	str.w	sl, [sp]
 8004090:	464b      	mov	r3, r9
 8004092:	aa03      	add	r2, sp, #12
 8004094:	4621      	mov	r1, r4
 8004096:	4640      	mov	r0, r8
 8004098:	f7ff fee2 	bl	8003e60 <_printf_common>
 800409c:	3001      	adds	r0, #1
 800409e:	d14c      	bne.n	800413a <_printf_i+0x1fe>
 80040a0:	f04f 30ff 	mov.w	r0, #4294967295
 80040a4:	b004      	add	sp, #16
 80040a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040aa:	4835      	ldr	r0, [pc, #212]	; (8004180 <_printf_i+0x244>)
 80040ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80040b0:	6829      	ldr	r1, [r5, #0]
 80040b2:	6823      	ldr	r3, [r4, #0]
 80040b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80040b8:	6029      	str	r1, [r5, #0]
 80040ba:	061d      	lsls	r5, r3, #24
 80040bc:	d514      	bpl.n	80040e8 <_printf_i+0x1ac>
 80040be:	07df      	lsls	r7, r3, #31
 80040c0:	bf44      	itt	mi
 80040c2:	f043 0320 	orrmi.w	r3, r3, #32
 80040c6:	6023      	strmi	r3, [r4, #0]
 80040c8:	b91e      	cbnz	r6, 80040d2 <_printf_i+0x196>
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	f023 0320 	bic.w	r3, r3, #32
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	2310      	movs	r3, #16
 80040d4:	e7b0      	b.n	8004038 <_printf_i+0xfc>
 80040d6:	6823      	ldr	r3, [r4, #0]
 80040d8:	f043 0320 	orr.w	r3, r3, #32
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	2378      	movs	r3, #120	; 0x78
 80040e0:	4828      	ldr	r0, [pc, #160]	; (8004184 <_printf_i+0x248>)
 80040e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80040e6:	e7e3      	b.n	80040b0 <_printf_i+0x174>
 80040e8:	0659      	lsls	r1, r3, #25
 80040ea:	bf48      	it	mi
 80040ec:	b2b6      	uxthmi	r6, r6
 80040ee:	e7e6      	b.n	80040be <_printf_i+0x182>
 80040f0:	4615      	mov	r5, r2
 80040f2:	e7bb      	b.n	800406c <_printf_i+0x130>
 80040f4:	682b      	ldr	r3, [r5, #0]
 80040f6:	6826      	ldr	r6, [r4, #0]
 80040f8:	6961      	ldr	r1, [r4, #20]
 80040fa:	1d18      	adds	r0, r3, #4
 80040fc:	6028      	str	r0, [r5, #0]
 80040fe:	0635      	lsls	r5, r6, #24
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	d501      	bpl.n	8004108 <_printf_i+0x1cc>
 8004104:	6019      	str	r1, [r3, #0]
 8004106:	e002      	b.n	800410e <_printf_i+0x1d2>
 8004108:	0670      	lsls	r0, r6, #25
 800410a:	d5fb      	bpl.n	8004104 <_printf_i+0x1c8>
 800410c:	8019      	strh	r1, [r3, #0]
 800410e:	2300      	movs	r3, #0
 8004110:	6123      	str	r3, [r4, #16]
 8004112:	4615      	mov	r5, r2
 8004114:	e7ba      	b.n	800408c <_printf_i+0x150>
 8004116:	682b      	ldr	r3, [r5, #0]
 8004118:	1d1a      	adds	r2, r3, #4
 800411a:	602a      	str	r2, [r5, #0]
 800411c:	681d      	ldr	r5, [r3, #0]
 800411e:	6862      	ldr	r2, [r4, #4]
 8004120:	2100      	movs	r1, #0
 8004122:	4628      	mov	r0, r5
 8004124:	f7fc f85c 	bl	80001e0 <memchr>
 8004128:	b108      	cbz	r0, 800412e <_printf_i+0x1f2>
 800412a:	1b40      	subs	r0, r0, r5
 800412c:	6060      	str	r0, [r4, #4]
 800412e:	6863      	ldr	r3, [r4, #4]
 8004130:	6123      	str	r3, [r4, #16]
 8004132:	2300      	movs	r3, #0
 8004134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004138:	e7a8      	b.n	800408c <_printf_i+0x150>
 800413a:	6923      	ldr	r3, [r4, #16]
 800413c:	462a      	mov	r2, r5
 800413e:	4649      	mov	r1, r9
 8004140:	4640      	mov	r0, r8
 8004142:	47d0      	blx	sl
 8004144:	3001      	adds	r0, #1
 8004146:	d0ab      	beq.n	80040a0 <_printf_i+0x164>
 8004148:	6823      	ldr	r3, [r4, #0]
 800414a:	079b      	lsls	r3, r3, #30
 800414c:	d413      	bmi.n	8004176 <_printf_i+0x23a>
 800414e:	68e0      	ldr	r0, [r4, #12]
 8004150:	9b03      	ldr	r3, [sp, #12]
 8004152:	4298      	cmp	r0, r3
 8004154:	bfb8      	it	lt
 8004156:	4618      	movlt	r0, r3
 8004158:	e7a4      	b.n	80040a4 <_printf_i+0x168>
 800415a:	2301      	movs	r3, #1
 800415c:	4632      	mov	r2, r6
 800415e:	4649      	mov	r1, r9
 8004160:	4640      	mov	r0, r8
 8004162:	47d0      	blx	sl
 8004164:	3001      	adds	r0, #1
 8004166:	d09b      	beq.n	80040a0 <_printf_i+0x164>
 8004168:	3501      	adds	r5, #1
 800416a:	68e3      	ldr	r3, [r4, #12]
 800416c:	9903      	ldr	r1, [sp, #12]
 800416e:	1a5b      	subs	r3, r3, r1
 8004170:	42ab      	cmp	r3, r5
 8004172:	dcf2      	bgt.n	800415a <_printf_i+0x21e>
 8004174:	e7eb      	b.n	800414e <_printf_i+0x212>
 8004176:	2500      	movs	r5, #0
 8004178:	f104 0619 	add.w	r6, r4, #25
 800417c:	e7f5      	b.n	800416a <_printf_i+0x22e>
 800417e:	bf00      	nop
 8004180:	08006af2 	.word	0x08006af2
 8004184:	08006b03 	.word	0x08006b03

08004188 <strncpy>:
 8004188:	b510      	push	{r4, lr}
 800418a:	3901      	subs	r1, #1
 800418c:	4603      	mov	r3, r0
 800418e:	b132      	cbz	r2, 800419e <strncpy+0x16>
 8004190:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004194:	f803 4b01 	strb.w	r4, [r3], #1
 8004198:	3a01      	subs	r2, #1
 800419a:	2c00      	cmp	r4, #0
 800419c:	d1f7      	bne.n	800418e <strncpy+0x6>
 800419e:	441a      	add	r2, r3
 80041a0:	2100      	movs	r1, #0
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d100      	bne.n	80041a8 <strncpy+0x20>
 80041a6:	bd10      	pop	{r4, pc}
 80041a8:	f803 1b01 	strb.w	r1, [r3], #1
 80041ac:	e7f9      	b.n	80041a2 <strncpy+0x1a>

080041ae <_vsniprintf_r>:
 80041ae:	b530      	push	{r4, r5, lr}
 80041b0:	4614      	mov	r4, r2
 80041b2:	2c00      	cmp	r4, #0
 80041b4:	b09b      	sub	sp, #108	; 0x6c
 80041b6:	4605      	mov	r5, r0
 80041b8:	461a      	mov	r2, r3
 80041ba:	da05      	bge.n	80041c8 <_vsniprintf_r+0x1a>
 80041bc:	238b      	movs	r3, #139	; 0x8b
 80041be:	6003      	str	r3, [r0, #0]
 80041c0:	f04f 30ff 	mov.w	r0, #4294967295
 80041c4:	b01b      	add	sp, #108	; 0x6c
 80041c6:	bd30      	pop	{r4, r5, pc}
 80041c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80041cc:	f8ad 300c 	strh.w	r3, [sp, #12]
 80041d0:	bf14      	ite	ne
 80041d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80041d6:	4623      	moveq	r3, r4
 80041d8:	9302      	str	r3, [sp, #8]
 80041da:	9305      	str	r3, [sp, #20]
 80041dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041e0:	9100      	str	r1, [sp, #0]
 80041e2:	9104      	str	r1, [sp, #16]
 80041e4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80041e8:	4669      	mov	r1, sp
 80041ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80041ec:	f001 fb74 	bl	80058d8 <_svfiprintf_r>
 80041f0:	1c43      	adds	r3, r0, #1
 80041f2:	bfbc      	itt	lt
 80041f4:	238b      	movlt	r3, #139	; 0x8b
 80041f6:	602b      	strlt	r3, [r5, #0]
 80041f8:	2c00      	cmp	r4, #0
 80041fa:	d0e3      	beq.n	80041c4 <_vsniprintf_r+0x16>
 80041fc:	9b00      	ldr	r3, [sp, #0]
 80041fe:	2200      	movs	r2, #0
 8004200:	701a      	strb	r2, [r3, #0]
 8004202:	e7df      	b.n	80041c4 <_vsniprintf_r+0x16>

08004204 <vsniprintf>:
 8004204:	b507      	push	{r0, r1, r2, lr}
 8004206:	9300      	str	r3, [sp, #0]
 8004208:	4613      	mov	r3, r2
 800420a:	460a      	mov	r2, r1
 800420c:	4601      	mov	r1, r0
 800420e:	4803      	ldr	r0, [pc, #12]	; (800421c <vsniprintf+0x18>)
 8004210:	6800      	ldr	r0, [r0, #0]
 8004212:	f7ff ffcc 	bl	80041ae <_vsniprintf_r>
 8004216:	b003      	add	sp, #12
 8004218:	f85d fb04 	ldr.w	pc, [sp], #4
 800421c:	2000000c 	.word	0x2000000c

08004220 <quorem>:
 8004220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004224:	6903      	ldr	r3, [r0, #16]
 8004226:	690c      	ldr	r4, [r1, #16]
 8004228:	42a3      	cmp	r3, r4
 800422a:	4607      	mov	r7, r0
 800422c:	f2c0 8081 	blt.w	8004332 <quorem+0x112>
 8004230:	3c01      	subs	r4, #1
 8004232:	f101 0814 	add.w	r8, r1, #20
 8004236:	f100 0514 	add.w	r5, r0, #20
 800423a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800423e:	9301      	str	r3, [sp, #4]
 8004240:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004244:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004248:	3301      	adds	r3, #1
 800424a:	429a      	cmp	r2, r3
 800424c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004250:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004254:	fbb2 f6f3 	udiv	r6, r2, r3
 8004258:	d331      	bcc.n	80042be <quorem+0x9e>
 800425a:	f04f 0e00 	mov.w	lr, #0
 800425e:	4640      	mov	r0, r8
 8004260:	46ac      	mov	ip, r5
 8004262:	46f2      	mov	sl, lr
 8004264:	f850 2b04 	ldr.w	r2, [r0], #4
 8004268:	b293      	uxth	r3, r2
 800426a:	fb06 e303 	mla	r3, r6, r3, lr
 800426e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004272:	b29b      	uxth	r3, r3
 8004274:	ebaa 0303 	sub.w	r3, sl, r3
 8004278:	f8dc a000 	ldr.w	sl, [ip]
 800427c:	0c12      	lsrs	r2, r2, #16
 800427e:	fa13 f38a 	uxtah	r3, r3, sl
 8004282:	fb06 e202 	mla	r2, r6, r2, lr
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	9b00      	ldr	r3, [sp, #0]
 800428a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800428e:	b292      	uxth	r2, r2
 8004290:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004294:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004298:	f8bd 3000 	ldrh.w	r3, [sp]
 800429c:	4581      	cmp	r9, r0
 800429e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042a2:	f84c 3b04 	str.w	r3, [ip], #4
 80042a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80042aa:	d2db      	bcs.n	8004264 <quorem+0x44>
 80042ac:	f855 300b 	ldr.w	r3, [r5, fp]
 80042b0:	b92b      	cbnz	r3, 80042be <quorem+0x9e>
 80042b2:	9b01      	ldr	r3, [sp, #4]
 80042b4:	3b04      	subs	r3, #4
 80042b6:	429d      	cmp	r5, r3
 80042b8:	461a      	mov	r2, r3
 80042ba:	d32e      	bcc.n	800431a <quorem+0xfa>
 80042bc:	613c      	str	r4, [r7, #16]
 80042be:	4638      	mov	r0, r7
 80042c0:	f001 f8b6 	bl	8005430 <__mcmp>
 80042c4:	2800      	cmp	r0, #0
 80042c6:	db24      	blt.n	8004312 <quorem+0xf2>
 80042c8:	3601      	adds	r6, #1
 80042ca:	4628      	mov	r0, r5
 80042cc:	f04f 0c00 	mov.w	ip, #0
 80042d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80042d4:	f8d0 e000 	ldr.w	lr, [r0]
 80042d8:	b293      	uxth	r3, r2
 80042da:	ebac 0303 	sub.w	r3, ip, r3
 80042de:	0c12      	lsrs	r2, r2, #16
 80042e0:	fa13 f38e 	uxtah	r3, r3, lr
 80042e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80042e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80042f2:	45c1      	cmp	r9, r8
 80042f4:	f840 3b04 	str.w	r3, [r0], #4
 80042f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80042fc:	d2e8      	bcs.n	80042d0 <quorem+0xb0>
 80042fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004302:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004306:	b922      	cbnz	r2, 8004312 <quorem+0xf2>
 8004308:	3b04      	subs	r3, #4
 800430a:	429d      	cmp	r5, r3
 800430c:	461a      	mov	r2, r3
 800430e:	d30a      	bcc.n	8004326 <quorem+0x106>
 8004310:	613c      	str	r4, [r7, #16]
 8004312:	4630      	mov	r0, r6
 8004314:	b003      	add	sp, #12
 8004316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	3b04      	subs	r3, #4
 800431e:	2a00      	cmp	r2, #0
 8004320:	d1cc      	bne.n	80042bc <quorem+0x9c>
 8004322:	3c01      	subs	r4, #1
 8004324:	e7c7      	b.n	80042b6 <quorem+0x96>
 8004326:	6812      	ldr	r2, [r2, #0]
 8004328:	3b04      	subs	r3, #4
 800432a:	2a00      	cmp	r2, #0
 800432c:	d1f0      	bne.n	8004310 <quorem+0xf0>
 800432e:	3c01      	subs	r4, #1
 8004330:	e7eb      	b.n	800430a <quorem+0xea>
 8004332:	2000      	movs	r0, #0
 8004334:	e7ee      	b.n	8004314 <quorem+0xf4>
	...

08004338 <_dtoa_r>:
 8004338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800433c:	ed2d 8b04 	vpush	{d8-d9}
 8004340:	ec57 6b10 	vmov	r6, r7, d0
 8004344:	b093      	sub	sp, #76	; 0x4c
 8004346:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004348:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800434c:	9106      	str	r1, [sp, #24]
 800434e:	ee10 aa10 	vmov	sl, s0
 8004352:	4604      	mov	r4, r0
 8004354:	9209      	str	r2, [sp, #36]	; 0x24
 8004356:	930c      	str	r3, [sp, #48]	; 0x30
 8004358:	46bb      	mov	fp, r7
 800435a:	b975      	cbnz	r5, 800437a <_dtoa_r+0x42>
 800435c:	2010      	movs	r0, #16
 800435e:	f000 fddd 	bl	8004f1c <malloc>
 8004362:	4602      	mov	r2, r0
 8004364:	6260      	str	r0, [r4, #36]	; 0x24
 8004366:	b920      	cbnz	r0, 8004372 <_dtoa_r+0x3a>
 8004368:	4ba7      	ldr	r3, [pc, #668]	; (8004608 <_dtoa_r+0x2d0>)
 800436a:	21ea      	movs	r1, #234	; 0xea
 800436c:	48a7      	ldr	r0, [pc, #668]	; (800460c <_dtoa_r+0x2d4>)
 800436e:	f001 fbc3 	bl	8005af8 <__assert_func>
 8004372:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004376:	6005      	str	r5, [r0, #0]
 8004378:	60c5      	str	r5, [r0, #12]
 800437a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800437c:	6819      	ldr	r1, [r3, #0]
 800437e:	b151      	cbz	r1, 8004396 <_dtoa_r+0x5e>
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	604a      	str	r2, [r1, #4]
 8004384:	2301      	movs	r3, #1
 8004386:	4093      	lsls	r3, r2
 8004388:	608b      	str	r3, [r1, #8]
 800438a:	4620      	mov	r0, r4
 800438c:	f000 fe0e 	bl	8004fac <_Bfree>
 8004390:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004392:	2200      	movs	r2, #0
 8004394:	601a      	str	r2, [r3, #0]
 8004396:	1e3b      	subs	r3, r7, #0
 8004398:	bfaa      	itet	ge
 800439a:	2300      	movge	r3, #0
 800439c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80043a0:	f8c8 3000 	strge.w	r3, [r8]
 80043a4:	4b9a      	ldr	r3, [pc, #616]	; (8004610 <_dtoa_r+0x2d8>)
 80043a6:	bfbc      	itt	lt
 80043a8:	2201      	movlt	r2, #1
 80043aa:	f8c8 2000 	strlt.w	r2, [r8]
 80043ae:	ea33 030b 	bics.w	r3, r3, fp
 80043b2:	d11b      	bne.n	80043ec <_dtoa_r+0xb4>
 80043b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80043b6:	f242 730f 	movw	r3, #9999	; 0x270f
 80043ba:	6013      	str	r3, [r2, #0]
 80043bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80043c0:	4333      	orrs	r3, r6
 80043c2:	f000 8592 	beq.w	8004eea <_dtoa_r+0xbb2>
 80043c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80043c8:	b963      	cbnz	r3, 80043e4 <_dtoa_r+0xac>
 80043ca:	4b92      	ldr	r3, [pc, #584]	; (8004614 <_dtoa_r+0x2dc>)
 80043cc:	e022      	b.n	8004414 <_dtoa_r+0xdc>
 80043ce:	4b92      	ldr	r3, [pc, #584]	; (8004618 <_dtoa_r+0x2e0>)
 80043d0:	9301      	str	r3, [sp, #4]
 80043d2:	3308      	adds	r3, #8
 80043d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80043d6:	6013      	str	r3, [r2, #0]
 80043d8:	9801      	ldr	r0, [sp, #4]
 80043da:	b013      	add	sp, #76	; 0x4c
 80043dc:	ecbd 8b04 	vpop	{d8-d9}
 80043e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043e4:	4b8b      	ldr	r3, [pc, #556]	; (8004614 <_dtoa_r+0x2dc>)
 80043e6:	9301      	str	r3, [sp, #4]
 80043e8:	3303      	adds	r3, #3
 80043ea:	e7f3      	b.n	80043d4 <_dtoa_r+0x9c>
 80043ec:	2200      	movs	r2, #0
 80043ee:	2300      	movs	r3, #0
 80043f0:	4650      	mov	r0, sl
 80043f2:	4659      	mov	r1, fp
 80043f4:	f7fc fb68 	bl	8000ac8 <__aeabi_dcmpeq>
 80043f8:	ec4b ab19 	vmov	d9, sl, fp
 80043fc:	4680      	mov	r8, r0
 80043fe:	b158      	cbz	r0, 8004418 <_dtoa_r+0xe0>
 8004400:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004402:	2301      	movs	r3, #1
 8004404:	6013      	str	r3, [r2, #0]
 8004406:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004408:	2b00      	cmp	r3, #0
 800440a:	f000 856b 	beq.w	8004ee4 <_dtoa_r+0xbac>
 800440e:	4883      	ldr	r0, [pc, #524]	; (800461c <_dtoa_r+0x2e4>)
 8004410:	6018      	str	r0, [r3, #0]
 8004412:	1e43      	subs	r3, r0, #1
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	e7df      	b.n	80043d8 <_dtoa_r+0xa0>
 8004418:	ec4b ab10 	vmov	d0, sl, fp
 800441c:	aa10      	add	r2, sp, #64	; 0x40
 800441e:	a911      	add	r1, sp, #68	; 0x44
 8004420:	4620      	mov	r0, r4
 8004422:	f001 f8ab 	bl	800557c <__d2b>
 8004426:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800442a:	ee08 0a10 	vmov	s16, r0
 800442e:	2d00      	cmp	r5, #0
 8004430:	f000 8084 	beq.w	800453c <_dtoa_r+0x204>
 8004434:	ee19 3a90 	vmov	r3, s19
 8004438:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800443c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004440:	4656      	mov	r6, sl
 8004442:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004446:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800444a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800444e:	4b74      	ldr	r3, [pc, #464]	; (8004620 <_dtoa_r+0x2e8>)
 8004450:	2200      	movs	r2, #0
 8004452:	4630      	mov	r0, r6
 8004454:	4639      	mov	r1, r7
 8004456:	f7fb ff17 	bl	8000288 <__aeabi_dsub>
 800445a:	a365      	add	r3, pc, #404	; (adr r3, 80045f0 <_dtoa_r+0x2b8>)
 800445c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004460:	f7fc f8ca 	bl	80005f8 <__aeabi_dmul>
 8004464:	a364      	add	r3, pc, #400	; (adr r3, 80045f8 <_dtoa_r+0x2c0>)
 8004466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446a:	f7fb ff0f 	bl	800028c <__adddf3>
 800446e:	4606      	mov	r6, r0
 8004470:	4628      	mov	r0, r5
 8004472:	460f      	mov	r7, r1
 8004474:	f7fc f856 	bl	8000524 <__aeabi_i2d>
 8004478:	a361      	add	r3, pc, #388	; (adr r3, 8004600 <_dtoa_r+0x2c8>)
 800447a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447e:	f7fc f8bb 	bl	80005f8 <__aeabi_dmul>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4630      	mov	r0, r6
 8004488:	4639      	mov	r1, r7
 800448a:	f7fb feff 	bl	800028c <__adddf3>
 800448e:	4606      	mov	r6, r0
 8004490:	460f      	mov	r7, r1
 8004492:	f7fc fb61 	bl	8000b58 <__aeabi_d2iz>
 8004496:	2200      	movs	r2, #0
 8004498:	9000      	str	r0, [sp, #0]
 800449a:	2300      	movs	r3, #0
 800449c:	4630      	mov	r0, r6
 800449e:	4639      	mov	r1, r7
 80044a0:	f7fc fb1c 	bl	8000adc <__aeabi_dcmplt>
 80044a4:	b150      	cbz	r0, 80044bc <_dtoa_r+0x184>
 80044a6:	9800      	ldr	r0, [sp, #0]
 80044a8:	f7fc f83c 	bl	8000524 <__aeabi_i2d>
 80044ac:	4632      	mov	r2, r6
 80044ae:	463b      	mov	r3, r7
 80044b0:	f7fc fb0a 	bl	8000ac8 <__aeabi_dcmpeq>
 80044b4:	b910      	cbnz	r0, 80044bc <_dtoa_r+0x184>
 80044b6:	9b00      	ldr	r3, [sp, #0]
 80044b8:	3b01      	subs	r3, #1
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	9b00      	ldr	r3, [sp, #0]
 80044be:	2b16      	cmp	r3, #22
 80044c0:	d85a      	bhi.n	8004578 <_dtoa_r+0x240>
 80044c2:	9a00      	ldr	r2, [sp, #0]
 80044c4:	4b57      	ldr	r3, [pc, #348]	; (8004624 <_dtoa_r+0x2ec>)
 80044c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80044ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ce:	ec51 0b19 	vmov	r0, r1, d9
 80044d2:	f7fc fb03 	bl	8000adc <__aeabi_dcmplt>
 80044d6:	2800      	cmp	r0, #0
 80044d8:	d050      	beq.n	800457c <_dtoa_r+0x244>
 80044da:	9b00      	ldr	r3, [sp, #0]
 80044dc:	3b01      	subs	r3, #1
 80044de:	9300      	str	r3, [sp, #0]
 80044e0:	2300      	movs	r3, #0
 80044e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80044e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80044e6:	1b5d      	subs	r5, r3, r5
 80044e8:	1e6b      	subs	r3, r5, #1
 80044ea:	9305      	str	r3, [sp, #20]
 80044ec:	bf45      	ittet	mi
 80044ee:	f1c5 0301 	rsbmi	r3, r5, #1
 80044f2:	9304      	strmi	r3, [sp, #16]
 80044f4:	2300      	movpl	r3, #0
 80044f6:	2300      	movmi	r3, #0
 80044f8:	bf4c      	ite	mi
 80044fa:	9305      	strmi	r3, [sp, #20]
 80044fc:	9304      	strpl	r3, [sp, #16]
 80044fe:	9b00      	ldr	r3, [sp, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	db3d      	blt.n	8004580 <_dtoa_r+0x248>
 8004504:	9b05      	ldr	r3, [sp, #20]
 8004506:	9a00      	ldr	r2, [sp, #0]
 8004508:	920a      	str	r2, [sp, #40]	; 0x28
 800450a:	4413      	add	r3, r2
 800450c:	9305      	str	r3, [sp, #20]
 800450e:	2300      	movs	r3, #0
 8004510:	9307      	str	r3, [sp, #28]
 8004512:	9b06      	ldr	r3, [sp, #24]
 8004514:	2b09      	cmp	r3, #9
 8004516:	f200 8089 	bhi.w	800462c <_dtoa_r+0x2f4>
 800451a:	2b05      	cmp	r3, #5
 800451c:	bfc4      	itt	gt
 800451e:	3b04      	subgt	r3, #4
 8004520:	9306      	strgt	r3, [sp, #24]
 8004522:	9b06      	ldr	r3, [sp, #24]
 8004524:	f1a3 0302 	sub.w	r3, r3, #2
 8004528:	bfcc      	ite	gt
 800452a:	2500      	movgt	r5, #0
 800452c:	2501      	movle	r5, #1
 800452e:	2b03      	cmp	r3, #3
 8004530:	f200 8087 	bhi.w	8004642 <_dtoa_r+0x30a>
 8004534:	e8df f003 	tbb	[pc, r3]
 8004538:	59383a2d 	.word	0x59383a2d
 800453c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004540:	441d      	add	r5, r3
 8004542:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004546:	2b20      	cmp	r3, #32
 8004548:	bfc1      	itttt	gt
 800454a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800454e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004552:	fa0b f303 	lslgt.w	r3, fp, r3
 8004556:	fa26 f000 	lsrgt.w	r0, r6, r0
 800455a:	bfda      	itte	le
 800455c:	f1c3 0320 	rsble	r3, r3, #32
 8004560:	fa06 f003 	lslle.w	r0, r6, r3
 8004564:	4318      	orrgt	r0, r3
 8004566:	f7fb ffcd 	bl	8000504 <__aeabi_ui2d>
 800456a:	2301      	movs	r3, #1
 800456c:	4606      	mov	r6, r0
 800456e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004572:	3d01      	subs	r5, #1
 8004574:	930e      	str	r3, [sp, #56]	; 0x38
 8004576:	e76a      	b.n	800444e <_dtoa_r+0x116>
 8004578:	2301      	movs	r3, #1
 800457a:	e7b2      	b.n	80044e2 <_dtoa_r+0x1aa>
 800457c:	900b      	str	r0, [sp, #44]	; 0x2c
 800457e:	e7b1      	b.n	80044e4 <_dtoa_r+0x1ac>
 8004580:	9b04      	ldr	r3, [sp, #16]
 8004582:	9a00      	ldr	r2, [sp, #0]
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	9304      	str	r3, [sp, #16]
 8004588:	4253      	negs	r3, r2
 800458a:	9307      	str	r3, [sp, #28]
 800458c:	2300      	movs	r3, #0
 800458e:	930a      	str	r3, [sp, #40]	; 0x28
 8004590:	e7bf      	b.n	8004512 <_dtoa_r+0x1da>
 8004592:	2300      	movs	r3, #0
 8004594:	9308      	str	r3, [sp, #32]
 8004596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004598:	2b00      	cmp	r3, #0
 800459a:	dc55      	bgt.n	8004648 <_dtoa_r+0x310>
 800459c:	2301      	movs	r3, #1
 800459e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80045a2:	461a      	mov	r2, r3
 80045a4:	9209      	str	r2, [sp, #36]	; 0x24
 80045a6:	e00c      	b.n	80045c2 <_dtoa_r+0x28a>
 80045a8:	2301      	movs	r3, #1
 80045aa:	e7f3      	b.n	8004594 <_dtoa_r+0x25c>
 80045ac:	2300      	movs	r3, #0
 80045ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80045b0:	9308      	str	r3, [sp, #32]
 80045b2:	9b00      	ldr	r3, [sp, #0]
 80045b4:	4413      	add	r3, r2
 80045b6:	9302      	str	r3, [sp, #8]
 80045b8:	3301      	adds	r3, #1
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	9303      	str	r3, [sp, #12]
 80045be:	bfb8      	it	lt
 80045c0:	2301      	movlt	r3, #1
 80045c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80045c4:	2200      	movs	r2, #0
 80045c6:	6042      	str	r2, [r0, #4]
 80045c8:	2204      	movs	r2, #4
 80045ca:	f102 0614 	add.w	r6, r2, #20
 80045ce:	429e      	cmp	r6, r3
 80045d0:	6841      	ldr	r1, [r0, #4]
 80045d2:	d93d      	bls.n	8004650 <_dtoa_r+0x318>
 80045d4:	4620      	mov	r0, r4
 80045d6:	f000 fca9 	bl	8004f2c <_Balloc>
 80045da:	9001      	str	r0, [sp, #4]
 80045dc:	2800      	cmp	r0, #0
 80045de:	d13b      	bne.n	8004658 <_dtoa_r+0x320>
 80045e0:	4b11      	ldr	r3, [pc, #68]	; (8004628 <_dtoa_r+0x2f0>)
 80045e2:	4602      	mov	r2, r0
 80045e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80045e8:	e6c0      	b.n	800436c <_dtoa_r+0x34>
 80045ea:	2301      	movs	r3, #1
 80045ec:	e7df      	b.n	80045ae <_dtoa_r+0x276>
 80045ee:	bf00      	nop
 80045f0:	636f4361 	.word	0x636f4361
 80045f4:	3fd287a7 	.word	0x3fd287a7
 80045f8:	8b60c8b3 	.word	0x8b60c8b3
 80045fc:	3fc68a28 	.word	0x3fc68a28
 8004600:	509f79fb 	.word	0x509f79fb
 8004604:	3fd34413 	.word	0x3fd34413
 8004608:	08006b21 	.word	0x08006b21
 800460c:	08006b38 	.word	0x08006b38
 8004610:	7ff00000 	.word	0x7ff00000
 8004614:	08006b1d 	.word	0x08006b1d
 8004618:	08006b14 	.word	0x08006b14
 800461c:	08006af1 	.word	0x08006af1
 8004620:	3ff80000 	.word	0x3ff80000
 8004624:	08006c28 	.word	0x08006c28
 8004628:	08006b93 	.word	0x08006b93
 800462c:	2501      	movs	r5, #1
 800462e:	2300      	movs	r3, #0
 8004630:	9306      	str	r3, [sp, #24]
 8004632:	9508      	str	r5, [sp, #32]
 8004634:	f04f 33ff 	mov.w	r3, #4294967295
 8004638:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800463c:	2200      	movs	r2, #0
 800463e:	2312      	movs	r3, #18
 8004640:	e7b0      	b.n	80045a4 <_dtoa_r+0x26c>
 8004642:	2301      	movs	r3, #1
 8004644:	9308      	str	r3, [sp, #32]
 8004646:	e7f5      	b.n	8004634 <_dtoa_r+0x2fc>
 8004648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800464a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800464e:	e7b8      	b.n	80045c2 <_dtoa_r+0x28a>
 8004650:	3101      	adds	r1, #1
 8004652:	6041      	str	r1, [r0, #4]
 8004654:	0052      	lsls	r2, r2, #1
 8004656:	e7b8      	b.n	80045ca <_dtoa_r+0x292>
 8004658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800465a:	9a01      	ldr	r2, [sp, #4]
 800465c:	601a      	str	r2, [r3, #0]
 800465e:	9b03      	ldr	r3, [sp, #12]
 8004660:	2b0e      	cmp	r3, #14
 8004662:	f200 809d 	bhi.w	80047a0 <_dtoa_r+0x468>
 8004666:	2d00      	cmp	r5, #0
 8004668:	f000 809a 	beq.w	80047a0 <_dtoa_r+0x468>
 800466c:	9b00      	ldr	r3, [sp, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	dd32      	ble.n	80046d8 <_dtoa_r+0x3a0>
 8004672:	4ab7      	ldr	r2, [pc, #732]	; (8004950 <_dtoa_r+0x618>)
 8004674:	f003 030f 	and.w	r3, r3, #15
 8004678:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800467c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004680:	9b00      	ldr	r3, [sp, #0]
 8004682:	05d8      	lsls	r0, r3, #23
 8004684:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004688:	d516      	bpl.n	80046b8 <_dtoa_r+0x380>
 800468a:	4bb2      	ldr	r3, [pc, #712]	; (8004954 <_dtoa_r+0x61c>)
 800468c:	ec51 0b19 	vmov	r0, r1, d9
 8004690:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004694:	f7fc f8da 	bl	800084c <__aeabi_ddiv>
 8004698:	f007 070f 	and.w	r7, r7, #15
 800469c:	4682      	mov	sl, r0
 800469e:	468b      	mov	fp, r1
 80046a0:	2503      	movs	r5, #3
 80046a2:	4eac      	ldr	r6, [pc, #688]	; (8004954 <_dtoa_r+0x61c>)
 80046a4:	b957      	cbnz	r7, 80046bc <_dtoa_r+0x384>
 80046a6:	4642      	mov	r2, r8
 80046a8:	464b      	mov	r3, r9
 80046aa:	4650      	mov	r0, sl
 80046ac:	4659      	mov	r1, fp
 80046ae:	f7fc f8cd 	bl	800084c <__aeabi_ddiv>
 80046b2:	4682      	mov	sl, r0
 80046b4:	468b      	mov	fp, r1
 80046b6:	e028      	b.n	800470a <_dtoa_r+0x3d2>
 80046b8:	2502      	movs	r5, #2
 80046ba:	e7f2      	b.n	80046a2 <_dtoa_r+0x36a>
 80046bc:	07f9      	lsls	r1, r7, #31
 80046be:	d508      	bpl.n	80046d2 <_dtoa_r+0x39a>
 80046c0:	4640      	mov	r0, r8
 80046c2:	4649      	mov	r1, r9
 80046c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80046c8:	f7fb ff96 	bl	80005f8 <__aeabi_dmul>
 80046cc:	3501      	adds	r5, #1
 80046ce:	4680      	mov	r8, r0
 80046d0:	4689      	mov	r9, r1
 80046d2:	107f      	asrs	r7, r7, #1
 80046d4:	3608      	adds	r6, #8
 80046d6:	e7e5      	b.n	80046a4 <_dtoa_r+0x36c>
 80046d8:	f000 809b 	beq.w	8004812 <_dtoa_r+0x4da>
 80046dc:	9b00      	ldr	r3, [sp, #0]
 80046de:	4f9d      	ldr	r7, [pc, #628]	; (8004954 <_dtoa_r+0x61c>)
 80046e0:	425e      	negs	r6, r3
 80046e2:	4b9b      	ldr	r3, [pc, #620]	; (8004950 <_dtoa_r+0x618>)
 80046e4:	f006 020f 	and.w	r2, r6, #15
 80046e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80046ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f0:	ec51 0b19 	vmov	r0, r1, d9
 80046f4:	f7fb ff80 	bl	80005f8 <__aeabi_dmul>
 80046f8:	1136      	asrs	r6, r6, #4
 80046fa:	4682      	mov	sl, r0
 80046fc:	468b      	mov	fp, r1
 80046fe:	2300      	movs	r3, #0
 8004700:	2502      	movs	r5, #2
 8004702:	2e00      	cmp	r6, #0
 8004704:	d17a      	bne.n	80047fc <_dtoa_r+0x4c4>
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1d3      	bne.n	80046b2 <_dtoa_r+0x37a>
 800470a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 8082 	beq.w	8004816 <_dtoa_r+0x4de>
 8004712:	4b91      	ldr	r3, [pc, #580]	; (8004958 <_dtoa_r+0x620>)
 8004714:	2200      	movs	r2, #0
 8004716:	4650      	mov	r0, sl
 8004718:	4659      	mov	r1, fp
 800471a:	f7fc f9df 	bl	8000adc <__aeabi_dcmplt>
 800471e:	2800      	cmp	r0, #0
 8004720:	d079      	beq.n	8004816 <_dtoa_r+0x4de>
 8004722:	9b03      	ldr	r3, [sp, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d076      	beq.n	8004816 <_dtoa_r+0x4de>
 8004728:	9b02      	ldr	r3, [sp, #8]
 800472a:	2b00      	cmp	r3, #0
 800472c:	dd36      	ble.n	800479c <_dtoa_r+0x464>
 800472e:	9b00      	ldr	r3, [sp, #0]
 8004730:	4650      	mov	r0, sl
 8004732:	4659      	mov	r1, fp
 8004734:	1e5f      	subs	r7, r3, #1
 8004736:	2200      	movs	r2, #0
 8004738:	4b88      	ldr	r3, [pc, #544]	; (800495c <_dtoa_r+0x624>)
 800473a:	f7fb ff5d 	bl	80005f8 <__aeabi_dmul>
 800473e:	9e02      	ldr	r6, [sp, #8]
 8004740:	4682      	mov	sl, r0
 8004742:	468b      	mov	fp, r1
 8004744:	3501      	adds	r5, #1
 8004746:	4628      	mov	r0, r5
 8004748:	f7fb feec 	bl	8000524 <__aeabi_i2d>
 800474c:	4652      	mov	r2, sl
 800474e:	465b      	mov	r3, fp
 8004750:	f7fb ff52 	bl	80005f8 <__aeabi_dmul>
 8004754:	4b82      	ldr	r3, [pc, #520]	; (8004960 <_dtoa_r+0x628>)
 8004756:	2200      	movs	r2, #0
 8004758:	f7fb fd98 	bl	800028c <__adddf3>
 800475c:	46d0      	mov	r8, sl
 800475e:	46d9      	mov	r9, fp
 8004760:	4682      	mov	sl, r0
 8004762:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004766:	2e00      	cmp	r6, #0
 8004768:	d158      	bne.n	800481c <_dtoa_r+0x4e4>
 800476a:	4b7e      	ldr	r3, [pc, #504]	; (8004964 <_dtoa_r+0x62c>)
 800476c:	2200      	movs	r2, #0
 800476e:	4640      	mov	r0, r8
 8004770:	4649      	mov	r1, r9
 8004772:	f7fb fd89 	bl	8000288 <__aeabi_dsub>
 8004776:	4652      	mov	r2, sl
 8004778:	465b      	mov	r3, fp
 800477a:	4680      	mov	r8, r0
 800477c:	4689      	mov	r9, r1
 800477e:	f7fc f9cb 	bl	8000b18 <__aeabi_dcmpgt>
 8004782:	2800      	cmp	r0, #0
 8004784:	f040 8295 	bne.w	8004cb2 <_dtoa_r+0x97a>
 8004788:	4652      	mov	r2, sl
 800478a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800478e:	4640      	mov	r0, r8
 8004790:	4649      	mov	r1, r9
 8004792:	f7fc f9a3 	bl	8000adc <__aeabi_dcmplt>
 8004796:	2800      	cmp	r0, #0
 8004798:	f040 8289 	bne.w	8004cae <_dtoa_r+0x976>
 800479c:	ec5b ab19 	vmov	sl, fp, d9
 80047a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f2c0 8148 	blt.w	8004a38 <_dtoa_r+0x700>
 80047a8:	9a00      	ldr	r2, [sp, #0]
 80047aa:	2a0e      	cmp	r2, #14
 80047ac:	f300 8144 	bgt.w	8004a38 <_dtoa_r+0x700>
 80047b0:	4b67      	ldr	r3, [pc, #412]	; (8004950 <_dtoa_r+0x618>)
 80047b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80047b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80047ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f280 80d5 	bge.w	800496c <_dtoa_r+0x634>
 80047c2:	9b03      	ldr	r3, [sp, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f300 80d1 	bgt.w	800496c <_dtoa_r+0x634>
 80047ca:	f040 826f 	bne.w	8004cac <_dtoa_r+0x974>
 80047ce:	4b65      	ldr	r3, [pc, #404]	; (8004964 <_dtoa_r+0x62c>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	4640      	mov	r0, r8
 80047d4:	4649      	mov	r1, r9
 80047d6:	f7fb ff0f 	bl	80005f8 <__aeabi_dmul>
 80047da:	4652      	mov	r2, sl
 80047dc:	465b      	mov	r3, fp
 80047de:	f7fc f991 	bl	8000b04 <__aeabi_dcmpge>
 80047e2:	9e03      	ldr	r6, [sp, #12]
 80047e4:	4637      	mov	r7, r6
 80047e6:	2800      	cmp	r0, #0
 80047e8:	f040 8245 	bne.w	8004c76 <_dtoa_r+0x93e>
 80047ec:	9d01      	ldr	r5, [sp, #4]
 80047ee:	2331      	movs	r3, #49	; 0x31
 80047f0:	f805 3b01 	strb.w	r3, [r5], #1
 80047f4:	9b00      	ldr	r3, [sp, #0]
 80047f6:	3301      	adds	r3, #1
 80047f8:	9300      	str	r3, [sp, #0]
 80047fa:	e240      	b.n	8004c7e <_dtoa_r+0x946>
 80047fc:	07f2      	lsls	r2, r6, #31
 80047fe:	d505      	bpl.n	800480c <_dtoa_r+0x4d4>
 8004800:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004804:	f7fb fef8 	bl	80005f8 <__aeabi_dmul>
 8004808:	3501      	adds	r5, #1
 800480a:	2301      	movs	r3, #1
 800480c:	1076      	asrs	r6, r6, #1
 800480e:	3708      	adds	r7, #8
 8004810:	e777      	b.n	8004702 <_dtoa_r+0x3ca>
 8004812:	2502      	movs	r5, #2
 8004814:	e779      	b.n	800470a <_dtoa_r+0x3d2>
 8004816:	9f00      	ldr	r7, [sp, #0]
 8004818:	9e03      	ldr	r6, [sp, #12]
 800481a:	e794      	b.n	8004746 <_dtoa_r+0x40e>
 800481c:	9901      	ldr	r1, [sp, #4]
 800481e:	4b4c      	ldr	r3, [pc, #304]	; (8004950 <_dtoa_r+0x618>)
 8004820:	4431      	add	r1, r6
 8004822:	910d      	str	r1, [sp, #52]	; 0x34
 8004824:	9908      	ldr	r1, [sp, #32]
 8004826:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800482a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800482e:	2900      	cmp	r1, #0
 8004830:	d043      	beq.n	80048ba <_dtoa_r+0x582>
 8004832:	494d      	ldr	r1, [pc, #308]	; (8004968 <_dtoa_r+0x630>)
 8004834:	2000      	movs	r0, #0
 8004836:	f7fc f809 	bl	800084c <__aeabi_ddiv>
 800483a:	4652      	mov	r2, sl
 800483c:	465b      	mov	r3, fp
 800483e:	f7fb fd23 	bl	8000288 <__aeabi_dsub>
 8004842:	9d01      	ldr	r5, [sp, #4]
 8004844:	4682      	mov	sl, r0
 8004846:	468b      	mov	fp, r1
 8004848:	4649      	mov	r1, r9
 800484a:	4640      	mov	r0, r8
 800484c:	f7fc f984 	bl	8000b58 <__aeabi_d2iz>
 8004850:	4606      	mov	r6, r0
 8004852:	f7fb fe67 	bl	8000524 <__aeabi_i2d>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4640      	mov	r0, r8
 800485c:	4649      	mov	r1, r9
 800485e:	f7fb fd13 	bl	8000288 <__aeabi_dsub>
 8004862:	3630      	adds	r6, #48	; 0x30
 8004864:	f805 6b01 	strb.w	r6, [r5], #1
 8004868:	4652      	mov	r2, sl
 800486a:	465b      	mov	r3, fp
 800486c:	4680      	mov	r8, r0
 800486e:	4689      	mov	r9, r1
 8004870:	f7fc f934 	bl	8000adc <__aeabi_dcmplt>
 8004874:	2800      	cmp	r0, #0
 8004876:	d163      	bne.n	8004940 <_dtoa_r+0x608>
 8004878:	4642      	mov	r2, r8
 800487a:	464b      	mov	r3, r9
 800487c:	4936      	ldr	r1, [pc, #216]	; (8004958 <_dtoa_r+0x620>)
 800487e:	2000      	movs	r0, #0
 8004880:	f7fb fd02 	bl	8000288 <__aeabi_dsub>
 8004884:	4652      	mov	r2, sl
 8004886:	465b      	mov	r3, fp
 8004888:	f7fc f928 	bl	8000adc <__aeabi_dcmplt>
 800488c:	2800      	cmp	r0, #0
 800488e:	f040 80b5 	bne.w	80049fc <_dtoa_r+0x6c4>
 8004892:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004894:	429d      	cmp	r5, r3
 8004896:	d081      	beq.n	800479c <_dtoa_r+0x464>
 8004898:	4b30      	ldr	r3, [pc, #192]	; (800495c <_dtoa_r+0x624>)
 800489a:	2200      	movs	r2, #0
 800489c:	4650      	mov	r0, sl
 800489e:	4659      	mov	r1, fp
 80048a0:	f7fb feaa 	bl	80005f8 <__aeabi_dmul>
 80048a4:	4b2d      	ldr	r3, [pc, #180]	; (800495c <_dtoa_r+0x624>)
 80048a6:	4682      	mov	sl, r0
 80048a8:	468b      	mov	fp, r1
 80048aa:	4640      	mov	r0, r8
 80048ac:	4649      	mov	r1, r9
 80048ae:	2200      	movs	r2, #0
 80048b0:	f7fb fea2 	bl	80005f8 <__aeabi_dmul>
 80048b4:	4680      	mov	r8, r0
 80048b6:	4689      	mov	r9, r1
 80048b8:	e7c6      	b.n	8004848 <_dtoa_r+0x510>
 80048ba:	4650      	mov	r0, sl
 80048bc:	4659      	mov	r1, fp
 80048be:	f7fb fe9b 	bl	80005f8 <__aeabi_dmul>
 80048c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048c4:	9d01      	ldr	r5, [sp, #4]
 80048c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80048c8:	4682      	mov	sl, r0
 80048ca:	468b      	mov	fp, r1
 80048cc:	4649      	mov	r1, r9
 80048ce:	4640      	mov	r0, r8
 80048d0:	f7fc f942 	bl	8000b58 <__aeabi_d2iz>
 80048d4:	4606      	mov	r6, r0
 80048d6:	f7fb fe25 	bl	8000524 <__aeabi_i2d>
 80048da:	3630      	adds	r6, #48	; 0x30
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	4640      	mov	r0, r8
 80048e2:	4649      	mov	r1, r9
 80048e4:	f7fb fcd0 	bl	8000288 <__aeabi_dsub>
 80048e8:	f805 6b01 	strb.w	r6, [r5], #1
 80048ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048ee:	429d      	cmp	r5, r3
 80048f0:	4680      	mov	r8, r0
 80048f2:	4689      	mov	r9, r1
 80048f4:	f04f 0200 	mov.w	r2, #0
 80048f8:	d124      	bne.n	8004944 <_dtoa_r+0x60c>
 80048fa:	4b1b      	ldr	r3, [pc, #108]	; (8004968 <_dtoa_r+0x630>)
 80048fc:	4650      	mov	r0, sl
 80048fe:	4659      	mov	r1, fp
 8004900:	f7fb fcc4 	bl	800028c <__adddf3>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	4640      	mov	r0, r8
 800490a:	4649      	mov	r1, r9
 800490c:	f7fc f904 	bl	8000b18 <__aeabi_dcmpgt>
 8004910:	2800      	cmp	r0, #0
 8004912:	d173      	bne.n	80049fc <_dtoa_r+0x6c4>
 8004914:	4652      	mov	r2, sl
 8004916:	465b      	mov	r3, fp
 8004918:	4913      	ldr	r1, [pc, #76]	; (8004968 <_dtoa_r+0x630>)
 800491a:	2000      	movs	r0, #0
 800491c:	f7fb fcb4 	bl	8000288 <__aeabi_dsub>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4640      	mov	r0, r8
 8004926:	4649      	mov	r1, r9
 8004928:	f7fc f8d8 	bl	8000adc <__aeabi_dcmplt>
 800492c:	2800      	cmp	r0, #0
 800492e:	f43f af35 	beq.w	800479c <_dtoa_r+0x464>
 8004932:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004934:	1e6b      	subs	r3, r5, #1
 8004936:	930f      	str	r3, [sp, #60]	; 0x3c
 8004938:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800493c:	2b30      	cmp	r3, #48	; 0x30
 800493e:	d0f8      	beq.n	8004932 <_dtoa_r+0x5fa>
 8004940:	9700      	str	r7, [sp, #0]
 8004942:	e049      	b.n	80049d8 <_dtoa_r+0x6a0>
 8004944:	4b05      	ldr	r3, [pc, #20]	; (800495c <_dtoa_r+0x624>)
 8004946:	f7fb fe57 	bl	80005f8 <__aeabi_dmul>
 800494a:	4680      	mov	r8, r0
 800494c:	4689      	mov	r9, r1
 800494e:	e7bd      	b.n	80048cc <_dtoa_r+0x594>
 8004950:	08006c28 	.word	0x08006c28
 8004954:	08006c00 	.word	0x08006c00
 8004958:	3ff00000 	.word	0x3ff00000
 800495c:	40240000 	.word	0x40240000
 8004960:	401c0000 	.word	0x401c0000
 8004964:	40140000 	.word	0x40140000
 8004968:	3fe00000 	.word	0x3fe00000
 800496c:	9d01      	ldr	r5, [sp, #4]
 800496e:	4656      	mov	r6, sl
 8004970:	465f      	mov	r7, fp
 8004972:	4642      	mov	r2, r8
 8004974:	464b      	mov	r3, r9
 8004976:	4630      	mov	r0, r6
 8004978:	4639      	mov	r1, r7
 800497a:	f7fb ff67 	bl	800084c <__aeabi_ddiv>
 800497e:	f7fc f8eb 	bl	8000b58 <__aeabi_d2iz>
 8004982:	4682      	mov	sl, r0
 8004984:	f7fb fdce 	bl	8000524 <__aeabi_i2d>
 8004988:	4642      	mov	r2, r8
 800498a:	464b      	mov	r3, r9
 800498c:	f7fb fe34 	bl	80005f8 <__aeabi_dmul>
 8004990:	4602      	mov	r2, r0
 8004992:	460b      	mov	r3, r1
 8004994:	4630      	mov	r0, r6
 8004996:	4639      	mov	r1, r7
 8004998:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800499c:	f7fb fc74 	bl	8000288 <__aeabi_dsub>
 80049a0:	f805 6b01 	strb.w	r6, [r5], #1
 80049a4:	9e01      	ldr	r6, [sp, #4]
 80049a6:	9f03      	ldr	r7, [sp, #12]
 80049a8:	1bae      	subs	r6, r5, r6
 80049aa:	42b7      	cmp	r7, r6
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	d135      	bne.n	8004a1e <_dtoa_r+0x6e6>
 80049b2:	f7fb fc6b 	bl	800028c <__adddf3>
 80049b6:	4642      	mov	r2, r8
 80049b8:	464b      	mov	r3, r9
 80049ba:	4606      	mov	r6, r0
 80049bc:	460f      	mov	r7, r1
 80049be:	f7fc f8ab 	bl	8000b18 <__aeabi_dcmpgt>
 80049c2:	b9d0      	cbnz	r0, 80049fa <_dtoa_r+0x6c2>
 80049c4:	4642      	mov	r2, r8
 80049c6:	464b      	mov	r3, r9
 80049c8:	4630      	mov	r0, r6
 80049ca:	4639      	mov	r1, r7
 80049cc:	f7fc f87c 	bl	8000ac8 <__aeabi_dcmpeq>
 80049d0:	b110      	cbz	r0, 80049d8 <_dtoa_r+0x6a0>
 80049d2:	f01a 0f01 	tst.w	sl, #1
 80049d6:	d110      	bne.n	80049fa <_dtoa_r+0x6c2>
 80049d8:	4620      	mov	r0, r4
 80049da:	ee18 1a10 	vmov	r1, s16
 80049de:	f000 fae5 	bl	8004fac <_Bfree>
 80049e2:	2300      	movs	r3, #0
 80049e4:	9800      	ldr	r0, [sp, #0]
 80049e6:	702b      	strb	r3, [r5, #0]
 80049e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049ea:	3001      	adds	r0, #1
 80049ec:	6018      	str	r0, [r3, #0]
 80049ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f43f acf1 	beq.w	80043d8 <_dtoa_r+0xa0>
 80049f6:	601d      	str	r5, [r3, #0]
 80049f8:	e4ee      	b.n	80043d8 <_dtoa_r+0xa0>
 80049fa:	9f00      	ldr	r7, [sp, #0]
 80049fc:	462b      	mov	r3, r5
 80049fe:	461d      	mov	r5, r3
 8004a00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a04:	2a39      	cmp	r2, #57	; 0x39
 8004a06:	d106      	bne.n	8004a16 <_dtoa_r+0x6de>
 8004a08:	9a01      	ldr	r2, [sp, #4]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d1f7      	bne.n	80049fe <_dtoa_r+0x6c6>
 8004a0e:	9901      	ldr	r1, [sp, #4]
 8004a10:	2230      	movs	r2, #48	; 0x30
 8004a12:	3701      	adds	r7, #1
 8004a14:	700a      	strb	r2, [r1, #0]
 8004a16:	781a      	ldrb	r2, [r3, #0]
 8004a18:	3201      	adds	r2, #1
 8004a1a:	701a      	strb	r2, [r3, #0]
 8004a1c:	e790      	b.n	8004940 <_dtoa_r+0x608>
 8004a1e:	4ba6      	ldr	r3, [pc, #664]	; (8004cb8 <_dtoa_r+0x980>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	f7fb fde9 	bl	80005f8 <__aeabi_dmul>
 8004a26:	2200      	movs	r2, #0
 8004a28:	2300      	movs	r3, #0
 8004a2a:	4606      	mov	r6, r0
 8004a2c:	460f      	mov	r7, r1
 8004a2e:	f7fc f84b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a32:	2800      	cmp	r0, #0
 8004a34:	d09d      	beq.n	8004972 <_dtoa_r+0x63a>
 8004a36:	e7cf      	b.n	80049d8 <_dtoa_r+0x6a0>
 8004a38:	9a08      	ldr	r2, [sp, #32]
 8004a3a:	2a00      	cmp	r2, #0
 8004a3c:	f000 80d7 	beq.w	8004bee <_dtoa_r+0x8b6>
 8004a40:	9a06      	ldr	r2, [sp, #24]
 8004a42:	2a01      	cmp	r2, #1
 8004a44:	f300 80ba 	bgt.w	8004bbc <_dtoa_r+0x884>
 8004a48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a4a:	2a00      	cmp	r2, #0
 8004a4c:	f000 80b2 	beq.w	8004bb4 <_dtoa_r+0x87c>
 8004a50:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004a54:	9e07      	ldr	r6, [sp, #28]
 8004a56:	9d04      	ldr	r5, [sp, #16]
 8004a58:	9a04      	ldr	r2, [sp, #16]
 8004a5a:	441a      	add	r2, r3
 8004a5c:	9204      	str	r2, [sp, #16]
 8004a5e:	9a05      	ldr	r2, [sp, #20]
 8004a60:	2101      	movs	r1, #1
 8004a62:	441a      	add	r2, r3
 8004a64:	4620      	mov	r0, r4
 8004a66:	9205      	str	r2, [sp, #20]
 8004a68:	f000 fb58 	bl	800511c <__i2b>
 8004a6c:	4607      	mov	r7, r0
 8004a6e:	2d00      	cmp	r5, #0
 8004a70:	dd0c      	ble.n	8004a8c <_dtoa_r+0x754>
 8004a72:	9b05      	ldr	r3, [sp, #20]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	dd09      	ble.n	8004a8c <_dtoa_r+0x754>
 8004a78:	42ab      	cmp	r3, r5
 8004a7a:	9a04      	ldr	r2, [sp, #16]
 8004a7c:	bfa8      	it	ge
 8004a7e:	462b      	movge	r3, r5
 8004a80:	1ad2      	subs	r2, r2, r3
 8004a82:	9204      	str	r2, [sp, #16]
 8004a84:	9a05      	ldr	r2, [sp, #20]
 8004a86:	1aed      	subs	r5, r5, r3
 8004a88:	1ad3      	subs	r3, r2, r3
 8004a8a:	9305      	str	r3, [sp, #20]
 8004a8c:	9b07      	ldr	r3, [sp, #28]
 8004a8e:	b31b      	cbz	r3, 8004ad8 <_dtoa_r+0x7a0>
 8004a90:	9b08      	ldr	r3, [sp, #32]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f000 80af 	beq.w	8004bf6 <_dtoa_r+0x8be>
 8004a98:	2e00      	cmp	r6, #0
 8004a9a:	dd13      	ble.n	8004ac4 <_dtoa_r+0x78c>
 8004a9c:	4639      	mov	r1, r7
 8004a9e:	4632      	mov	r2, r6
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f000 fbfb 	bl	800529c <__pow5mult>
 8004aa6:	ee18 2a10 	vmov	r2, s16
 8004aaa:	4601      	mov	r1, r0
 8004aac:	4607      	mov	r7, r0
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f000 fb4a 	bl	8005148 <__multiply>
 8004ab4:	ee18 1a10 	vmov	r1, s16
 8004ab8:	4680      	mov	r8, r0
 8004aba:	4620      	mov	r0, r4
 8004abc:	f000 fa76 	bl	8004fac <_Bfree>
 8004ac0:	ee08 8a10 	vmov	s16, r8
 8004ac4:	9b07      	ldr	r3, [sp, #28]
 8004ac6:	1b9a      	subs	r2, r3, r6
 8004ac8:	d006      	beq.n	8004ad8 <_dtoa_r+0x7a0>
 8004aca:	ee18 1a10 	vmov	r1, s16
 8004ace:	4620      	mov	r0, r4
 8004ad0:	f000 fbe4 	bl	800529c <__pow5mult>
 8004ad4:	ee08 0a10 	vmov	s16, r0
 8004ad8:	2101      	movs	r1, #1
 8004ada:	4620      	mov	r0, r4
 8004adc:	f000 fb1e 	bl	800511c <__i2b>
 8004ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	4606      	mov	r6, r0
 8004ae6:	f340 8088 	ble.w	8004bfa <_dtoa_r+0x8c2>
 8004aea:	461a      	mov	r2, r3
 8004aec:	4601      	mov	r1, r0
 8004aee:	4620      	mov	r0, r4
 8004af0:	f000 fbd4 	bl	800529c <__pow5mult>
 8004af4:	9b06      	ldr	r3, [sp, #24]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	4606      	mov	r6, r0
 8004afa:	f340 8081 	ble.w	8004c00 <_dtoa_r+0x8c8>
 8004afe:	f04f 0800 	mov.w	r8, #0
 8004b02:	6933      	ldr	r3, [r6, #16]
 8004b04:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004b08:	6918      	ldr	r0, [r3, #16]
 8004b0a:	f000 fab7 	bl	800507c <__hi0bits>
 8004b0e:	f1c0 0020 	rsb	r0, r0, #32
 8004b12:	9b05      	ldr	r3, [sp, #20]
 8004b14:	4418      	add	r0, r3
 8004b16:	f010 001f 	ands.w	r0, r0, #31
 8004b1a:	f000 8092 	beq.w	8004c42 <_dtoa_r+0x90a>
 8004b1e:	f1c0 0320 	rsb	r3, r0, #32
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	f340 808a 	ble.w	8004c3c <_dtoa_r+0x904>
 8004b28:	f1c0 001c 	rsb	r0, r0, #28
 8004b2c:	9b04      	ldr	r3, [sp, #16]
 8004b2e:	4403      	add	r3, r0
 8004b30:	9304      	str	r3, [sp, #16]
 8004b32:	9b05      	ldr	r3, [sp, #20]
 8004b34:	4403      	add	r3, r0
 8004b36:	4405      	add	r5, r0
 8004b38:	9305      	str	r3, [sp, #20]
 8004b3a:	9b04      	ldr	r3, [sp, #16]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	dd07      	ble.n	8004b50 <_dtoa_r+0x818>
 8004b40:	ee18 1a10 	vmov	r1, s16
 8004b44:	461a      	mov	r2, r3
 8004b46:	4620      	mov	r0, r4
 8004b48:	f000 fc02 	bl	8005350 <__lshift>
 8004b4c:	ee08 0a10 	vmov	s16, r0
 8004b50:	9b05      	ldr	r3, [sp, #20]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	dd05      	ble.n	8004b62 <_dtoa_r+0x82a>
 8004b56:	4631      	mov	r1, r6
 8004b58:	461a      	mov	r2, r3
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	f000 fbf8 	bl	8005350 <__lshift>
 8004b60:	4606      	mov	r6, r0
 8004b62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d06e      	beq.n	8004c46 <_dtoa_r+0x90e>
 8004b68:	ee18 0a10 	vmov	r0, s16
 8004b6c:	4631      	mov	r1, r6
 8004b6e:	f000 fc5f 	bl	8005430 <__mcmp>
 8004b72:	2800      	cmp	r0, #0
 8004b74:	da67      	bge.n	8004c46 <_dtoa_r+0x90e>
 8004b76:	9b00      	ldr	r3, [sp, #0]
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	ee18 1a10 	vmov	r1, s16
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	220a      	movs	r2, #10
 8004b82:	2300      	movs	r3, #0
 8004b84:	4620      	mov	r0, r4
 8004b86:	f000 fa33 	bl	8004ff0 <__multadd>
 8004b8a:	9b08      	ldr	r3, [sp, #32]
 8004b8c:	ee08 0a10 	vmov	s16, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f000 81b1 	beq.w	8004ef8 <_dtoa_r+0xbc0>
 8004b96:	2300      	movs	r3, #0
 8004b98:	4639      	mov	r1, r7
 8004b9a:	220a      	movs	r2, #10
 8004b9c:	4620      	mov	r0, r4
 8004b9e:	f000 fa27 	bl	8004ff0 <__multadd>
 8004ba2:	9b02      	ldr	r3, [sp, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	4607      	mov	r7, r0
 8004ba8:	f300 808e 	bgt.w	8004cc8 <_dtoa_r+0x990>
 8004bac:	9b06      	ldr	r3, [sp, #24]
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	dc51      	bgt.n	8004c56 <_dtoa_r+0x91e>
 8004bb2:	e089      	b.n	8004cc8 <_dtoa_r+0x990>
 8004bb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004bb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004bba:	e74b      	b.n	8004a54 <_dtoa_r+0x71c>
 8004bbc:	9b03      	ldr	r3, [sp, #12]
 8004bbe:	1e5e      	subs	r6, r3, #1
 8004bc0:	9b07      	ldr	r3, [sp, #28]
 8004bc2:	42b3      	cmp	r3, r6
 8004bc4:	bfbf      	itttt	lt
 8004bc6:	9b07      	ldrlt	r3, [sp, #28]
 8004bc8:	9607      	strlt	r6, [sp, #28]
 8004bca:	1af2      	sublt	r2, r6, r3
 8004bcc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004bce:	bfb6      	itet	lt
 8004bd0:	189b      	addlt	r3, r3, r2
 8004bd2:	1b9e      	subge	r6, r3, r6
 8004bd4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8004bd6:	9b03      	ldr	r3, [sp, #12]
 8004bd8:	bfb8      	it	lt
 8004bda:	2600      	movlt	r6, #0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	bfb7      	itett	lt
 8004be0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8004be4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8004be8:	1a9d      	sublt	r5, r3, r2
 8004bea:	2300      	movlt	r3, #0
 8004bec:	e734      	b.n	8004a58 <_dtoa_r+0x720>
 8004bee:	9e07      	ldr	r6, [sp, #28]
 8004bf0:	9d04      	ldr	r5, [sp, #16]
 8004bf2:	9f08      	ldr	r7, [sp, #32]
 8004bf4:	e73b      	b.n	8004a6e <_dtoa_r+0x736>
 8004bf6:	9a07      	ldr	r2, [sp, #28]
 8004bf8:	e767      	b.n	8004aca <_dtoa_r+0x792>
 8004bfa:	9b06      	ldr	r3, [sp, #24]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	dc18      	bgt.n	8004c32 <_dtoa_r+0x8fa>
 8004c00:	f1ba 0f00 	cmp.w	sl, #0
 8004c04:	d115      	bne.n	8004c32 <_dtoa_r+0x8fa>
 8004c06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c0a:	b993      	cbnz	r3, 8004c32 <_dtoa_r+0x8fa>
 8004c0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004c10:	0d1b      	lsrs	r3, r3, #20
 8004c12:	051b      	lsls	r3, r3, #20
 8004c14:	b183      	cbz	r3, 8004c38 <_dtoa_r+0x900>
 8004c16:	9b04      	ldr	r3, [sp, #16]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	9304      	str	r3, [sp, #16]
 8004c1c:	9b05      	ldr	r3, [sp, #20]
 8004c1e:	3301      	adds	r3, #1
 8004c20:	9305      	str	r3, [sp, #20]
 8004c22:	f04f 0801 	mov.w	r8, #1
 8004c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	f47f af6a 	bne.w	8004b02 <_dtoa_r+0x7ca>
 8004c2e:	2001      	movs	r0, #1
 8004c30:	e76f      	b.n	8004b12 <_dtoa_r+0x7da>
 8004c32:	f04f 0800 	mov.w	r8, #0
 8004c36:	e7f6      	b.n	8004c26 <_dtoa_r+0x8ee>
 8004c38:	4698      	mov	r8, r3
 8004c3a:	e7f4      	b.n	8004c26 <_dtoa_r+0x8ee>
 8004c3c:	f43f af7d 	beq.w	8004b3a <_dtoa_r+0x802>
 8004c40:	4618      	mov	r0, r3
 8004c42:	301c      	adds	r0, #28
 8004c44:	e772      	b.n	8004b2c <_dtoa_r+0x7f4>
 8004c46:	9b03      	ldr	r3, [sp, #12]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	dc37      	bgt.n	8004cbc <_dtoa_r+0x984>
 8004c4c:	9b06      	ldr	r3, [sp, #24]
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	dd34      	ble.n	8004cbc <_dtoa_r+0x984>
 8004c52:	9b03      	ldr	r3, [sp, #12]
 8004c54:	9302      	str	r3, [sp, #8]
 8004c56:	9b02      	ldr	r3, [sp, #8]
 8004c58:	b96b      	cbnz	r3, 8004c76 <_dtoa_r+0x93e>
 8004c5a:	4631      	mov	r1, r6
 8004c5c:	2205      	movs	r2, #5
 8004c5e:	4620      	mov	r0, r4
 8004c60:	f000 f9c6 	bl	8004ff0 <__multadd>
 8004c64:	4601      	mov	r1, r0
 8004c66:	4606      	mov	r6, r0
 8004c68:	ee18 0a10 	vmov	r0, s16
 8004c6c:	f000 fbe0 	bl	8005430 <__mcmp>
 8004c70:	2800      	cmp	r0, #0
 8004c72:	f73f adbb 	bgt.w	80047ec <_dtoa_r+0x4b4>
 8004c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c78:	9d01      	ldr	r5, [sp, #4]
 8004c7a:	43db      	mvns	r3, r3
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	f04f 0800 	mov.w	r8, #0
 8004c82:	4631      	mov	r1, r6
 8004c84:	4620      	mov	r0, r4
 8004c86:	f000 f991 	bl	8004fac <_Bfree>
 8004c8a:	2f00      	cmp	r7, #0
 8004c8c:	f43f aea4 	beq.w	80049d8 <_dtoa_r+0x6a0>
 8004c90:	f1b8 0f00 	cmp.w	r8, #0
 8004c94:	d005      	beq.n	8004ca2 <_dtoa_r+0x96a>
 8004c96:	45b8      	cmp	r8, r7
 8004c98:	d003      	beq.n	8004ca2 <_dtoa_r+0x96a>
 8004c9a:	4641      	mov	r1, r8
 8004c9c:	4620      	mov	r0, r4
 8004c9e:	f000 f985 	bl	8004fac <_Bfree>
 8004ca2:	4639      	mov	r1, r7
 8004ca4:	4620      	mov	r0, r4
 8004ca6:	f000 f981 	bl	8004fac <_Bfree>
 8004caa:	e695      	b.n	80049d8 <_dtoa_r+0x6a0>
 8004cac:	2600      	movs	r6, #0
 8004cae:	4637      	mov	r7, r6
 8004cb0:	e7e1      	b.n	8004c76 <_dtoa_r+0x93e>
 8004cb2:	9700      	str	r7, [sp, #0]
 8004cb4:	4637      	mov	r7, r6
 8004cb6:	e599      	b.n	80047ec <_dtoa_r+0x4b4>
 8004cb8:	40240000 	.word	0x40240000
 8004cbc:	9b08      	ldr	r3, [sp, #32]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 80ca 	beq.w	8004e58 <_dtoa_r+0xb20>
 8004cc4:	9b03      	ldr	r3, [sp, #12]
 8004cc6:	9302      	str	r3, [sp, #8]
 8004cc8:	2d00      	cmp	r5, #0
 8004cca:	dd05      	ble.n	8004cd8 <_dtoa_r+0x9a0>
 8004ccc:	4639      	mov	r1, r7
 8004cce:	462a      	mov	r2, r5
 8004cd0:	4620      	mov	r0, r4
 8004cd2:	f000 fb3d 	bl	8005350 <__lshift>
 8004cd6:	4607      	mov	r7, r0
 8004cd8:	f1b8 0f00 	cmp.w	r8, #0
 8004cdc:	d05b      	beq.n	8004d96 <_dtoa_r+0xa5e>
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	4620      	mov	r0, r4
 8004ce2:	f000 f923 	bl	8004f2c <_Balloc>
 8004ce6:	4605      	mov	r5, r0
 8004ce8:	b928      	cbnz	r0, 8004cf6 <_dtoa_r+0x9be>
 8004cea:	4b87      	ldr	r3, [pc, #540]	; (8004f08 <_dtoa_r+0xbd0>)
 8004cec:	4602      	mov	r2, r0
 8004cee:	f240 21ea 	movw	r1, #746	; 0x2ea
 8004cf2:	f7ff bb3b 	b.w	800436c <_dtoa_r+0x34>
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	3202      	adds	r2, #2
 8004cfa:	0092      	lsls	r2, r2, #2
 8004cfc:	f107 010c 	add.w	r1, r7, #12
 8004d00:	300c      	adds	r0, #12
 8004d02:	f7fe fdc1 	bl	8003888 <memcpy>
 8004d06:	2201      	movs	r2, #1
 8004d08:	4629      	mov	r1, r5
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f000 fb20 	bl	8005350 <__lshift>
 8004d10:	9b01      	ldr	r3, [sp, #4]
 8004d12:	f103 0901 	add.w	r9, r3, #1
 8004d16:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	9305      	str	r3, [sp, #20]
 8004d1e:	f00a 0301 	and.w	r3, sl, #1
 8004d22:	46b8      	mov	r8, r7
 8004d24:	9304      	str	r3, [sp, #16]
 8004d26:	4607      	mov	r7, r0
 8004d28:	4631      	mov	r1, r6
 8004d2a:	ee18 0a10 	vmov	r0, s16
 8004d2e:	f7ff fa77 	bl	8004220 <quorem>
 8004d32:	4641      	mov	r1, r8
 8004d34:	9002      	str	r0, [sp, #8]
 8004d36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004d3a:	ee18 0a10 	vmov	r0, s16
 8004d3e:	f000 fb77 	bl	8005430 <__mcmp>
 8004d42:	463a      	mov	r2, r7
 8004d44:	9003      	str	r0, [sp, #12]
 8004d46:	4631      	mov	r1, r6
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f000 fb8d 	bl	8005468 <__mdiff>
 8004d4e:	68c2      	ldr	r2, [r0, #12]
 8004d50:	f109 3bff 	add.w	fp, r9, #4294967295
 8004d54:	4605      	mov	r5, r0
 8004d56:	bb02      	cbnz	r2, 8004d9a <_dtoa_r+0xa62>
 8004d58:	4601      	mov	r1, r0
 8004d5a:	ee18 0a10 	vmov	r0, s16
 8004d5e:	f000 fb67 	bl	8005430 <__mcmp>
 8004d62:	4602      	mov	r2, r0
 8004d64:	4629      	mov	r1, r5
 8004d66:	4620      	mov	r0, r4
 8004d68:	9207      	str	r2, [sp, #28]
 8004d6a:	f000 f91f 	bl	8004fac <_Bfree>
 8004d6e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8004d72:	ea43 0102 	orr.w	r1, r3, r2
 8004d76:	9b04      	ldr	r3, [sp, #16]
 8004d78:	430b      	orrs	r3, r1
 8004d7a:	464d      	mov	r5, r9
 8004d7c:	d10f      	bne.n	8004d9e <_dtoa_r+0xa66>
 8004d7e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004d82:	d02a      	beq.n	8004dda <_dtoa_r+0xaa2>
 8004d84:	9b03      	ldr	r3, [sp, #12]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	dd02      	ble.n	8004d90 <_dtoa_r+0xa58>
 8004d8a:	9b02      	ldr	r3, [sp, #8]
 8004d8c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004d90:	f88b a000 	strb.w	sl, [fp]
 8004d94:	e775      	b.n	8004c82 <_dtoa_r+0x94a>
 8004d96:	4638      	mov	r0, r7
 8004d98:	e7ba      	b.n	8004d10 <_dtoa_r+0x9d8>
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	e7e2      	b.n	8004d64 <_dtoa_r+0xa2c>
 8004d9e:	9b03      	ldr	r3, [sp, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	db04      	blt.n	8004dae <_dtoa_r+0xa76>
 8004da4:	9906      	ldr	r1, [sp, #24]
 8004da6:	430b      	orrs	r3, r1
 8004da8:	9904      	ldr	r1, [sp, #16]
 8004daa:	430b      	orrs	r3, r1
 8004dac:	d122      	bne.n	8004df4 <_dtoa_r+0xabc>
 8004dae:	2a00      	cmp	r2, #0
 8004db0:	ddee      	ble.n	8004d90 <_dtoa_r+0xa58>
 8004db2:	ee18 1a10 	vmov	r1, s16
 8004db6:	2201      	movs	r2, #1
 8004db8:	4620      	mov	r0, r4
 8004dba:	f000 fac9 	bl	8005350 <__lshift>
 8004dbe:	4631      	mov	r1, r6
 8004dc0:	ee08 0a10 	vmov	s16, r0
 8004dc4:	f000 fb34 	bl	8005430 <__mcmp>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	dc03      	bgt.n	8004dd4 <_dtoa_r+0xa9c>
 8004dcc:	d1e0      	bne.n	8004d90 <_dtoa_r+0xa58>
 8004dce:	f01a 0f01 	tst.w	sl, #1
 8004dd2:	d0dd      	beq.n	8004d90 <_dtoa_r+0xa58>
 8004dd4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004dd8:	d1d7      	bne.n	8004d8a <_dtoa_r+0xa52>
 8004dda:	2339      	movs	r3, #57	; 0x39
 8004ddc:	f88b 3000 	strb.w	r3, [fp]
 8004de0:	462b      	mov	r3, r5
 8004de2:	461d      	mov	r5, r3
 8004de4:	3b01      	subs	r3, #1
 8004de6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004dea:	2a39      	cmp	r2, #57	; 0x39
 8004dec:	d071      	beq.n	8004ed2 <_dtoa_r+0xb9a>
 8004dee:	3201      	adds	r2, #1
 8004df0:	701a      	strb	r2, [r3, #0]
 8004df2:	e746      	b.n	8004c82 <_dtoa_r+0x94a>
 8004df4:	2a00      	cmp	r2, #0
 8004df6:	dd07      	ble.n	8004e08 <_dtoa_r+0xad0>
 8004df8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8004dfc:	d0ed      	beq.n	8004dda <_dtoa_r+0xaa2>
 8004dfe:	f10a 0301 	add.w	r3, sl, #1
 8004e02:	f88b 3000 	strb.w	r3, [fp]
 8004e06:	e73c      	b.n	8004c82 <_dtoa_r+0x94a>
 8004e08:	9b05      	ldr	r3, [sp, #20]
 8004e0a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8004e0e:	4599      	cmp	r9, r3
 8004e10:	d047      	beq.n	8004ea2 <_dtoa_r+0xb6a>
 8004e12:	ee18 1a10 	vmov	r1, s16
 8004e16:	2300      	movs	r3, #0
 8004e18:	220a      	movs	r2, #10
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	f000 f8e8 	bl	8004ff0 <__multadd>
 8004e20:	45b8      	cmp	r8, r7
 8004e22:	ee08 0a10 	vmov	s16, r0
 8004e26:	f04f 0300 	mov.w	r3, #0
 8004e2a:	f04f 020a 	mov.w	r2, #10
 8004e2e:	4641      	mov	r1, r8
 8004e30:	4620      	mov	r0, r4
 8004e32:	d106      	bne.n	8004e42 <_dtoa_r+0xb0a>
 8004e34:	f000 f8dc 	bl	8004ff0 <__multadd>
 8004e38:	4680      	mov	r8, r0
 8004e3a:	4607      	mov	r7, r0
 8004e3c:	f109 0901 	add.w	r9, r9, #1
 8004e40:	e772      	b.n	8004d28 <_dtoa_r+0x9f0>
 8004e42:	f000 f8d5 	bl	8004ff0 <__multadd>
 8004e46:	4639      	mov	r1, r7
 8004e48:	4680      	mov	r8, r0
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	220a      	movs	r2, #10
 8004e4e:	4620      	mov	r0, r4
 8004e50:	f000 f8ce 	bl	8004ff0 <__multadd>
 8004e54:	4607      	mov	r7, r0
 8004e56:	e7f1      	b.n	8004e3c <_dtoa_r+0xb04>
 8004e58:	9b03      	ldr	r3, [sp, #12]
 8004e5a:	9302      	str	r3, [sp, #8]
 8004e5c:	9d01      	ldr	r5, [sp, #4]
 8004e5e:	ee18 0a10 	vmov	r0, s16
 8004e62:	4631      	mov	r1, r6
 8004e64:	f7ff f9dc 	bl	8004220 <quorem>
 8004e68:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004e6c:	9b01      	ldr	r3, [sp, #4]
 8004e6e:	f805 ab01 	strb.w	sl, [r5], #1
 8004e72:	1aea      	subs	r2, r5, r3
 8004e74:	9b02      	ldr	r3, [sp, #8]
 8004e76:	4293      	cmp	r3, r2
 8004e78:	dd09      	ble.n	8004e8e <_dtoa_r+0xb56>
 8004e7a:	ee18 1a10 	vmov	r1, s16
 8004e7e:	2300      	movs	r3, #0
 8004e80:	220a      	movs	r2, #10
 8004e82:	4620      	mov	r0, r4
 8004e84:	f000 f8b4 	bl	8004ff0 <__multadd>
 8004e88:	ee08 0a10 	vmov	s16, r0
 8004e8c:	e7e7      	b.n	8004e5e <_dtoa_r+0xb26>
 8004e8e:	9b02      	ldr	r3, [sp, #8]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	bfc8      	it	gt
 8004e94:	461d      	movgt	r5, r3
 8004e96:	9b01      	ldr	r3, [sp, #4]
 8004e98:	bfd8      	it	le
 8004e9a:	2501      	movle	r5, #1
 8004e9c:	441d      	add	r5, r3
 8004e9e:	f04f 0800 	mov.w	r8, #0
 8004ea2:	ee18 1a10 	vmov	r1, s16
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	f000 fa51 	bl	8005350 <__lshift>
 8004eae:	4631      	mov	r1, r6
 8004eb0:	ee08 0a10 	vmov	s16, r0
 8004eb4:	f000 fabc 	bl	8005430 <__mcmp>
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	dc91      	bgt.n	8004de0 <_dtoa_r+0xaa8>
 8004ebc:	d102      	bne.n	8004ec4 <_dtoa_r+0xb8c>
 8004ebe:	f01a 0f01 	tst.w	sl, #1
 8004ec2:	d18d      	bne.n	8004de0 <_dtoa_r+0xaa8>
 8004ec4:	462b      	mov	r3, r5
 8004ec6:	461d      	mov	r5, r3
 8004ec8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ecc:	2a30      	cmp	r2, #48	; 0x30
 8004ece:	d0fa      	beq.n	8004ec6 <_dtoa_r+0xb8e>
 8004ed0:	e6d7      	b.n	8004c82 <_dtoa_r+0x94a>
 8004ed2:	9a01      	ldr	r2, [sp, #4]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d184      	bne.n	8004de2 <_dtoa_r+0xaaa>
 8004ed8:	9b00      	ldr	r3, [sp, #0]
 8004eda:	3301      	adds	r3, #1
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	2331      	movs	r3, #49	; 0x31
 8004ee0:	7013      	strb	r3, [r2, #0]
 8004ee2:	e6ce      	b.n	8004c82 <_dtoa_r+0x94a>
 8004ee4:	4b09      	ldr	r3, [pc, #36]	; (8004f0c <_dtoa_r+0xbd4>)
 8004ee6:	f7ff ba95 	b.w	8004414 <_dtoa_r+0xdc>
 8004eea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f47f aa6e 	bne.w	80043ce <_dtoa_r+0x96>
 8004ef2:	4b07      	ldr	r3, [pc, #28]	; (8004f10 <_dtoa_r+0xbd8>)
 8004ef4:	f7ff ba8e 	b.w	8004414 <_dtoa_r+0xdc>
 8004ef8:	9b02      	ldr	r3, [sp, #8]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	dcae      	bgt.n	8004e5c <_dtoa_r+0xb24>
 8004efe:	9b06      	ldr	r3, [sp, #24]
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	f73f aea8 	bgt.w	8004c56 <_dtoa_r+0x91e>
 8004f06:	e7a9      	b.n	8004e5c <_dtoa_r+0xb24>
 8004f08:	08006b93 	.word	0x08006b93
 8004f0c:	08006af0 	.word	0x08006af0
 8004f10:	08006b14 	.word	0x08006b14

08004f14 <_localeconv_r>:
 8004f14:	4800      	ldr	r0, [pc, #0]	; (8004f18 <_localeconv_r+0x4>)
 8004f16:	4770      	bx	lr
 8004f18:	20000160 	.word	0x20000160

08004f1c <malloc>:
 8004f1c:	4b02      	ldr	r3, [pc, #8]	; (8004f28 <malloc+0xc>)
 8004f1e:	4601      	mov	r1, r0
 8004f20:	6818      	ldr	r0, [r3, #0]
 8004f22:	f000 bc09 	b.w	8005738 <_malloc_r>
 8004f26:	bf00      	nop
 8004f28:	2000000c 	.word	0x2000000c

08004f2c <_Balloc>:
 8004f2c:	b570      	push	{r4, r5, r6, lr}
 8004f2e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004f30:	4604      	mov	r4, r0
 8004f32:	460d      	mov	r5, r1
 8004f34:	b976      	cbnz	r6, 8004f54 <_Balloc+0x28>
 8004f36:	2010      	movs	r0, #16
 8004f38:	f7ff fff0 	bl	8004f1c <malloc>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	6260      	str	r0, [r4, #36]	; 0x24
 8004f40:	b920      	cbnz	r0, 8004f4c <_Balloc+0x20>
 8004f42:	4b18      	ldr	r3, [pc, #96]	; (8004fa4 <_Balloc+0x78>)
 8004f44:	4818      	ldr	r0, [pc, #96]	; (8004fa8 <_Balloc+0x7c>)
 8004f46:	2166      	movs	r1, #102	; 0x66
 8004f48:	f000 fdd6 	bl	8005af8 <__assert_func>
 8004f4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004f50:	6006      	str	r6, [r0, #0]
 8004f52:	60c6      	str	r6, [r0, #12]
 8004f54:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004f56:	68f3      	ldr	r3, [r6, #12]
 8004f58:	b183      	cbz	r3, 8004f7c <_Balloc+0x50>
 8004f5a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004f62:	b9b8      	cbnz	r0, 8004f94 <_Balloc+0x68>
 8004f64:	2101      	movs	r1, #1
 8004f66:	fa01 f605 	lsl.w	r6, r1, r5
 8004f6a:	1d72      	adds	r2, r6, #5
 8004f6c:	0092      	lsls	r2, r2, #2
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f000 fb60 	bl	8005634 <_calloc_r>
 8004f74:	b160      	cbz	r0, 8004f90 <_Balloc+0x64>
 8004f76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004f7a:	e00e      	b.n	8004f9a <_Balloc+0x6e>
 8004f7c:	2221      	movs	r2, #33	; 0x21
 8004f7e:	2104      	movs	r1, #4
 8004f80:	4620      	mov	r0, r4
 8004f82:	f000 fb57 	bl	8005634 <_calloc_r>
 8004f86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f88:	60f0      	str	r0, [r6, #12]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1e4      	bne.n	8004f5a <_Balloc+0x2e>
 8004f90:	2000      	movs	r0, #0
 8004f92:	bd70      	pop	{r4, r5, r6, pc}
 8004f94:	6802      	ldr	r2, [r0, #0]
 8004f96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004fa0:	e7f7      	b.n	8004f92 <_Balloc+0x66>
 8004fa2:	bf00      	nop
 8004fa4:	08006b21 	.word	0x08006b21
 8004fa8:	08006ba4 	.word	0x08006ba4

08004fac <_Bfree>:
 8004fac:	b570      	push	{r4, r5, r6, lr}
 8004fae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004fb0:	4605      	mov	r5, r0
 8004fb2:	460c      	mov	r4, r1
 8004fb4:	b976      	cbnz	r6, 8004fd4 <_Bfree+0x28>
 8004fb6:	2010      	movs	r0, #16
 8004fb8:	f7ff ffb0 	bl	8004f1c <malloc>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	6268      	str	r0, [r5, #36]	; 0x24
 8004fc0:	b920      	cbnz	r0, 8004fcc <_Bfree+0x20>
 8004fc2:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <_Bfree+0x3c>)
 8004fc4:	4809      	ldr	r0, [pc, #36]	; (8004fec <_Bfree+0x40>)
 8004fc6:	218a      	movs	r1, #138	; 0x8a
 8004fc8:	f000 fd96 	bl	8005af8 <__assert_func>
 8004fcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fd0:	6006      	str	r6, [r0, #0]
 8004fd2:	60c6      	str	r6, [r0, #12]
 8004fd4:	b13c      	cbz	r4, 8004fe6 <_Bfree+0x3a>
 8004fd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004fd8:	6862      	ldr	r2, [r4, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004fe0:	6021      	str	r1, [r4, #0]
 8004fe2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004fe6:	bd70      	pop	{r4, r5, r6, pc}
 8004fe8:	08006b21 	.word	0x08006b21
 8004fec:	08006ba4 	.word	0x08006ba4

08004ff0 <__multadd>:
 8004ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff4:	690d      	ldr	r5, [r1, #16]
 8004ff6:	4607      	mov	r7, r0
 8004ff8:	460c      	mov	r4, r1
 8004ffa:	461e      	mov	r6, r3
 8004ffc:	f101 0c14 	add.w	ip, r1, #20
 8005000:	2000      	movs	r0, #0
 8005002:	f8dc 3000 	ldr.w	r3, [ip]
 8005006:	b299      	uxth	r1, r3
 8005008:	fb02 6101 	mla	r1, r2, r1, r6
 800500c:	0c1e      	lsrs	r6, r3, #16
 800500e:	0c0b      	lsrs	r3, r1, #16
 8005010:	fb02 3306 	mla	r3, r2, r6, r3
 8005014:	b289      	uxth	r1, r1
 8005016:	3001      	adds	r0, #1
 8005018:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800501c:	4285      	cmp	r5, r0
 800501e:	f84c 1b04 	str.w	r1, [ip], #4
 8005022:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005026:	dcec      	bgt.n	8005002 <__multadd+0x12>
 8005028:	b30e      	cbz	r6, 800506e <__multadd+0x7e>
 800502a:	68a3      	ldr	r3, [r4, #8]
 800502c:	42ab      	cmp	r3, r5
 800502e:	dc19      	bgt.n	8005064 <__multadd+0x74>
 8005030:	6861      	ldr	r1, [r4, #4]
 8005032:	4638      	mov	r0, r7
 8005034:	3101      	adds	r1, #1
 8005036:	f7ff ff79 	bl	8004f2c <_Balloc>
 800503a:	4680      	mov	r8, r0
 800503c:	b928      	cbnz	r0, 800504a <__multadd+0x5a>
 800503e:	4602      	mov	r2, r0
 8005040:	4b0c      	ldr	r3, [pc, #48]	; (8005074 <__multadd+0x84>)
 8005042:	480d      	ldr	r0, [pc, #52]	; (8005078 <__multadd+0x88>)
 8005044:	21b5      	movs	r1, #181	; 0xb5
 8005046:	f000 fd57 	bl	8005af8 <__assert_func>
 800504a:	6922      	ldr	r2, [r4, #16]
 800504c:	3202      	adds	r2, #2
 800504e:	f104 010c 	add.w	r1, r4, #12
 8005052:	0092      	lsls	r2, r2, #2
 8005054:	300c      	adds	r0, #12
 8005056:	f7fe fc17 	bl	8003888 <memcpy>
 800505a:	4621      	mov	r1, r4
 800505c:	4638      	mov	r0, r7
 800505e:	f7ff ffa5 	bl	8004fac <_Bfree>
 8005062:	4644      	mov	r4, r8
 8005064:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005068:	3501      	adds	r5, #1
 800506a:	615e      	str	r6, [r3, #20]
 800506c:	6125      	str	r5, [r4, #16]
 800506e:	4620      	mov	r0, r4
 8005070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005074:	08006b93 	.word	0x08006b93
 8005078:	08006ba4 	.word	0x08006ba4

0800507c <__hi0bits>:
 800507c:	0c03      	lsrs	r3, r0, #16
 800507e:	041b      	lsls	r3, r3, #16
 8005080:	b9d3      	cbnz	r3, 80050b8 <__hi0bits+0x3c>
 8005082:	0400      	lsls	r0, r0, #16
 8005084:	2310      	movs	r3, #16
 8005086:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800508a:	bf04      	itt	eq
 800508c:	0200      	lsleq	r0, r0, #8
 800508e:	3308      	addeq	r3, #8
 8005090:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005094:	bf04      	itt	eq
 8005096:	0100      	lsleq	r0, r0, #4
 8005098:	3304      	addeq	r3, #4
 800509a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800509e:	bf04      	itt	eq
 80050a0:	0080      	lsleq	r0, r0, #2
 80050a2:	3302      	addeq	r3, #2
 80050a4:	2800      	cmp	r0, #0
 80050a6:	db05      	blt.n	80050b4 <__hi0bits+0x38>
 80050a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80050ac:	f103 0301 	add.w	r3, r3, #1
 80050b0:	bf08      	it	eq
 80050b2:	2320      	moveq	r3, #32
 80050b4:	4618      	mov	r0, r3
 80050b6:	4770      	bx	lr
 80050b8:	2300      	movs	r3, #0
 80050ba:	e7e4      	b.n	8005086 <__hi0bits+0xa>

080050bc <__lo0bits>:
 80050bc:	6803      	ldr	r3, [r0, #0]
 80050be:	f013 0207 	ands.w	r2, r3, #7
 80050c2:	4601      	mov	r1, r0
 80050c4:	d00b      	beq.n	80050de <__lo0bits+0x22>
 80050c6:	07da      	lsls	r2, r3, #31
 80050c8:	d423      	bmi.n	8005112 <__lo0bits+0x56>
 80050ca:	0798      	lsls	r0, r3, #30
 80050cc:	bf49      	itett	mi
 80050ce:	085b      	lsrmi	r3, r3, #1
 80050d0:	089b      	lsrpl	r3, r3, #2
 80050d2:	2001      	movmi	r0, #1
 80050d4:	600b      	strmi	r3, [r1, #0]
 80050d6:	bf5c      	itt	pl
 80050d8:	600b      	strpl	r3, [r1, #0]
 80050da:	2002      	movpl	r0, #2
 80050dc:	4770      	bx	lr
 80050de:	b298      	uxth	r0, r3
 80050e0:	b9a8      	cbnz	r0, 800510e <__lo0bits+0x52>
 80050e2:	0c1b      	lsrs	r3, r3, #16
 80050e4:	2010      	movs	r0, #16
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	b90a      	cbnz	r2, 80050ee <__lo0bits+0x32>
 80050ea:	3008      	adds	r0, #8
 80050ec:	0a1b      	lsrs	r3, r3, #8
 80050ee:	071a      	lsls	r2, r3, #28
 80050f0:	bf04      	itt	eq
 80050f2:	091b      	lsreq	r3, r3, #4
 80050f4:	3004      	addeq	r0, #4
 80050f6:	079a      	lsls	r2, r3, #30
 80050f8:	bf04      	itt	eq
 80050fa:	089b      	lsreq	r3, r3, #2
 80050fc:	3002      	addeq	r0, #2
 80050fe:	07da      	lsls	r2, r3, #31
 8005100:	d403      	bmi.n	800510a <__lo0bits+0x4e>
 8005102:	085b      	lsrs	r3, r3, #1
 8005104:	f100 0001 	add.w	r0, r0, #1
 8005108:	d005      	beq.n	8005116 <__lo0bits+0x5a>
 800510a:	600b      	str	r3, [r1, #0]
 800510c:	4770      	bx	lr
 800510e:	4610      	mov	r0, r2
 8005110:	e7e9      	b.n	80050e6 <__lo0bits+0x2a>
 8005112:	2000      	movs	r0, #0
 8005114:	4770      	bx	lr
 8005116:	2020      	movs	r0, #32
 8005118:	4770      	bx	lr
	...

0800511c <__i2b>:
 800511c:	b510      	push	{r4, lr}
 800511e:	460c      	mov	r4, r1
 8005120:	2101      	movs	r1, #1
 8005122:	f7ff ff03 	bl	8004f2c <_Balloc>
 8005126:	4602      	mov	r2, r0
 8005128:	b928      	cbnz	r0, 8005136 <__i2b+0x1a>
 800512a:	4b05      	ldr	r3, [pc, #20]	; (8005140 <__i2b+0x24>)
 800512c:	4805      	ldr	r0, [pc, #20]	; (8005144 <__i2b+0x28>)
 800512e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005132:	f000 fce1 	bl	8005af8 <__assert_func>
 8005136:	2301      	movs	r3, #1
 8005138:	6144      	str	r4, [r0, #20]
 800513a:	6103      	str	r3, [r0, #16]
 800513c:	bd10      	pop	{r4, pc}
 800513e:	bf00      	nop
 8005140:	08006b93 	.word	0x08006b93
 8005144:	08006ba4 	.word	0x08006ba4

08005148 <__multiply>:
 8005148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800514c:	4691      	mov	r9, r2
 800514e:	690a      	ldr	r2, [r1, #16]
 8005150:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005154:	429a      	cmp	r2, r3
 8005156:	bfb8      	it	lt
 8005158:	460b      	movlt	r3, r1
 800515a:	460c      	mov	r4, r1
 800515c:	bfbc      	itt	lt
 800515e:	464c      	movlt	r4, r9
 8005160:	4699      	movlt	r9, r3
 8005162:	6927      	ldr	r7, [r4, #16]
 8005164:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005168:	68a3      	ldr	r3, [r4, #8]
 800516a:	6861      	ldr	r1, [r4, #4]
 800516c:	eb07 060a 	add.w	r6, r7, sl
 8005170:	42b3      	cmp	r3, r6
 8005172:	b085      	sub	sp, #20
 8005174:	bfb8      	it	lt
 8005176:	3101      	addlt	r1, #1
 8005178:	f7ff fed8 	bl	8004f2c <_Balloc>
 800517c:	b930      	cbnz	r0, 800518c <__multiply+0x44>
 800517e:	4602      	mov	r2, r0
 8005180:	4b44      	ldr	r3, [pc, #272]	; (8005294 <__multiply+0x14c>)
 8005182:	4845      	ldr	r0, [pc, #276]	; (8005298 <__multiply+0x150>)
 8005184:	f240 115d 	movw	r1, #349	; 0x15d
 8005188:	f000 fcb6 	bl	8005af8 <__assert_func>
 800518c:	f100 0514 	add.w	r5, r0, #20
 8005190:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005194:	462b      	mov	r3, r5
 8005196:	2200      	movs	r2, #0
 8005198:	4543      	cmp	r3, r8
 800519a:	d321      	bcc.n	80051e0 <__multiply+0x98>
 800519c:	f104 0314 	add.w	r3, r4, #20
 80051a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80051a4:	f109 0314 	add.w	r3, r9, #20
 80051a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80051ac:	9202      	str	r2, [sp, #8]
 80051ae:	1b3a      	subs	r2, r7, r4
 80051b0:	3a15      	subs	r2, #21
 80051b2:	f022 0203 	bic.w	r2, r2, #3
 80051b6:	3204      	adds	r2, #4
 80051b8:	f104 0115 	add.w	r1, r4, #21
 80051bc:	428f      	cmp	r7, r1
 80051be:	bf38      	it	cc
 80051c0:	2204      	movcc	r2, #4
 80051c2:	9201      	str	r2, [sp, #4]
 80051c4:	9a02      	ldr	r2, [sp, #8]
 80051c6:	9303      	str	r3, [sp, #12]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d80c      	bhi.n	80051e6 <__multiply+0x9e>
 80051cc:	2e00      	cmp	r6, #0
 80051ce:	dd03      	ble.n	80051d8 <__multiply+0x90>
 80051d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d05a      	beq.n	800528e <__multiply+0x146>
 80051d8:	6106      	str	r6, [r0, #16]
 80051da:	b005      	add	sp, #20
 80051dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051e0:	f843 2b04 	str.w	r2, [r3], #4
 80051e4:	e7d8      	b.n	8005198 <__multiply+0x50>
 80051e6:	f8b3 a000 	ldrh.w	sl, [r3]
 80051ea:	f1ba 0f00 	cmp.w	sl, #0
 80051ee:	d024      	beq.n	800523a <__multiply+0xf2>
 80051f0:	f104 0e14 	add.w	lr, r4, #20
 80051f4:	46a9      	mov	r9, r5
 80051f6:	f04f 0c00 	mov.w	ip, #0
 80051fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80051fe:	f8d9 1000 	ldr.w	r1, [r9]
 8005202:	fa1f fb82 	uxth.w	fp, r2
 8005206:	b289      	uxth	r1, r1
 8005208:	fb0a 110b 	mla	r1, sl, fp, r1
 800520c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005210:	f8d9 2000 	ldr.w	r2, [r9]
 8005214:	4461      	add	r1, ip
 8005216:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800521a:	fb0a c20b 	mla	r2, sl, fp, ip
 800521e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005222:	b289      	uxth	r1, r1
 8005224:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005228:	4577      	cmp	r7, lr
 800522a:	f849 1b04 	str.w	r1, [r9], #4
 800522e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005232:	d8e2      	bhi.n	80051fa <__multiply+0xb2>
 8005234:	9a01      	ldr	r2, [sp, #4]
 8005236:	f845 c002 	str.w	ip, [r5, r2]
 800523a:	9a03      	ldr	r2, [sp, #12]
 800523c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005240:	3304      	adds	r3, #4
 8005242:	f1b9 0f00 	cmp.w	r9, #0
 8005246:	d020      	beq.n	800528a <__multiply+0x142>
 8005248:	6829      	ldr	r1, [r5, #0]
 800524a:	f104 0c14 	add.w	ip, r4, #20
 800524e:	46ae      	mov	lr, r5
 8005250:	f04f 0a00 	mov.w	sl, #0
 8005254:	f8bc b000 	ldrh.w	fp, [ip]
 8005258:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800525c:	fb09 220b 	mla	r2, r9, fp, r2
 8005260:	4492      	add	sl, r2
 8005262:	b289      	uxth	r1, r1
 8005264:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005268:	f84e 1b04 	str.w	r1, [lr], #4
 800526c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005270:	f8be 1000 	ldrh.w	r1, [lr]
 8005274:	0c12      	lsrs	r2, r2, #16
 8005276:	fb09 1102 	mla	r1, r9, r2, r1
 800527a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800527e:	4567      	cmp	r7, ip
 8005280:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005284:	d8e6      	bhi.n	8005254 <__multiply+0x10c>
 8005286:	9a01      	ldr	r2, [sp, #4]
 8005288:	50a9      	str	r1, [r5, r2]
 800528a:	3504      	adds	r5, #4
 800528c:	e79a      	b.n	80051c4 <__multiply+0x7c>
 800528e:	3e01      	subs	r6, #1
 8005290:	e79c      	b.n	80051cc <__multiply+0x84>
 8005292:	bf00      	nop
 8005294:	08006b93 	.word	0x08006b93
 8005298:	08006ba4 	.word	0x08006ba4

0800529c <__pow5mult>:
 800529c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052a0:	4615      	mov	r5, r2
 80052a2:	f012 0203 	ands.w	r2, r2, #3
 80052a6:	4606      	mov	r6, r0
 80052a8:	460f      	mov	r7, r1
 80052aa:	d007      	beq.n	80052bc <__pow5mult+0x20>
 80052ac:	4c25      	ldr	r4, [pc, #148]	; (8005344 <__pow5mult+0xa8>)
 80052ae:	3a01      	subs	r2, #1
 80052b0:	2300      	movs	r3, #0
 80052b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80052b6:	f7ff fe9b 	bl	8004ff0 <__multadd>
 80052ba:	4607      	mov	r7, r0
 80052bc:	10ad      	asrs	r5, r5, #2
 80052be:	d03d      	beq.n	800533c <__pow5mult+0xa0>
 80052c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80052c2:	b97c      	cbnz	r4, 80052e4 <__pow5mult+0x48>
 80052c4:	2010      	movs	r0, #16
 80052c6:	f7ff fe29 	bl	8004f1c <malloc>
 80052ca:	4602      	mov	r2, r0
 80052cc:	6270      	str	r0, [r6, #36]	; 0x24
 80052ce:	b928      	cbnz	r0, 80052dc <__pow5mult+0x40>
 80052d0:	4b1d      	ldr	r3, [pc, #116]	; (8005348 <__pow5mult+0xac>)
 80052d2:	481e      	ldr	r0, [pc, #120]	; (800534c <__pow5mult+0xb0>)
 80052d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80052d8:	f000 fc0e 	bl	8005af8 <__assert_func>
 80052dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80052e0:	6004      	str	r4, [r0, #0]
 80052e2:	60c4      	str	r4, [r0, #12]
 80052e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80052e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80052ec:	b94c      	cbnz	r4, 8005302 <__pow5mult+0x66>
 80052ee:	f240 2171 	movw	r1, #625	; 0x271
 80052f2:	4630      	mov	r0, r6
 80052f4:	f7ff ff12 	bl	800511c <__i2b>
 80052f8:	2300      	movs	r3, #0
 80052fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80052fe:	4604      	mov	r4, r0
 8005300:	6003      	str	r3, [r0, #0]
 8005302:	f04f 0900 	mov.w	r9, #0
 8005306:	07eb      	lsls	r3, r5, #31
 8005308:	d50a      	bpl.n	8005320 <__pow5mult+0x84>
 800530a:	4639      	mov	r1, r7
 800530c:	4622      	mov	r2, r4
 800530e:	4630      	mov	r0, r6
 8005310:	f7ff ff1a 	bl	8005148 <__multiply>
 8005314:	4639      	mov	r1, r7
 8005316:	4680      	mov	r8, r0
 8005318:	4630      	mov	r0, r6
 800531a:	f7ff fe47 	bl	8004fac <_Bfree>
 800531e:	4647      	mov	r7, r8
 8005320:	106d      	asrs	r5, r5, #1
 8005322:	d00b      	beq.n	800533c <__pow5mult+0xa0>
 8005324:	6820      	ldr	r0, [r4, #0]
 8005326:	b938      	cbnz	r0, 8005338 <__pow5mult+0x9c>
 8005328:	4622      	mov	r2, r4
 800532a:	4621      	mov	r1, r4
 800532c:	4630      	mov	r0, r6
 800532e:	f7ff ff0b 	bl	8005148 <__multiply>
 8005332:	6020      	str	r0, [r4, #0]
 8005334:	f8c0 9000 	str.w	r9, [r0]
 8005338:	4604      	mov	r4, r0
 800533a:	e7e4      	b.n	8005306 <__pow5mult+0x6a>
 800533c:	4638      	mov	r0, r7
 800533e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005342:	bf00      	nop
 8005344:	08006cf0 	.word	0x08006cf0
 8005348:	08006b21 	.word	0x08006b21
 800534c:	08006ba4 	.word	0x08006ba4

08005350 <__lshift>:
 8005350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005354:	460c      	mov	r4, r1
 8005356:	6849      	ldr	r1, [r1, #4]
 8005358:	6923      	ldr	r3, [r4, #16]
 800535a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800535e:	68a3      	ldr	r3, [r4, #8]
 8005360:	4607      	mov	r7, r0
 8005362:	4691      	mov	r9, r2
 8005364:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005368:	f108 0601 	add.w	r6, r8, #1
 800536c:	42b3      	cmp	r3, r6
 800536e:	db0b      	blt.n	8005388 <__lshift+0x38>
 8005370:	4638      	mov	r0, r7
 8005372:	f7ff fddb 	bl	8004f2c <_Balloc>
 8005376:	4605      	mov	r5, r0
 8005378:	b948      	cbnz	r0, 800538e <__lshift+0x3e>
 800537a:	4602      	mov	r2, r0
 800537c:	4b2a      	ldr	r3, [pc, #168]	; (8005428 <__lshift+0xd8>)
 800537e:	482b      	ldr	r0, [pc, #172]	; (800542c <__lshift+0xdc>)
 8005380:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005384:	f000 fbb8 	bl	8005af8 <__assert_func>
 8005388:	3101      	adds	r1, #1
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	e7ee      	b.n	800536c <__lshift+0x1c>
 800538e:	2300      	movs	r3, #0
 8005390:	f100 0114 	add.w	r1, r0, #20
 8005394:	f100 0210 	add.w	r2, r0, #16
 8005398:	4618      	mov	r0, r3
 800539a:	4553      	cmp	r3, sl
 800539c:	db37      	blt.n	800540e <__lshift+0xbe>
 800539e:	6920      	ldr	r0, [r4, #16]
 80053a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80053a4:	f104 0314 	add.w	r3, r4, #20
 80053a8:	f019 091f 	ands.w	r9, r9, #31
 80053ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80053b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80053b4:	d02f      	beq.n	8005416 <__lshift+0xc6>
 80053b6:	f1c9 0e20 	rsb	lr, r9, #32
 80053ba:	468a      	mov	sl, r1
 80053bc:	f04f 0c00 	mov.w	ip, #0
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	fa02 f209 	lsl.w	r2, r2, r9
 80053c6:	ea42 020c 	orr.w	r2, r2, ip
 80053ca:	f84a 2b04 	str.w	r2, [sl], #4
 80053ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80053d2:	4298      	cmp	r0, r3
 80053d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80053d8:	d8f2      	bhi.n	80053c0 <__lshift+0x70>
 80053da:	1b03      	subs	r3, r0, r4
 80053dc:	3b15      	subs	r3, #21
 80053de:	f023 0303 	bic.w	r3, r3, #3
 80053e2:	3304      	adds	r3, #4
 80053e4:	f104 0215 	add.w	r2, r4, #21
 80053e8:	4290      	cmp	r0, r2
 80053ea:	bf38      	it	cc
 80053ec:	2304      	movcc	r3, #4
 80053ee:	f841 c003 	str.w	ip, [r1, r3]
 80053f2:	f1bc 0f00 	cmp.w	ip, #0
 80053f6:	d001      	beq.n	80053fc <__lshift+0xac>
 80053f8:	f108 0602 	add.w	r6, r8, #2
 80053fc:	3e01      	subs	r6, #1
 80053fe:	4638      	mov	r0, r7
 8005400:	612e      	str	r6, [r5, #16]
 8005402:	4621      	mov	r1, r4
 8005404:	f7ff fdd2 	bl	8004fac <_Bfree>
 8005408:	4628      	mov	r0, r5
 800540a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800540e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005412:	3301      	adds	r3, #1
 8005414:	e7c1      	b.n	800539a <__lshift+0x4a>
 8005416:	3904      	subs	r1, #4
 8005418:	f853 2b04 	ldr.w	r2, [r3], #4
 800541c:	f841 2f04 	str.w	r2, [r1, #4]!
 8005420:	4298      	cmp	r0, r3
 8005422:	d8f9      	bhi.n	8005418 <__lshift+0xc8>
 8005424:	e7ea      	b.n	80053fc <__lshift+0xac>
 8005426:	bf00      	nop
 8005428:	08006b93 	.word	0x08006b93
 800542c:	08006ba4 	.word	0x08006ba4

08005430 <__mcmp>:
 8005430:	b530      	push	{r4, r5, lr}
 8005432:	6902      	ldr	r2, [r0, #16]
 8005434:	690c      	ldr	r4, [r1, #16]
 8005436:	1b12      	subs	r2, r2, r4
 8005438:	d10e      	bne.n	8005458 <__mcmp+0x28>
 800543a:	f100 0314 	add.w	r3, r0, #20
 800543e:	3114      	adds	r1, #20
 8005440:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005444:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005448:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800544c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005450:	42a5      	cmp	r5, r4
 8005452:	d003      	beq.n	800545c <__mcmp+0x2c>
 8005454:	d305      	bcc.n	8005462 <__mcmp+0x32>
 8005456:	2201      	movs	r2, #1
 8005458:	4610      	mov	r0, r2
 800545a:	bd30      	pop	{r4, r5, pc}
 800545c:	4283      	cmp	r3, r0
 800545e:	d3f3      	bcc.n	8005448 <__mcmp+0x18>
 8005460:	e7fa      	b.n	8005458 <__mcmp+0x28>
 8005462:	f04f 32ff 	mov.w	r2, #4294967295
 8005466:	e7f7      	b.n	8005458 <__mcmp+0x28>

08005468 <__mdiff>:
 8005468:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800546c:	460c      	mov	r4, r1
 800546e:	4606      	mov	r6, r0
 8005470:	4611      	mov	r1, r2
 8005472:	4620      	mov	r0, r4
 8005474:	4690      	mov	r8, r2
 8005476:	f7ff ffdb 	bl	8005430 <__mcmp>
 800547a:	1e05      	subs	r5, r0, #0
 800547c:	d110      	bne.n	80054a0 <__mdiff+0x38>
 800547e:	4629      	mov	r1, r5
 8005480:	4630      	mov	r0, r6
 8005482:	f7ff fd53 	bl	8004f2c <_Balloc>
 8005486:	b930      	cbnz	r0, 8005496 <__mdiff+0x2e>
 8005488:	4b3a      	ldr	r3, [pc, #232]	; (8005574 <__mdiff+0x10c>)
 800548a:	4602      	mov	r2, r0
 800548c:	f240 2132 	movw	r1, #562	; 0x232
 8005490:	4839      	ldr	r0, [pc, #228]	; (8005578 <__mdiff+0x110>)
 8005492:	f000 fb31 	bl	8005af8 <__assert_func>
 8005496:	2301      	movs	r3, #1
 8005498:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800549c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a0:	bfa4      	itt	ge
 80054a2:	4643      	movge	r3, r8
 80054a4:	46a0      	movge	r8, r4
 80054a6:	4630      	mov	r0, r6
 80054a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80054ac:	bfa6      	itte	ge
 80054ae:	461c      	movge	r4, r3
 80054b0:	2500      	movge	r5, #0
 80054b2:	2501      	movlt	r5, #1
 80054b4:	f7ff fd3a 	bl	8004f2c <_Balloc>
 80054b8:	b920      	cbnz	r0, 80054c4 <__mdiff+0x5c>
 80054ba:	4b2e      	ldr	r3, [pc, #184]	; (8005574 <__mdiff+0x10c>)
 80054bc:	4602      	mov	r2, r0
 80054be:	f44f 7110 	mov.w	r1, #576	; 0x240
 80054c2:	e7e5      	b.n	8005490 <__mdiff+0x28>
 80054c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80054c8:	6926      	ldr	r6, [r4, #16]
 80054ca:	60c5      	str	r5, [r0, #12]
 80054cc:	f104 0914 	add.w	r9, r4, #20
 80054d0:	f108 0514 	add.w	r5, r8, #20
 80054d4:	f100 0e14 	add.w	lr, r0, #20
 80054d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80054dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80054e0:	f108 0210 	add.w	r2, r8, #16
 80054e4:	46f2      	mov	sl, lr
 80054e6:	2100      	movs	r1, #0
 80054e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80054ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80054f0:	fa1f f883 	uxth.w	r8, r3
 80054f4:	fa11 f18b 	uxtah	r1, r1, fp
 80054f8:	0c1b      	lsrs	r3, r3, #16
 80054fa:	eba1 0808 	sub.w	r8, r1, r8
 80054fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005502:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005506:	fa1f f888 	uxth.w	r8, r8
 800550a:	1419      	asrs	r1, r3, #16
 800550c:	454e      	cmp	r6, r9
 800550e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005512:	f84a 3b04 	str.w	r3, [sl], #4
 8005516:	d8e7      	bhi.n	80054e8 <__mdiff+0x80>
 8005518:	1b33      	subs	r3, r6, r4
 800551a:	3b15      	subs	r3, #21
 800551c:	f023 0303 	bic.w	r3, r3, #3
 8005520:	3304      	adds	r3, #4
 8005522:	3415      	adds	r4, #21
 8005524:	42a6      	cmp	r6, r4
 8005526:	bf38      	it	cc
 8005528:	2304      	movcc	r3, #4
 800552a:	441d      	add	r5, r3
 800552c:	4473      	add	r3, lr
 800552e:	469e      	mov	lr, r3
 8005530:	462e      	mov	r6, r5
 8005532:	4566      	cmp	r6, ip
 8005534:	d30e      	bcc.n	8005554 <__mdiff+0xec>
 8005536:	f10c 0203 	add.w	r2, ip, #3
 800553a:	1b52      	subs	r2, r2, r5
 800553c:	f022 0203 	bic.w	r2, r2, #3
 8005540:	3d03      	subs	r5, #3
 8005542:	45ac      	cmp	ip, r5
 8005544:	bf38      	it	cc
 8005546:	2200      	movcc	r2, #0
 8005548:	441a      	add	r2, r3
 800554a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800554e:	b17b      	cbz	r3, 8005570 <__mdiff+0x108>
 8005550:	6107      	str	r7, [r0, #16]
 8005552:	e7a3      	b.n	800549c <__mdiff+0x34>
 8005554:	f856 8b04 	ldr.w	r8, [r6], #4
 8005558:	fa11 f288 	uxtah	r2, r1, r8
 800555c:	1414      	asrs	r4, r2, #16
 800555e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005562:	b292      	uxth	r2, r2
 8005564:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005568:	f84e 2b04 	str.w	r2, [lr], #4
 800556c:	1421      	asrs	r1, r4, #16
 800556e:	e7e0      	b.n	8005532 <__mdiff+0xca>
 8005570:	3f01      	subs	r7, #1
 8005572:	e7ea      	b.n	800554a <__mdiff+0xe2>
 8005574:	08006b93 	.word	0x08006b93
 8005578:	08006ba4 	.word	0x08006ba4

0800557c <__d2b>:
 800557c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005580:	4689      	mov	r9, r1
 8005582:	2101      	movs	r1, #1
 8005584:	ec57 6b10 	vmov	r6, r7, d0
 8005588:	4690      	mov	r8, r2
 800558a:	f7ff fccf 	bl	8004f2c <_Balloc>
 800558e:	4604      	mov	r4, r0
 8005590:	b930      	cbnz	r0, 80055a0 <__d2b+0x24>
 8005592:	4602      	mov	r2, r0
 8005594:	4b25      	ldr	r3, [pc, #148]	; (800562c <__d2b+0xb0>)
 8005596:	4826      	ldr	r0, [pc, #152]	; (8005630 <__d2b+0xb4>)
 8005598:	f240 310a 	movw	r1, #778	; 0x30a
 800559c:	f000 faac 	bl	8005af8 <__assert_func>
 80055a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80055a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80055a8:	bb35      	cbnz	r5, 80055f8 <__d2b+0x7c>
 80055aa:	2e00      	cmp	r6, #0
 80055ac:	9301      	str	r3, [sp, #4]
 80055ae:	d028      	beq.n	8005602 <__d2b+0x86>
 80055b0:	4668      	mov	r0, sp
 80055b2:	9600      	str	r6, [sp, #0]
 80055b4:	f7ff fd82 	bl	80050bc <__lo0bits>
 80055b8:	9900      	ldr	r1, [sp, #0]
 80055ba:	b300      	cbz	r0, 80055fe <__d2b+0x82>
 80055bc:	9a01      	ldr	r2, [sp, #4]
 80055be:	f1c0 0320 	rsb	r3, r0, #32
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	430b      	orrs	r3, r1
 80055c8:	40c2      	lsrs	r2, r0
 80055ca:	6163      	str	r3, [r4, #20]
 80055cc:	9201      	str	r2, [sp, #4]
 80055ce:	9b01      	ldr	r3, [sp, #4]
 80055d0:	61a3      	str	r3, [r4, #24]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	bf14      	ite	ne
 80055d6:	2202      	movne	r2, #2
 80055d8:	2201      	moveq	r2, #1
 80055da:	6122      	str	r2, [r4, #16]
 80055dc:	b1d5      	cbz	r5, 8005614 <__d2b+0x98>
 80055de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80055e2:	4405      	add	r5, r0
 80055e4:	f8c9 5000 	str.w	r5, [r9]
 80055e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80055ec:	f8c8 0000 	str.w	r0, [r8]
 80055f0:	4620      	mov	r0, r4
 80055f2:	b003      	add	sp, #12
 80055f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80055f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055fc:	e7d5      	b.n	80055aa <__d2b+0x2e>
 80055fe:	6161      	str	r1, [r4, #20]
 8005600:	e7e5      	b.n	80055ce <__d2b+0x52>
 8005602:	a801      	add	r0, sp, #4
 8005604:	f7ff fd5a 	bl	80050bc <__lo0bits>
 8005608:	9b01      	ldr	r3, [sp, #4]
 800560a:	6163      	str	r3, [r4, #20]
 800560c:	2201      	movs	r2, #1
 800560e:	6122      	str	r2, [r4, #16]
 8005610:	3020      	adds	r0, #32
 8005612:	e7e3      	b.n	80055dc <__d2b+0x60>
 8005614:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005618:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800561c:	f8c9 0000 	str.w	r0, [r9]
 8005620:	6918      	ldr	r0, [r3, #16]
 8005622:	f7ff fd2b 	bl	800507c <__hi0bits>
 8005626:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800562a:	e7df      	b.n	80055ec <__d2b+0x70>
 800562c:	08006b93 	.word	0x08006b93
 8005630:	08006ba4 	.word	0x08006ba4

08005634 <_calloc_r>:
 8005634:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005636:	fba1 2402 	umull	r2, r4, r1, r2
 800563a:	b94c      	cbnz	r4, 8005650 <_calloc_r+0x1c>
 800563c:	4611      	mov	r1, r2
 800563e:	9201      	str	r2, [sp, #4]
 8005640:	f000 f87a 	bl	8005738 <_malloc_r>
 8005644:	9a01      	ldr	r2, [sp, #4]
 8005646:	4605      	mov	r5, r0
 8005648:	b930      	cbnz	r0, 8005658 <_calloc_r+0x24>
 800564a:	4628      	mov	r0, r5
 800564c:	b003      	add	sp, #12
 800564e:	bd30      	pop	{r4, r5, pc}
 8005650:	220c      	movs	r2, #12
 8005652:	6002      	str	r2, [r0, #0]
 8005654:	2500      	movs	r5, #0
 8005656:	e7f8      	b.n	800564a <_calloc_r+0x16>
 8005658:	4621      	mov	r1, r4
 800565a:	f7fe f923 	bl	80038a4 <memset>
 800565e:	e7f4      	b.n	800564a <_calloc_r+0x16>

08005660 <_free_r>:
 8005660:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005662:	2900      	cmp	r1, #0
 8005664:	d044      	beq.n	80056f0 <_free_r+0x90>
 8005666:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800566a:	9001      	str	r0, [sp, #4]
 800566c:	2b00      	cmp	r3, #0
 800566e:	f1a1 0404 	sub.w	r4, r1, #4
 8005672:	bfb8      	it	lt
 8005674:	18e4      	addlt	r4, r4, r3
 8005676:	f000 fa9b 	bl	8005bb0 <__malloc_lock>
 800567a:	4a1e      	ldr	r2, [pc, #120]	; (80056f4 <_free_r+0x94>)
 800567c:	9801      	ldr	r0, [sp, #4]
 800567e:	6813      	ldr	r3, [r2, #0]
 8005680:	b933      	cbnz	r3, 8005690 <_free_r+0x30>
 8005682:	6063      	str	r3, [r4, #4]
 8005684:	6014      	str	r4, [r2, #0]
 8005686:	b003      	add	sp, #12
 8005688:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800568c:	f000 ba96 	b.w	8005bbc <__malloc_unlock>
 8005690:	42a3      	cmp	r3, r4
 8005692:	d908      	bls.n	80056a6 <_free_r+0x46>
 8005694:	6825      	ldr	r5, [r4, #0]
 8005696:	1961      	adds	r1, r4, r5
 8005698:	428b      	cmp	r3, r1
 800569a:	bf01      	itttt	eq
 800569c:	6819      	ldreq	r1, [r3, #0]
 800569e:	685b      	ldreq	r3, [r3, #4]
 80056a0:	1949      	addeq	r1, r1, r5
 80056a2:	6021      	streq	r1, [r4, #0]
 80056a4:	e7ed      	b.n	8005682 <_free_r+0x22>
 80056a6:	461a      	mov	r2, r3
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	b10b      	cbz	r3, 80056b0 <_free_r+0x50>
 80056ac:	42a3      	cmp	r3, r4
 80056ae:	d9fa      	bls.n	80056a6 <_free_r+0x46>
 80056b0:	6811      	ldr	r1, [r2, #0]
 80056b2:	1855      	adds	r5, r2, r1
 80056b4:	42a5      	cmp	r5, r4
 80056b6:	d10b      	bne.n	80056d0 <_free_r+0x70>
 80056b8:	6824      	ldr	r4, [r4, #0]
 80056ba:	4421      	add	r1, r4
 80056bc:	1854      	adds	r4, r2, r1
 80056be:	42a3      	cmp	r3, r4
 80056c0:	6011      	str	r1, [r2, #0]
 80056c2:	d1e0      	bne.n	8005686 <_free_r+0x26>
 80056c4:	681c      	ldr	r4, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	6053      	str	r3, [r2, #4]
 80056ca:	4421      	add	r1, r4
 80056cc:	6011      	str	r1, [r2, #0]
 80056ce:	e7da      	b.n	8005686 <_free_r+0x26>
 80056d0:	d902      	bls.n	80056d8 <_free_r+0x78>
 80056d2:	230c      	movs	r3, #12
 80056d4:	6003      	str	r3, [r0, #0]
 80056d6:	e7d6      	b.n	8005686 <_free_r+0x26>
 80056d8:	6825      	ldr	r5, [r4, #0]
 80056da:	1961      	adds	r1, r4, r5
 80056dc:	428b      	cmp	r3, r1
 80056de:	bf04      	itt	eq
 80056e0:	6819      	ldreq	r1, [r3, #0]
 80056e2:	685b      	ldreq	r3, [r3, #4]
 80056e4:	6063      	str	r3, [r4, #4]
 80056e6:	bf04      	itt	eq
 80056e8:	1949      	addeq	r1, r1, r5
 80056ea:	6021      	streq	r1, [r4, #0]
 80056ec:	6054      	str	r4, [r2, #4]
 80056ee:	e7ca      	b.n	8005686 <_free_r+0x26>
 80056f0:	b003      	add	sp, #12
 80056f2:	bd30      	pop	{r4, r5, pc}
 80056f4:	20000398 	.word	0x20000398

080056f8 <sbrk_aligned>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	4e0e      	ldr	r6, [pc, #56]	; (8005734 <sbrk_aligned+0x3c>)
 80056fc:	460c      	mov	r4, r1
 80056fe:	6831      	ldr	r1, [r6, #0]
 8005700:	4605      	mov	r5, r0
 8005702:	b911      	cbnz	r1, 800570a <sbrk_aligned+0x12>
 8005704:	f000 f9e8 	bl	8005ad8 <_sbrk_r>
 8005708:	6030      	str	r0, [r6, #0]
 800570a:	4621      	mov	r1, r4
 800570c:	4628      	mov	r0, r5
 800570e:	f000 f9e3 	bl	8005ad8 <_sbrk_r>
 8005712:	1c43      	adds	r3, r0, #1
 8005714:	d00a      	beq.n	800572c <sbrk_aligned+0x34>
 8005716:	1cc4      	adds	r4, r0, #3
 8005718:	f024 0403 	bic.w	r4, r4, #3
 800571c:	42a0      	cmp	r0, r4
 800571e:	d007      	beq.n	8005730 <sbrk_aligned+0x38>
 8005720:	1a21      	subs	r1, r4, r0
 8005722:	4628      	mov	r0, r5
 8005724:	f000 f9d8 	bl	8005ad8 <_sbrk_r>
 8005728:	3001      	adds	r0, #1
 800572a:	d101      	bne.n	8005730 <sbrk_aligned+0x38>
 800572c:	f04f 34ff 	mov.w	r4, #4294967295
 8005730:	4620      	mov	r0, r4
 8005732:	bd70      	pop	{r4, r5, r6, pc}
 8005734:	2000039c 	.word	0x2000039c

08005738 <_malloc_r>:
 8005738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800573c:	1ccd      	adds	r5, r1, #3
 800573e:	f025 0503 	bic.w	r5, r5, #3
 8005742:	3508      	adds	r5, #8
 8005744:	2d0c      	cmp	r5, #12
 8005746:	bf38      	it	cc
 8005748:	250c      	movcc	r5, #12
 800574a:	2d00      	cmp	r5, #0
 800574c:	4607      	mov	r7, r0
 800574e:	db01      	blt.n	8005754 <_malloc_r+0x1c>
 8005750:	42a9      	cmp	r1, r5
 8005752:	d905      	bls.n	8005760 <_malloc_r+0x28>
 8005754:	230c      	movs	r3, #12
 8005756:	603b      	str	r3, [r7, #0]
 8005758:	2600      	movs	r6, #0
 800575a:	4630      	mov	r0, r6
 800575c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005760:	4e2e      	ldr	r6, [pc, #184]	; (800581c <_malloc_r+0xe4>)
 8005762:	f000 fa25 	bl	8005bb0 <__malloc_lock>
 8005766:	6833      	ldr	r3, [r6, #0]
 8005768:	461c      	mov	r4, r3
 800576a:	bb34      	cbnz	r4, 80057ba <_malloc_r+0x82>
 800576c:	4629      	mov	r1, r5
 800576e:	4638      	mov	r0, r7
 8005770:	f7ff ffc2 	bl	80056f8 <sbrk_aligned>
 8005774:	1c43      	adds	r3, r0, #1
 8005776:	4604      	mov	r4, r0
 8005778:	d14d      	bne.n	8005816 <_malloc_r+0xde>
 800577a:	6834      	ldr	r4, [r6, #0]
 800577c:	4626      	mov	r6, r4
 800577e:	2e00      	cmp	r6, #0
 8005780:	d140      	bne.n	8005804 <_malloc_r+0xcc>
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	4631      	mov	r1, r6
 8005786:	4638      	mov	r0, r7
 8005788:	eb04 0803 	add.w	r8, r4, r3
 800578c:	f000 f9a4 	bl	8005ad8 <_sbrk_r>
 8005790:	4580      	cmp	r8, r0
 8005792:	d13a      	bne.n	800580a <_malloc_r+0xd2>
 8005794:	6821      	ldr	r1, [r4, #0]
 8005796:	3503      	adds	r5, #3
 8005798:	1a6d      	subs	r5, r5, r1
 800579a:	f025 0503 	bic.w	r5, r5, #3
 800579e:	3508      	adds	r5, #8
 80057a0:	2d0c      	cmp	r5, #12
 80057a2:	bf38      	it	cc
 80057a4:	250c      	movcc	r5, #12
 80057a6:	4629      	mov	r1, r5
 80057a8:	4638      	mov	r0, r7
 80057aa:	f7ff ffa5 	bl	80056f8 <sbrk_aligned>
 80057ae:	3001      	adds	r0, #1
 80057b0:	d02b      	beq.n	800580a <_malloc_r+0xd2>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	442b      	add	r3, r5
 80057b6:	6023      	str	r3, [r4, #0]
 80057b8:	e00e      	b.n	80057d8 <_malloc_r+0xa0>
 80057ba:	6822      	ldr	r2, [r4, #0]
 80057bc:	1b52      	subs	r2, r2, r5
 80057be:	d41e      	bmi.n	80057fe <_malloc_r+0xc6>
 80057c0:	2a0b      	cmp	r2, #11
 80057c2:	d916      	bls.n	80057f2 <_malloc_r+0xba>
 80057c4:	1961      	adds	r1, r4, r5
 80057c6:	42a3      	cmp	r3, r4
 80057c8:	6025      	str	r5, [r4, #0]
 80057ca:	bf18      	it	ne
 80057cc:	6059      	strne	r1, [r3, #4]
 80057ce:	6863      	ldr	r3, [r4, #4]
 80057d0:	bf08      	it	eq
 80057d2:	6031      	streq	r1, [r6, #0]
 80057d4:	5162      	str	r2, [r4, r5]
 80057d6:	604b      	str	r3, [r1, #4]
 80057d8:	4638      	mov	r0, r7
 80057da:	f104 060b 	add.w	r6, r4, #11
 80057de:	f000 f9ed 	bl	8005bbc <__malloc_unlock>
 80057e2:	f026 0607 	bic.w	r6, r6, #7
 80057e6:	1d23      	adds	r3, r4, #4
 80057e8:	1af2      	subs	r2, r6, r3
 80057ea:	d0b6      	beq.n	800575a <_malloc_r+0x22>
 80057ec:	1b9b      	subs	r3, r3, r6
 80057ee:	50a3      	str	r3, [r4, r2]
 80057f0:	e7b3      	b.n	800575a <_malloc_r+0x22>
 80057f2:	6862      	ldr	r2, [r4, #4]
 80057f4:	42a3      	cmp	r3, r4
 80057f6:	bf0c      	ite	eq
 80057f8:	6032      	streq	r2, [r6, #0]
 80057fa:	605a      	strne	r2, [r3, #4]
 80057fc:	e7ec      	b.n	80057d8 <_malloc_r+0xa0>
 80057fe:	4623      	mov	r3, r4
 8005800:	6864      	ldr	r4, [r4, #4]
 8005802:	e7b2      	b.n	800576a <_malloc_r+0x32>
 8005804:	4634      	mov	r4, r6
 8005806:	6876      	ldr	r6, [r6, #4]
 8005808:	e7b9      	b.n	800577e <_malloc_r+0x46>
 800580a:	230c      	movs	r3, #12
 800580c:	603b      	str	r3, [r7, #0]
 800580e:	4638      	mov	r0, r7
 8005810:	f000 f9d4 	bl	8005bbc <__malloc_unlock>
 8005814:	e7a1      	b.n	800575a <_malloc_r+0x22>
 8005816:	6025      	str	r5, [r4, #0]
 8005818:	e7de      	b.n	80057d8 <_malloc_r+0xa0>
 800581a:	bf00      	nop
 800581c:	20000398 	.word	0x20000398

08005820 <__ssputs_r>:
 8005820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005824:	688e      	ldr	r6, [r1, #8]
 8005826:	429e      	cmp	r6, r3
 8005828:	4682      	mov	sl, r0
 800582a:	460c      	mov	r4, r1
 800582c:	4690      	mov	r8, r2
 800582e:	461f      	mov	r7, r3
 8005830:	d838      	bhi.n	80058a4 <__ssputs_r+0x84>
 8005832:	898a      	ldrh	r2, [r1, #12]
 8005834:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005838:	d032      	beq.n	80058a0 <__ssputs_r+0x80>
 800583a:	6825      	ldr	r5, [r4, #0]
 800583c:	6909      	ldr	r1, [r1, #16]
 800583e:	eba5 0901 	sub.w	r9, r5, r1
 8005842:	6965      	ldr	r5, [r4, #20]
 8005844:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005848:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800584c:	3301      	adds	r3, #1
 800584e:	444b      	add	r3, r9
 8005850:	106d      	asrs	r5, r5, #1
 8005852:	429d      	cmp	r5, r3
 8005854:	bf38      	it	cc
 8005856:	461d      	movcc	r5, r3
 8005858:	0553      	lsls	r3, r2, #21
 800585a:	d531      	bpl.n	80058c0 <__ssputs_r+0xa0>
 800585c:	4629      	mov	r1, r5
 800585e:	f7ff ff6b 	bl	8005738 <_malloc_r>
 8005862:	4606      	mov	r6, r0
 8005864:	b950      	cbnz	r0, 800587c <__ssputs_r+0x5c>
 8005866:	230c      	movs	r3, #12
 8005868:	f8ca 3000 	str.w	r3, [sl]
 800586c:	89a3      	ldrh	r3, [r4, #12]
 800586e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005872:	81a3      	strh	r3, [r4, #12]
 8005874:	f04f 30ff 	mov.w	r0, #4294967295
 8005878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800587c:	6921      	ldr	r1, [r4, #16]
 800587e:	464a      	mov	r2, r9
 8005880:	f7fe f802 	bl	8003888 <memcpy>
 8005884:	89a3      	ldrh	r3, [r4, #12]
 8005886:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800588a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800588e:	81a3      	strh	r3, [r4, #12]
 8005890:	6126      	str	r6, [r4, #16]
 8005892:	6165      	str	r5, [r4, #20]
 8005894:	444e      	add	r6, r9
 8005896:	eba5 0509 	sub.w	r5, r5, r9
 800589a:	6026      	str	r6, [r4, #0]
 800589c:	60a5      	str	r5, [r4, #8]
 800589e:	463e      	mov	r6, r7
 80058a0:	42be      	cmp	r6, r7
 80058a2:	d900      	bls.n	80058a6 <__ssputs_r+0x86>
 80058a4:	463e      	mov	r6, r7
 80058a6:	6820      	ldr	r0, [r4, #0]
 80058a8:	4632      	mov	r2, r6
 80058aa:	4641      	mov	r1, r8
 80058ac:	f000 f966 	bl	8005b7c <memmove>
 80058b0:	68a3      	ldr	r3, [r4, #8]
 80058b2:	1b9b      	subs	r3, r3, r6
 80058b4:	60a3      	str	r3, [r4, #8]
 80058b6:	6823      	ldr	r3, [r4, #0]
 80058b8:	4433      	add	r3, r6
 80058ba:	6023      	str	r3, [r4, #0]
 80058bc:	2000      	movs	r0, #0
 80058be:	e7db      	b.n	8005878 <__ssputs_r+0x58>
 80058c0:	462a      	mov	r2, r5
 80058c2:	f000 f981 	bl	8005bc8 <_realloc_r>
 80058c6:	4606      	mov	r6, r0
 80058c8:	2800      	cmp	r0, #0
 80058ca:	d1e1      	bne.n	8005890 <__ssputs_r+0x70>
 80058cc:	6921      	ldr	r1, [r4, #16]
 80058ce:	4650      	mov	r0, sl
 80058d0:	f7ff fec6 	bl	8005660 <_free_r>
 80058d4:	e7c7      	b.n	8005866 <__ssputs_r+0x46>
	...

080058d8 <_svfiprintf_r>:
 80058d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058dc:	4698      	mov	r8, r3
 80058de:	898b      	ldrh	r3, [r1, #12]
 80058e0:	061b      	lsls	r3, r3, #24
 80058e2:	b09d      	sub	sp, #116	; 0x74
 80058e4:	4607      	mov	r7, r0
 80058e6:	460d      	mov	r5, r1
 80058e8:	4614      	mov	r4, r2
 80058ea:	d50e      	bpl.n	800590a <_svfiprintf_r+0x32>
 80058ec:	690b      	ldr	r3, [r1, #16]
 80058ee:	b963      	cbnz	r3, 800590a <_svfiprintf_r+0x32>
 80058f0:	2140      	movs	r1, #64	; 0x40
 80058f2:	f7ff ff21 	bl	8005738 <_malloc_r>
 80058f6:	6028      	str	r0, [r5, #0]
 80058f8:	6128      	str	r0, [r5, #16]
 80058fa:	b920      	cbnz	r0, 8005906 <_svfiprintf_r+0x2e>
 80058fc:	230c      	movs	r3, #12
 80058fe:	603b      	str	r3, [r7, #0]
 8005900:	f04f 30ff 	mov.w	r0, #4294967295
 8005904:	e0d1      	b.n	8005aaa <_svfiprintf_r+0x1d2>
 8005906:	2340      	movs	r3, #64	; 0x40
 8005908:	616b      	str	r3, [r5, #20]
 800590a:	2300      	movs	r3, #0
 800590c:	9309      	str	r3, [sp, #36]	; 0x24
 800590e:	2320      	movs	r3, #32
 8005910:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005914:	f8cd 800c 	str.w	r8, [sp, #12]
 8005918:	2330      	movs	r3, #48	; 0x30
 800591a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005ac4 <_svfiprintf_r+0x1ec>
 800591e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005922:	f04f 0901 	mov.w	r9, #1
 8005926:	4623      	mov	r3, r4
 8005928:	469a      	mov	sl, r3
 800592a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800592e:	b10a      	cbz	r2, 8005934 <_svfiprintf_r+0x5c>
 8005930:	2a25      	cmp	r2, #37	; 0x25
 8005932:	d1f9      	bne.n	8005928 <_svfiprintf_r+0x50>
 8005934:	ebba 0b04 	subs.w	fp, sl, r4
 8005938:	d00b      	beq.n	8005952 <_svfiprintf_r+0x7a>
 800593a:	465b      	mov	r3, fp
 800593c:	4622      	mov	r2, r4
 800593e:	4629      	mov	r1, r5
 8005940:	4638      	mov	r0, r7
 8005942:	f7ff ff6d 	bl	8005820 <__ssputs_r>
 8005946:	3001      	adds	r0, #1
 8005948:	f000 80aa 	beq.w	8005aa0 <_svfiprintf_r+0x1c8>
 800594c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800594e:	445a      	add	r2, fp
 8005950:	9209      	str	r2, [sp, #36]	; 0x24
 8005952:	f89a 3000 	ldrb.w	r3, [sl]
 8005956:	2b00      	cmp	r3, #0
 8005958:	f000 80a2 	beq.w	8005aa0 <_svfiprintf_r+0x1c8>
 800595c:	2300      	movs	r3, #0
 800595e:	f04f 32ff 	mov.w	r2, #4294967295
 8005962:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005966:	f10a 0a01 	add.w	sl, sl, #1
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	9307      	str	r3, [sp, #28]
 800596e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005972:	931a      	str	r3, [sp, #104]	; 0x68
 8005974:	4654      	mov	r4, sl
 8005976:	2205      	movs	r2, #5
 8005978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800597c:	4851      	ldr	r0, [pc, #324]	; (8005ac4 <_svfiprintf_r+0x1ec>)
 800597e:	f7fa fc2f 	bl	80001e0 <memchr>
 8005982:	9a04      	ldr	r2, [sp, #16]
 8005984:	b9d8      	cbnz	r0, 80059be <_svfiprintf_r+0xe6>
 8005986:	06d0      	lsls	r0, r2, #27
 8005988:	bf44      	itt	mi
 800598a:	2320      	movmi	r3, #32
 800598c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005990:	0711      	lsls	r1, r2, #28
 8005992:	bf44      	itt	mi
 8005994:	232b      	movmi	r3, #43	; 0x2b
 8005996:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800599a:	f89a 3000 	ldrb.w	r3, [sl]
 800599e:	2b2a      	cmp	r3, #42	; 0x2a
 80059a0:	d015      	beq.n	80059ce <_svfiprintf_r+0xf6>
 80059a2:	9a07      	ldr	r2, [sp, #28]
 80059a4:	4654      	mov	r4, sl
 80059a6:	2000      	movs	r0, #0
 80059a8:	f04f 0c0a 	mov.w	ip, #10
 80059ac:	4621      	mov	r1, r4
 80059ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059b2:	3b30      	subs	r3, #48	; 0x30
 80059b4:	2b09      	cmp	r3, #9
 80059b6:	d94e      	bls.n	8005a56 <_svfiprintf_r+0x17e>
 80059b8:	b1b0      	cbz	r0, 80059e8 <_svfiprintf_r+0x110>
 80059ba:	9207      	str	r2, [sp, #28]
 80059bc:	e014      	b.n	80059e8 <_svfiprintf_r+0x110>
 80059be:	eba0 0308 	sub.w	r3, r0, r8
 80059c2:	fa09 f303 	lsl.w	r3, r9, r3
 80059c6:	4313      	orrs	r3, r2
 80059c8:	9304      	str	r3, [sp, #16]
 80059ca:	46a2      	mov	sl, r4
 80059cc:	e7d2      	b.n	8005974 <_svfiprintf_r+0x9c>
 80059ce:	9b03      	ldr	r3, [sp, #12]
 80059d0:	1d19      	adds	r1, r3, #4
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	9103      	str	r1, [sp, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	bfbb      	ittet	lt
 80059da:	425b      	neglt	r3, r3
 80059dc:	f042 0202 	orrlt.w	r2, r2, #2
 80059e0:	9307      	strge	r3, [sp, #28]
 80059e2:	9307      	strlt	r3, [sp, #28]
 80059e4:	bfb8      	it	lt
 80059e6:	9204      	strlt	r2, [sp, #16]
 80059e8:	7823      	ldrb	r3, [r4, #0]
 80059ea:	2b2e      	cmp	r3, #46	; 0x2e
 80059ec:	d10c      	bne.n	8005a08 <_svfiprintf_r+0x130>
 80059ee:	7863      	ldrb	r3, [r4, #1]
 80059f0:	2b2a      	cmp	r3, #42	; 0x2a
 80059f2:	d135      	bne.n	8005a60 <_svfiprintf_r+0x188>
 80059f4:	9b03      	ldr	r3, [sp, #12]
 80059f6:	1d1a      	adds	r2, r3, #4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	9203      	str	r2, [sp, #12]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bfb8      	it	lt
 8005a00:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a04:	3402      	adds	r4, #2
 8005a06:	9305      	str	r3, [sp, #20]
 8005a08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ad4 <_svfiprintf_r+0x1fc>
 8005a0c:	7821      	ldrb	r1, [r4, #0]
 8005a0e:	2203      	movs	r2, #3
 8005a10:	4650      	mov	r0, sl
 8005a12:	f7fa fbe5 	bl	80001e0 <memchr>
 8005a16:	b140      	cbz	r0, 8005a2a <_svfiprintf_r+0x152>
 8005a18:	2340      	movs	r3, #64	; 0x40
 8005a1a:	eba0 000a 	sub.w	r0, r0, sl
 8005a1e:	fa03 f000 	lsl.w	r0, r3, r0
 8005a22:	9b04      	ldr	r3, [sp, #16]
 8005a24:	4303      	orrs	r3, r0
 8005a26:	3401      	adds	r4, #1
 8005a28:	9304      	str	r3, [sp, #16]
 8005a2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a2e:	4826      	ldr	r0, [pc, #152]	; (8005ac8 <_svfiprintf_r+0x1f0>)
 8005a30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a34:	2206      	movs	r2, #6
 8005a36:	f7fa fbd3 	bl	80001e0 <memchr>
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d038      	beq.n	8005ab0 <_svfiprintf_r+0x1d8>
 8005a3e:	4b23      	ldr	r3, [pc, #140]	; (8005acc <_svfiprintf_r+0x1f4>)
 8005a40:	bb1b      	cbnz	r3, 8005a8a <_svfiprintf_r+0x1b2>
 8005a42:	9b03      	ldr	r3, [sp, #12]
 8005a44:	3307      	adds	r3, #7
 8005a46:	f023 0307 	bic.w	r3, r3, #7
 8005a4a:	3308      	adds	r3, #8
 8005a4c:	9303      	str	r3, [sp, #12]
 8005a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a50:	4433      	add	r3, r6
 8005a52:	9309      	str	r3, [sp, #36]	; 0x24
 8005a54:	e767      	b.n	8005926 <_svfiprintf_r+0x4e>
 8005a56:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	e7a5      	b.n	80059ac <_svfiprintf_r+0xd4>
 8005a60:	2300      	movs	r3, #0
 8005a62:	3401      	adds	r4, #1
 8005a64:	9305      	str	r3, [sp, #20]
 8005a66:	4619      	mov	r1, r3
 8005a68:	f04f 0c0a 	mov.w	ip, #10
 8005a6c:	4620      	mov	r0, r4
 8005a6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a72:	3a30      	subs	r2, #48	; 0x30
 8005a74:	2a09      	cmp	r2, #9
 8005a76:	d903      	bls.n	8005a80 <_svfiprintf_r+0x1a8>
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0c5      	beq.n	8005a08 <_svfiprintf_r+0x130>
 8005a7c:	9105      	str	r1, [sp, #20]
 8005a7e:	e7c3      	b.n	8005a08 <_svfiprintf_r+0x130>
 8005a80:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a84:	4604      	mov	r4, r0
 8005a86:	2301      	movs	r3, #1
 8005a88:	e7f0      	b.n	8005a6c <_svfiprintf_r+0x194>
 8005a8a:	ab03      	add	r3, sp, #12
 8005a8c:	9300      	str	r3, [sp, #0]
 8005a8e:	462a      	mov	r2, r5
 8005a90:	4b0f      	ldr	r3, [pc, #60]	; (8005ad0 <_svfiprintf_r+0x1f8>)
 8005a92:	a904      	add	r1, sp, #16
 8005a94:	4638      	mov	r0, r7
 8005a96:	f7fd ffad 	bl	80039f4 <_printf_float>
 8005a9a:	1c42      	adds	r2, r0, #1
 8005a9c:	4606      	mov	r6, r0
 8005a9e:	d1d6      	bne.n	8005a4e <_svfiprintf_r+0x176>
 8005aa0:	89ab      	ldrh	r3, [r5, #12]
 8005aa2:	065b      	lsls	r3, r3, #25
 8005aa4:	f53f af2c 	bmi.w	8005900 <_svfiprintf_r+0x28>
 8005aa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aaa:	b01d      	add	sp, #116	; 0x74
 8005aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab0:	ab03      	add	r3, sp, #12
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	462a      	mov	r2, r5
 8005ab6:	4b06      	ldr	r3, [pc, #24]	; (8005ad0 <_svfiprintf_r+0x1f8>)
 8005ab8:	a904      	add	r1, sp, #16
 8005aba:	4638      	mov	r0, r7
 8005abc:	f7fe fa3e 	bl	8003f3c <_printf_i>
 8005ac0:	e7eb      	b.n	8005a9a <_svfiprintf_r+0x1c2>
 8005ac2:	bf00      	nop
 8005ac4:	08006cfc 	.word	0x08006cfc
 8005ac8:	08006d06 	.word	0x08006d06
 8005acc:	080039f5 	.word	0x080039f5
 8005ad0:	08005821 	.word	0x08005821
 8005ad4:	08006d02 	.word	0x08006d02

08005ad8 <_sbrk_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4d06      	ldr	r5, [pc, #24]	; (8005af4 <_sbrk_r+0x1c>)
 8005adc:	2300      	movs	r3, #0
 8005ade:	4604      	mov	r4, r0
 8005ae0:	4608      	mov	r0, r1
 8005ae2:	602b      	str	r3, [r5, #0]
 8005ae4:	f7fb fc44 	bl	8001370 <_sbrk>
 8005ae8:	1c43      	adds	r3, r0, #1
 8005aea:	d102      	bne.n	8005af2 <_sbrk_r+0x1a>
 8005aec:	682b      	ldr	r3, [r5, #0]
 8005aee:	b103      	cbz	r3, 8005af2 <_sbrk_r+0x1a>
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	bd38      	pop	{r3, r4, r5, pc}
 8005af4:	200003a0 	.word	0x200003a0

08005af8 <__assert_func>:
 8005af8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005afa:	4614      	mov	r4, r2
 8005afc:	461a      	mov	r2, r3
 8005afe:	4b09      	ldr	r3, [pc, #36]	; (8005b24 <__assert_func+0x2c>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4605      	mov	r5, r0
 8005b04:	68d8      	ldr	r0, [r3, #12]
 8005b06:	b14c      	cbz	r4, 8005b1c <__assert_func+0x24>
 8005b08:	4b07      	ldr	r3, [pc, #28]	; (8005b28 <__assert_func+0x30>)
 8005b0a:	9100      	str	r1, [sp, #0]
 8005b0c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b10:	4906      	ldr	r1, [pc, #24]	; (8005b2c <__assert_func+0x34>)
 8005b12:	462b      	mov	r3, r5
 8005b14:	f000 f80e 	bl	8005b34 <fiprintf>
 8005b18:	f000 faac 	bl	8006074 <abort>
 8005b1c:	4b04      	ldr	r3, [pc, #16]	; (8005b30 <__assert_func+0x38>)
 8005b1e:	461c      	mov	r4, r3
 8005b20:	e7f3      	b.n	8005b0a <__assert_func+0x12>
 8005b22:	bf00      	nop
 8005b24:	2000000c 	.word	0x2000000c
 8005b28:	08006d0d 	.word	0x08006d0d
 8005b2c:	08006d1a 	.word	0x08006d1a
 8005b30:	08006815 	.word	0x08006815

08005b34 <fiprintf>:
 8005b34:	b40e      	push	{r1, r2, r3}
 8005b36:	b503      	push	{r0, r1, lr}
 8005b38:	4601      	mov	r1, r0
 8005b3a:	ab03      	add	r3, sp, #12
 8005b3c:	4805      	ldr	r0, [pc, #20]	; (8005b54 <fiprintf+0x20>)
 8005b3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b42:	6800      	ldr	r0, [r0, #0]
 8005b44:	9301      	str	r3, [sp, #4]
 8005b46:	f000 f897 	bl	8005c78 <_vfiprintf_r>
 8005b4a:	b002      	add	sp, #8
 8005b4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b50:	b003      	add	sp, #12
 8005b52:	4770      	bx	lr
 8005b54:	2000000c 	.word	0x2000000c

08005b58 <__ascii_mbtowc>:
 8005b58:	b082      	sub	sp, #8
 8005b5a:	b901      	cbnz	r1, 8005b5e <__ascii_mbtowc+0x6>
 8005b5c:	a901      	add	r1, sp, #4
 8005b5e:	b142      	cbz	r2, 8005b72 <__ascii_mbtowc+0x1a>
 8005b60:	b14b      	cbz	r3, 8005b76 <__ascii_mbtowc+0x1e>
 8005b62:	7813      	ldrb	r3, [r2, #0]
 8005b64:	600b      	str	r3, [r1, #0]
 8005b66:	7812      	ldrb	r2, [r2, #0]
 8005b68:	1e10      	subs	r0, r2, #0
 8005b6a:	bf18      	it	ne
 8005b6c:	2001      	movne	r0, #1
 8005b6e:	b002      	add	sp, #8
 8005b70:	4770      	bx	lr
 8005b72:	4610      	mov	r0, r2
 8005b74:	e7fb      	b.n	8005b6e <__ascii_mbtowc+0x16>
 8005b76:	f06f 0001 	mvn.w	r0, #1
 8005b7a:	e7f8      	b.n	8005b6e <__ascii_mbtowc+0x16>

08005b7c <memmove>:
 8005b7c:	4288      	cmp	r0, r1
 8005b7e:	b510      	push	{r4, lr}
 8005b80:	eb01 0402 	add.w	r4, r1, r2
 8005b84:	d902      	bls.n	8005b8c <memmove+0x10>
 8005b86:	4284      	cmp	r4, r0
 8005b88:	4623      	mov	r3, r4
 8005b8a:	d807      	bhi.n	8005b9c <memmove+0x20>
 8005b8c:	1e43      	subs	r3, r0, #1
 8005b8e:	42a1      	cmp	r1, r4
 8005b90:	d008      	beq.n	8005ba4 <memmove+0x28>
 8005b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b9a:	e7f8      	b.n	8005b8e <memmove+0x12>
 8005b9c:	4402      	add	r2, r0
 8005b9e:	4601      	mov	r1, r0
 8005ba0:	428a      	cmp	r2, r1
 8005ba2:	d100      	bne.n	8005ba6 <memmove+0x2a>
 8005ba4:	bd10      	pop	{r4, pc}
 8005ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bae:	e7f7      	b.n	8005ba0 <memmove+0x24>

08005bb0 <__malloc_lock>:
 8005bb0:	4801      	ldr	r0, [pc, #4]	; (8005bb8 <__malloc_lock+0x8>)
 8005bb2:	f000 bc1f 	b.w	80063f4 <__retarget_lock_acquire_recursive>
 8005bb6:	bf00      	nop
 8005bb8:	200003a4 	.word	0x200003a4

08005bbc <__malloc_unlock>:
 8005bbc:	4801      	ldr	r0, [pc, #4]	; (8005bc4 <__malloc_unlock+0x8>)
 8005bbe:	f000 bc1a 	b.w	80063f6 <__retarget_lock_release_recursive>
 8005bc2:	bf00      	nop
 8005bc4:	200003a4 	.word	0x200003a4

08005bc8 <_realloc_r>:
 8005bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bcc:	4680      	mov	r8, r0
 8005bce:	4614      	mov	r4, r2
 8005bd0:	460e      	mov	r6, r1
 8005bd2:	b921      	cbnz	r1, 8005bde <_realloc_r+0x16>
 8005bd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd8:	4611      	mov	r1, r2
 8005bda:	f7ff bdad 	b.w	8005738 <_malloc_r>
 8005bde:	b92a      	cbnz	r2, 8005bec <_realloc_r+0x24>
 8005be0:	f7ff fd3e 	bl	8005660 <_free_r>
 8005be4:	4625      	mov	r5, r4
 8005be6:	4628      	mov	r0, r5
 8005be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bec:	f000 fc6a 	bl	80064c4 <_malloc_usable_size_r>
 8005bf0:	4284      	cmp	r4, r0
 8005bf2:	4607      	mov	r7, r0
 8005bf4:	d802      	bhi.n	8005bfc <_realloc_r+0x34>
 8005bf6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005bfa:	d812      	bhi.n	8005c22 <_realloc_r+0x5a>
 8005bfc:	4621      	mov	r1, r4
 8005bfe:	4640      	mov	r0, r8
 8005c00:	f7ff fd9a 	bl	8005738 <_malloc_r>
 8005c04:	4605      	mov	r5, r0
 8005c06:	2800      	cmp	r0, #0
 8005c08:	d0ed      	beq.n	8005be6 <_realloc_r+0x1e>
 8005c0a:	42bc      	cmp	r4, r7
 8005c0c:	4622      	mov	r2, r4
 8005c0e:	4631      	mov	r1, r6
 8005c10:	bf28      	it	cs
 8005c12:	463a      	movcs	r2, r7
 8005c14:	f7fd fe38 	bl	8003888 <memcpy>
 8005c18:	4631      	mov	r1, r6
 8005c1a:	4640      	mov	r0, r8
 8005c1c:	f7ff fd20 	bl	8005660 <_free_r>
 8005c20:	e7e1      	b.n	8005be6 <_realloc_r+0x1e>
 8005c22:	4635      	mov	r5, r6
 8005c24:	e7df      	b.n	8005be6 <_realloc_r+0x1e>

08005c26 <__sfputc_r>:
 8005c26:	6893      	ldr	r3, [r2, #8]
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	b410      	push	{r4}
 8005c2e:	6093      	str	r3, [r2, #8]
 8005c30:	da08      	bge.n	8005c44 <__sfputc_r+0x1e>
 8005c32:	6994      	ldr	r4, [r2, #24]
 8005c34:	42a3      	cmp	r3, r4
 8005c36:	db01      	blt.n	8005c3c <__sfputc_r+0x16>
 8005c38:	290a      	cmp	r1, #10
 8005c3a:	d103      	bne.n	8005c44 <__sfputc_r+0x1e>
 8005c3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c40:	f000 b94a 	b.w	8005ed8 <__swbuf_r>
 8005c44:	6813      	ldr	r3, [r2, #0]
 8005c46:	1c58      	adds	r0, r3, #1
 8005c48:	6010      	str	r0, [r2, #0]
 8005c4a:	7019      	strb	r1, [r3, #0]
 8005c4c:	4608      	mov	r0, r1
 8005c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <__sfputs_r>:
 8005c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c56:	4606      	mov	r6, r0
 8005c58:	460f      	mov	r7, r1
 8005c5a:	4614      	mov	r4, r2
 8005c5c:	18d5      	adds	r5, r2, r3
 8005c5e:	42ac      	cmp	r4, r5
 8005c60:	d101      	bne.n	8005c66 <__sfputs_r+0x12>
 8005c62:	2000      	movs	r0, #0
 8005c64:	e007      	b.n	8005c76 <__sfputs_r+0x22>
 8005c66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c6a:	463a      	mov	r2, r7
 8005c6c:	4630      	mov	r0, r6
 8005c6e:	f7ff ffda 	bl	8005c26 <__sfputc_r>
 8005c72:	1c43      	adds	r3, r0, #1
 8005c74:	d1f3      	bne.n	8005c5e <__sfputs_r+0xa>
 8005c76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005c78 <_vfiprintf_r>:
 8005c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c7c:	460d      	mov	r5, r1
 8005c7e:	b09d      	sub	sp, #116	; 0x74
 8005c80:	4614      	mov	r4, r2
 8005c82:	4698      	mov	r8, r3
 8005c84:	4606      	mov	r6, r0
 8005c86:	b118      	cbz	r0, 8005c90 <_vfiprintf_r+0x18>
 8005c88:	6983      	ldr	r3, [r0, #24]
 8005c8a:	b90b      	cbnz	r3, 8005c90 <_vfiprintf_r+0x18>
 8005c8c:	f000 fb14 	bl	80062b8 <__sinit>
 8005c90:	4b89      	ldr	r3, [pc, #548]	; (8005eb8 <_vfiprintf_r+0x240>)
 8005c92:	429d      	cmp	r5, r3
 8005c94:	d11b      	bne.n	8005cce <_vfiprintf_r+0x56>
 8005c96:	6875      	ldr	r5, [r6, #4]
 8005c98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c9a:	07d9      	lsls	r1, r3, #31
 8005c9c:	d405      	bmi.n	8005caa <_vfiprintf_r+0x32>
 8005c9e:	89ab      	ldrh	r3, [r5, #12]
 8005ca0:	059a      	lsls	r2, r3, #22
 8005ca2:	d402      	bmi.n	8005caa <_vfiprintf_r+0x32>
 8005ca4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ca6:	f000 fba5 	bl	80063f4 <__retarget_lock_acquire_recursive>
 8005caa:	89ab      	ldrh	r3, [r5, #12]
 8005cac:	071b      	lsls	r3, r3, #28
 8005cae:	d501      	bpl.n	8005cb4 <_vfiprintf_r+0x3c>
 8005cb0:	692b      	ldr	r3, [r5, #16]
 8005cb2:	b9eb      	cbnz	r3, 8005cf0 <_vfiprintf_r+0x78>
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	4630      	mov	r0, r6
 8005cb8:	f000 f96e 	bl	8005f98 <__swsetup_r>
 8005cbc:	b1c0      	cbz	r0, 8005cf0 <_vfiprintf_r+0x78>
 8005cbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cc0:	07dc      	lsls	r4, r3, #31
 8005cc2:	d50e      	bpl.n	8005ce2 <_vfiprintf_r+0x6a>
 8005cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc8:	b01d      	add	sp, #116	; 0x74
 8005cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cce:	4b7b      	ldr	r3, [pc, #492]	; (8005ebc <_vfiprintf_r+0x244>)
 8005cd0:	429d      	cmp	r5, r3
 8005cd2:	d101      	bne.n	8005cd8 <_vfiprintf_r+0x60>
 8005cd4:	68b5      	ldr	r5, [r6, #8]
 8005cd6:	e7df      	b.n	8005c98 <_vfiprintf_r+0x20>
 8005cd8:	4b79      	ldr	r3, [pc, #484]	; (8005ec0 <_vfiprintf_r+0x248>)
 8005cda:	429d      	cmp	r5, r3
 8005cdc:	bf08      	it	eq
 8005cde:	68f5      	ldreq	r5, [r6, #12]
 8005ce0:	e7da      	b.n	8005c98 <_vfiprintf_r+0x20>
 8005ce2:	89ab      	ldrh	r3, [r5, #12]
 8005ce4:	0598      	lsls	r0, r3, #22
 8005ce6:	d4ed      	bmi.n	8005cc4 <_vfiprintf_r+0x4c>
 8005ce8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cea:	f000 fb84 	bl	80063f6 <__retarget_lock_release_recursive>
 8005cee:	e7e9      	b.n	8005cc4 <_vfiprintf_r+0x4c>
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	9309      	str	r3, [sp, #36]	; 0x24
 8005cf4:	2320      	movs	r3, #32
 8005cf6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cfe:	2330      	movs	r3, #48	; 0x30
 8005d00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ec4 <_vfiprintf_r+0x24c>
 8005d04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d08:	f04f 0901 	mov.w	r9, #1
 8005d0c:	4623      	mov	r3, r4
 8005d0e:	469a      	mov	sl, r3
 8005d10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d14:	b10a      	cbz	r2, 8005d1a <_vfiprintf_r+0xa2>
 8005d16:	2a25      	cmp	r2, #37	; 0x25
 8005d18:	d1f9      	bne.n	8005d0e <_vfiprintf_r+0x96>
 8005d1a:	ebba 0b04 	subs.w	fp, sl, r4
 8005d1e:	d00b      	beq.n	8005d38 <_vfiprintf_r+0xc0>
 8005d20:	465b      	mov	r3, fp
 8005d22:	4622      	mov	r2, r4
 8005d24:	4629      	mov	r1, r5
 8005d26:	4630      	mov	r0, r6
 8005d28:	f7ff ff94 	bl	8005c54 <__sfputs_r>
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	f000 80aa 	beq.w	8005e86 <_vfiprintf_r+0x20e>
 8005d32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d34:	445a      	add	r2, fp
 8005d36:	9209      	str	r2, [sp, #36]	; 0x24
 8005d38:	f89a 3000 	ldrb.w	r3, [sl]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	f000 80a2 	beq.w	8005e86 <_vfiprintf_r+0x20e>
 8005d42:	2300      	movs	r3, #0
 8005d44:	f04f 32ff 	mov.w	r2, #4294967295
 8005d48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d4c:	f10a 0a01 	add.w	sl, sl, #1
 8005d50:	9304      	str	r3, [sp, #16]
 8005d52:	9307      	str	r3, [sp, #28]
 8005d54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d58:	931a      	str	r3, [sp, #104]	; 0x68
 8005d5a:	4654      	mov	r4, sl
 8005d5c:	2205      	movs	r2, #5
 8005d5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d62:	4858      	ldr	r0, [pc, #352]	; (8005ec4 <_vfiprintf_r+0x24c>)
 8005d64:	f7fa fa3c 	bl	80001e0 <memchr>
 8005d68:	9a04      	ldr	r2, [sp, #16]
 8005d6a:	b9d8      	cbnz	r0, 8005da4 <_vfiprintf_r+0x12c>
 8005d6c:	06d1      	lsls	r1, r2, #27
 8005d6e:	bf44      	itt	mi
 8005d70:	2320      	movmi	r3, #32
 8005d72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d76:	0713      	lsls	r3, r2, #28
 8005d78:	bf44      	itt	mi
 8005d7a:	232b      	movmi	r3, #43	; 0x2b
 8005d7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d80:	f89a 3000 	ldrb.w	r3, [sl]
 8005d84:	2b2a      	cmp	r3, #42	; 0x2a
 8005d86:	d015      	beq.n	8005db4 <_vfiprintf_r+0x13c>
 8005d88:	9a07      	ldr	r2, [sp, #28]
 8005d8a:	4654      	mov	r4, sl
 8005d8c:	2000      	movs	r0, #0
 8005d8e:	f04f 0c0a 	mov.w	ip, #10
 8005d92:	4621      	mov	r1, r4
 8005d94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d98:	3b30      	subs	r3, #48	; 0x30
 8005d9a:	2b09      	cmp	r3, #9
 8005d9c:	d94e      	bls.n	8005e3c <_vfiprintf_r+0x1c4>
 8005d9e:	b1b0      	cbz	r0, 8005dce <_vfiprintf_r+0x156>
 8005da0:	9207      	str	r2, [sp, #28]
 8005da2:	e014      	b.n	8005dce <_vfiprintf_r+0x156>
 8005da4:	eba0 0308 	sub.w	r3, r0, r8
 8005da8:	fa09 f303 	lsl.w	r3, r9, r3
 8005dac:	4313      	orrs	r3, r2
 8005dae:	9304      	str	r3, [sp, #16]
 8005db0:	46a2      	mov	sl, r4
 8005db2:	e7d2      	b.n	8005d5a <_vfiprintf_r+0xe2>
 8005db4:	9b03      	ldr	r3, [sp, #12]
 8005db6:	1d19      	adds	r1, r3, #4
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	9103      	str	r1, [sp, #12]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	bfbb      	ittet	lt
 8005dc0:	425b      	neglt	r3, r3
 8005dc2:	f042 0202 	orrlt.w	r2, r2, #2
 8005dc6:	9307      	strge	r3, [sp, #28]
 8005dc8:	9307      	strlt	r3, [sp, #28]
 8005dca:	bfb8      	it	lt
 8005dcc:	9204      	strlt	r2, [sp, #16]
 8005dce:	7823      	ldrb	r3, [r4, #0]
 8005dd0:	2b2e      	cmp	r3, #46	; 0x2e
 8005dd2:	d10c      	bne.n	8005dee <_vfiprintf_r+0x176>
 8005dd4:	7863      	ldrb	r3, [r4, #1]
 8005dd6:	2b2a      	cmp	r3, #42	; 0x2a
 8005dd8:	d135      	bne.n	8005e46 <_vfiprintf_r+0x1ce>
 8005dda:	9b03      	ldr	r3, [sp, #12]
 8005ddc:	1d1a      	adds	r2, r3, #4
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	9203      	str	r2, [sp, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	bfb8      	it	lt
 8005de6:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dea:	3402      	adds	r4, #2
 8005dec:	9305      	str	r3, [sp, #20]
 8005dee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ed4 <_vfiprintf_r+0x25c>
 8005df2:	7821      	ldrb	r1, [r4, #0]
 8005df4:	2203      	movs	r2, #3
 8005df6:	4650      	mov	r0, sl
 8005df8:	f7fa f9f2 	bl	80001e0 <memchr>
 8005dfc:	b140      	cbz	r0, 8005e10 <_vfiprintf_r+0x198>
 8005dfe:	2340      	movs	r3, #64	; 0x40
 8005e00:	eba0 000a 	sub.w	r0, r0, sl
 8005e04:	fa03 f000 	lsl.w	r0, r3, r0
 8005e08:	9b04      	ldr	r3, [sp, #16]
 8005e0a:	4303      	orrs	r3, r0
 8005e0c:	3401      	adds	r4, #1
 8005e0e:	9304      	str	r3, [sp, #16]
 8005e10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e14:	482c      	ldr	r0, [pc, #176]	; (8005ec8 <_vfiprintf_r+0x250>)
 8005e16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e1a:	2206      	movs	r2, #6
 8005e1c:	f7fa f9e0 	bl	80001e0 <memchr>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	d03f      	beq.n	8005ea4 <_vfiprintf_r+0x22c>
 8005e24:	4b29      	ldr	r3, [pc, #164]	; (8005ecc <_vfiprintf_r+0x254>)
 8005e26:	bb1b      	cbnz	r3, 8005e70 <_vfiprintf_r+0x1f8>
 8005e28:	9b03      	ldr	r3, [sp, #12]
 8005e2a:	3307      	adds	r3, #7
 8005e2c:	f023 0307 	bic.w	r3, r3, #7
 8005e30:	3308      	adds	r3, #8
 8005e32:	9303      	str	r3, [sp, #12]
 8005e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e36:	443b      	add	r3, r7
 8005e38:	9309      	str	r3, [sp, #36]	; 0x24
 8005e3a:	e767      	b.n	8005d0c <_vfiprintf_r+0x94>
 8005e3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e40:	460c      	mov	r4, r1
 8005e42:	2001      	movs	r0, #1
 8005e44:	e7a5      	b.n	8005d92 <_vfiprintf_r+0x11a>
 8005e46:	2300      	movs	r3, #0
 8005e48:	3401      	adds	r4, #1
 8005e4a:	9305      	str	r3, [sp, #20]
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	f04f 0c0a 	mov.w	ip, #10
 8005e52:	4620      	mov	r0, r4
 8005e54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e58:	3a30      	subs	r2, #48	; 0x30
 8005e5a:	2a09      	cmp	r2, #9
 8005e5c:	d903      	bls.n	8005e66 <_vfiprintf_r+0x1ee>
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d0c5      	beq.n	8005dee <_vfiprintf_r+0x176>
 8005e62:	9105      	str	r1, [sp, #20]
 8005e64:	e7c3      	b.n	8005dee <_vfiprintf_r+0x176>
 8005e66:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e6a:	4604      	mov	r4, r0
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e7f0      	b.n	8005e52 <_vfiprintf_r+0x1da>
 8005e70:	ab03      	add	r3, sp, #12
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	462a      	mov	r2, r5
 8005e76:	4b16      	ldr	r3, [pc, #88]	; (8005ed0 <_vfiprintf_r+0x258>)
 8005e78:	a904      	add	r1, sp, #16
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	f7fd fdba 	bl	80039f4 <_printf_float>
 8005e80:	4607      	mov	r7, r0
 8005e82:	1c78      	adds	r0, r7, #1
 8005e84:	d1d6      	bne.n	8005e34 <_vfiprintf_r+0x1bc>
 8005e86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e88:	07d9      	lsls	r1, r3, #31
 8005e8a:	d405      	bmi.n	8005e98 <_vfiprintf_r+0x220>
 8005e8c:	89ab      	ldrh	r3, [r5, #12]
 8005e8e:	059a      	lsls	r2, r3, #22
 8005e90:	d402      	bmi.n	8005e98 <_vfiprintf_r+0x220>
 8005e92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e94:	f000 faaf 	bl	80063f6 <__retarget_lock_release_recursive>
 8005e98:	89ab      	ldrh	r3, [r5, #12]
 8005e9a:	065b      	lsls	r3, r3, #25
 8005e9c:	f53f af12 	bmi.w	8005cc4 <_vfiprintf_r+0x4c>
 8005ea0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ea2:	e711      	b.n	8005cc8 <_vfiprintf_r+0x50>
 8005ea4:	ab03      	add	r3, sp, #12
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	462a      	mov	r2, r5
 8005eaa:	4b09      	ldr	r3, [pc, #36]	; (8005ed0 <_vfiprintf_r+0x258>)
 8005eac:	a904      	add	r1, sp, #16
 8005eae:	4630      	mov	r0, r6
 8005eb0:	f7fe f844 	bl	8003f3c <_printf_i>
 8005eb4:	e7e4      	b.n	8005e80 <_vfiprintf_r+0x208>
 8005eb6:	bf00      	nop
 8005eb8:	08006e74 	.word	0x08006e74
 8005ebc:	08006e94 	.word	0x08006e94
 8005ec0:	08006e54 	.word	0x08006e54
 8005ec4:	08006cfc 	.word	0x08006cfc
 8005ec8:	08006d06 	.word	0x08006d06
 8005ecc:	080039f5 	.word	0x080039f5
 8005ed0:	08005c55 	.word	0x08005c55
 8005ed4:	08006d02 	.word	0x08006d02

08005ed8 <__swbuf_r>:
 8005ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eda:	460e      	mov	r6, r1
 8005edc:	4614      	mov	r4, r2
 8005ede:	4605      	mov	r5, r0
 8005ee0:	b118      	cbz	r0, 8005eea <__swbuf_r+0x12>
 8005ee2:	6983      	ldr	r3, [r0, #24]
 8005ee4:	b90b      	cbnz	r3, 8005eea <__swbuf_r+0x12>
 8005ee6:	f000 f9e7 	bl	80062b8 <__sinit>
 8005eea:	4b21      	ldr	r3, [pc, #132]	; (8005f70 <__swbuf_r+0x98>)
 8005eec:	429c      	cmp	r4, r3
 8005eee:	d12b      	bne.n	8005f48 <__swbuf_r+0x70>
 8005ef0:	686c      	ldr	r4, [r5, #4]
 8005ef2:	69a3      	ldr	r3, [r4, #24]
 8005ef4:	60a3      	str	r3, [r4, #8]
 8005ef6:	89a3      	ldrh	r3, [r4, #12]
 8005ef8:	071a      	lsls	r2, r3, #28
 8005efa:	d52f      	bpl.n	8005f5c <__swbuf_r+0x84>
 8005efc:	6923      	ldr	r3, [r4, #16]
 8005efe:	b36b      	cbz	r3, 8005f5c <__swbuf_r+0x84>
 8005f00:	6923      	ldr	r3, [r4, #16]
 8005f02:	6820      	ldr	r0, [r4, #0]
 8005f04:	1ac0      	subs	r0, r0, r3
 8005f06:	6963      	ldr	r3, [r4, #20]
 8005f08:	b2f6      	uxtb	r6, r6
 8005f0a:	4283      	cmp	r3, r0
 8005f0c:	4637      	mov	r7, r6
 8005f0e:	dc04      	bgt.n	8005f1a <__swbuf_r+0x42>
 8005f10:	4621      	mov	r1, r4
 8005f12:	4628      	mov	r0, r5
 8005f14:	f000 f93c 	bl	8006190 <_fflush_r>
 8005f18:	bb30      	cbnz	r0, 8005f68 <__swbuf_r+0x90>
 8005f1a:	68a3      	ldr	r3, [r4, #8]
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	60a3      	str	r3, [r4, #8]
 8005f20:	6823      	ldr	r3, [r4, #0]
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	6022      	str	r2, [r4, #0]
 8005f26:	701e      	strb	r6, [r3, #0]
 8005f28:	6963      	ldr	r3, [r4, #20]
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	4283      	cmp	r3, r0
 8005f2e:	d004      	beq.n	8005f3a <__swbuf_r+0x62>
 8005f30:	89a3      	ldrh	r3, [r4, #12]
 8005f32:	07db      	lsls	r3, r3, #31
 8005f34:	d506      	bpl.n	8005f44 <__swbuf_r+0x6c>
 8005f36:	2e0a      	cmp	r6, #10
 8005f38:	d104      	bne.n	8005f44 <__swbuf_r+0x6c>
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	f000 f927 	bl	8006190 <_fflush_r>
 8005f42:	b988      	cbnz	r0, 8005f68 <__swbuf_r+0x90>
 8005f44:	4638      	mov	r0, r7
 8005f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f48:	4b0a      	ldr	r3, [pc, #40]	; (8005f74 <__swbuf_r+0x9c>)
 8005f4a:	429c      	cmp	r4, r3
 8005f4c:	d101      	bne.n	8005f52 <__swbuf_r+0x7a>
 8005f4e:	68ac      	ldr	r4, [r5, #8]
 8005f50:	e7cf      	b.n	8005ef2 <__swbuf_r+0x1a>
 8005f52:	4b09      	ldr	r3, [pc, #36]	; (8005f78 <__swbuf_r+0xa0>)
 8005f54:	429c      	cmp	r4, r3
 8005f56:	bf08      	it	eq
 8005f58:	68ec      	ldreq	r4, [r5, #12]
 8005f5a:	e7ca      	b.n	8005ef2 <__swbuf_r+0x1a>
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	4628      	mov	r0, r5
 8005f60:	f000 f81a 	bl	8005f98 <__swsetup_r>
 8005f64:	2800      	cmp	r0, #0
 8005f66:	d0cb      	beq.n	8005f00 <__swbuf_r+0x28>
 8005f68:	f04f 37ff 	mov.w	r7, #4294967295
 8005f6c:	e7ea      	b.n	8005f44 <__swbuf_r+0x6c>
 8005f6e:	bf00      	nop
 8005f70:	08006e74 	.word	0x08006e74
 8005f74:	08006e94 	.word	0x08006e94
 8005f78:	08006e54 	.word	0x08006e54

08005f7c <__ascii_wctomb>:
 8005f7c:	b149      	cbz	r1, 8005f92 <__ascii_wctomb+0x16>
 8005f7e:	2aff      	cmp	r2, #255	; 0xff
 8005f80:	bf85      	ittet	hi
 8005f82:	238a      	movhi	r3, #138	; 0x8a
 8005f84:	6003      	strhi	r3, [r0, #0]
 8005f86:	700a      	strbls	r2, [r1, #0]
 8005f88:	f04f 30ff 	movhi.w	r0, #4294967295
 8005f8c:	bf98      	it	ls
 8005f8e:	2001      	movls	r0, #1
 8005f90:	4770      	bx	lr
 8005f92:	4608      	mov	r0, r1
 8005f94:	4770      	bx	lr
	...

08005f98 <__swsetup_r>:
 8005f98:	4b32      	ldr	r3, [pc, #200]	; (8006064 <__swsetup_r+0xcc>)
 8005f9a:	b570      	push	{r4, r5, r6, lr}
 8005f9c:	681d      	ldr	r5, [r3, #0]
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	460c      	mov	r4, r1
 8005fa2:	b125      	cbz	r5, 8005fae <__swsetup_r+0x16>
 8005fa4:	69ab      	ldr	r3, [r5, #24]
 8005fa6:	b913      	cbnz	r3, 8005fae <__swsetup_r+0x16>
 8005fa8:	4628      	mov	r0, r5
 8005faa:	f000 f985 	bl	80062b8 <__sinit>
 8005fae:	4b2e      	ldr	r3, [pc, #184]	; (8006068 <__swsetup_r+0xd0>)
 8005fb0:	429c      	cmp	r4, r3
 8005fb2:	d10f      	bne.n	8005fd4 <__swsetup_r+0x3c>
 8005fb4:	686c      	ldr	r4, [r5, #4]
 8005fb6:	89a3      	ldrh	r3, [r4, #12]
 8005fb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fbc:	0719      	lsls	r1, r3, #28
 8005fbe:	d42c      	bmi.n	800601a <__swsetup_r+0x82>
 8005fc0:	06dd      	lsls	r5, r3, #27
 8005fc2:	d411      	bmi.n	8005fe8 <__swsetup_r+0x50>
 8005fc4:	2309      	movs	r3, #9
 8005fc6:	6033      	str	r3, [r6, #0]
 8005fc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005fcc:	81a3      	strh	r3, [r4, #12]
 8005fce:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd2:	e03e      	b.n	8006052 <__swsetup_r+0xba>
 8005fd4:	4b25      	ldr	r3, [pc, #148]	; (800606c <__swsetup_r+0xd4>)
 8005fd6:	429c      	cmp	r4, r3
 8005fd8:	d101      	bne.n	8005fde <__swsetup_r+0x46>
 8005fda:	68ac      	ldr	r4, [r5, #8]
 8005fdc:	e7eb      	b.n	8005fb6 <__swsetup_r+0x1e>
 8005fde:	4b24      	ldr	r3, [pc, #144]	; (8006070 <__swsetup_r+0xd8>)
 8005fe0:	429c      	cmp	r4, r3
 8005fe2:	bf08      	it	eq
 8005fe4:	68ec      	ldreq	r4, [r5, #12]
 8005fe6:	e7e6      	b.n	8005fb6 <__swsetup_r+0x1e>
 8005fe8:	0758      	lsls	r0, r3, #29
 8005fea:	d512      	bpl.n	8006012 <__swsetup_r+0x7a>
 8005fec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005fee:	b141      	cbz	r1, 8006002 <__swsetup_r+0x6a>
 8005ff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ff4:	4299      	cmp	r1, r3
 8005ff6:	d002      	beq.n	8005ffe <__swsetup_r+0x66>
 8005ff8:	4630      	mov	r0, r6
 8005ffa:	f7ff fb31 	bl	8005660 <_free_r>
 8005ffe:	2300      	movs	r3, #0
 8006000:	6363      	str	r3, [r4, #52]	; 0x34
 8006002:	89a3      	ldrh	r3, [r4, #12]
 8006004:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006008:	81a3      	strh	r3, [r4, #12]
 800600a:	2300      	movs	r3, #0
 800600c:	6063      	str	r3, [r4, #4]
 800600e:	6923      	ldr	r3, [r4, #16]
 8006010:	6023      	str	r3, [r4, #0]
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	f043 0308 	orr.w	r3, r3, #8
 8006018:	81a3      	strh	r3, [r4, #12]
 800601a:	6923      	ldr	r3, [r4, #16]
 800601c:	b94b      	cbnz	r3, 8006032 <__swsetup_r+0x9a>
 800601e:	89a3      	ldrh	r3, [r4, #12]
 8006020:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006024:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006028:	d003      	beq.n	8006032 <__swsetup_r+0x9a>
 800602a:	4621      	mov	r1, r4
 800602c:	4630      	mov	r0, r6
 800602e:	f000 fa09 	bl	8006444 <__smakebuf_r>
 8006032:	89a0      	ldrh	r0, [r4, #12]
 8006034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006038:	f010 0301 	ands.w	r3, r0, #1
 800603c:	d00a      	beq.n	8006054 <__swsetup_r+0xbc>
 800603e:	2300      	movs	r3, #0
 8006040:	60a3      	str	r3, [r4, #8]
 8006042:	6963      	ldr	r3, [r4, #20]
 8006044:	425b      	negs	r3, r3
 8006046:	61a3      	str	r3, [r4, #24]
 8006048:	6923      	ldr	r3, [r4, #16]
 800604a:	b943      	cbnz	r3, 800605e <__swsetup_r+0xc6>
 800604c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006050:	d1ba      	bne.n	8005fc8 <__swsetup_r+0x30>
 8006052:	bd70      	pop	{r4, r5, r6, pc}
 8006054:	0781      	lsls	r1, r0, #30
 8006056:	bf58      	it	pl
 8006058:	6963      	ldrpl	r3, [r4, #20]
 800605a:	60a3      	str	r3, [r4, #8]
 800605c:	e7f4      	b.n	8006048 <__swsetup_r+0xb0>
 800605e:	2000      	movs	r0, #0
 8006060:	e7f7      	b.n	8006052 <__swsetup_r+0xba>
 8006062:	bf00      	nop
 8006064:	2000000c 	.word	0x2000000c
 8006068:	08006e74 	.word	0x08006e74
 800606c:	08006e94 	.word	0x08006e94
 8006070:	08006e54 	.word	0x08006e54

08006074 <abort>:
 8006074:	b508      	push	{r3, lr}
 8006076:	2006      	movs	r0, #6
 8006078:	f000 fa54 	bl	8006524 <raise>
 800607c:	2001      	movs	r0, #1
 800607e:	f7fb f949 	bl	8001314 <_exit>
	...

08006084 <__sflush_r>:
 8006084:	898a      	ldrh	r2, [r1, #12]
 8006086:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800608a:	4605      	mov	r5, r0
 800608c:	0710      	lsls	r0, r2, #28
 800608e:	460c      	mov	r4, r1
 8006090:	d458      	bmi.n	8006144 <__sflush_r+0xc0>
 8006092:	684b      	ldr	r3, [r1, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	dc05      	bgt.n	80060a4 <__sflush_r+0x20>
 8006098:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800609a:	2b00      	cmp	r3, #0
 800609c:	dc02      	bgt.n	80060a4 <__sflush_r+0x20>
 800609e:	2000      	movs	r0, #0
 80060a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060a6:	2e00      	cmp	r6, #0
 80060a8:	d0f9      	beq.n	800609e <__sflush_r+0x1a>
 80060aa:	2300      	movs	r3, #0
 80060ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060b0:	682f      	ldr	r7, [r5, #0]
 80060b2:	602b      	str	r3, [r5, #0]
 80060b4:	d032      	beq.n	800611c <__sflush_r+0x98>
 80060b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060b8:	89a3      	ldrh	r3, [r4, #12]
 80060ba:	075a      	lsls	r2, r3, #29
 80060bc:	d505      	bpl.n	80060ca <__sflush_r+0x46>
 80060be:	6863      	ldr	r3, [r4, #4]
 80060c0:	1ac0      	subs	r0, r0, r3
 80060c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060c4:	b10b      	cbz	r3, 80060ca <__sflush_r+0x46>
 80060c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060c8:	1ac0      	subs	r0, r0, r3
 80060ca:	2300      	movs	r3, #0
 80060cc:	4602      	mov	r2, r0
 80060ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060d0:	6a21      	ldr	r1, [r4, #32]
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b0      	blx	r6
 80060d6:	1c43      	adds	r3, r0, #1
 80060d8:	89a3      	ldrh	r3, [r4, #12]
 80060da:	d106      	bne.n	80060ea <__sflush_r+0x66>
 80060dc:	6829      	ldr	r1, [r5, #0]
 80060de:	291d      	cmp	r1, #29
 80060e0:	d82c      	bhi.n	800613c <__sflush_r+0xb8>
 80060e2:	4a2a      	ldr	r2, [pc, #168]	; (800618c <__sflush_r+0x108>)
 80060e4:	40ca      	lsrs	r2, r1
 80060e6:	07d6      	lsls	r6, r2, #31
 80060e8:	d528      	bpl.n	800613c <__sflush_r+0xb8>
 80060ea:	2200      	movs	r2, #0
 80060ec:	6062      	str	r2, [r4, #4]
 80060ee:	04d9      	lsls	r1, r3, #19
 80060f0:	6922      	ldr	r2, [r4, #16]
 80060f2:	6022      	str	r2, [r4, #0]
 80060f4:	d504      	bpl.n	8006100 <__sflush_r+0x7c>
 80060f6:	1c42      	adds	r2, r0, #1
 80060f8:	d101      	bne.n	80060fe <__sflush_r+0x7a>
 80060fa:	682b      	ldr	r3, [r5, #0]
 80060fc:	b903      	cbnz	r3, 8006100 <__sflush_r+0x7c>
 80060fe:	6560      	str	r0, [r4, #84]	; 0x54
 8006100:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006102:	602f      	str	r7, [r5, #0]
 8006104:	2900      	cmp	r1, #0
 8006106:	d0ca      	beq.n	800609e <__sflush_r+0x1a>
 8006108:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800610c:	4299      	cmp	r1, r3
 800610e:	d002      	beq.n	8006116 <__sflush_r+0x92>
 8006110:	4628      	mov	r0, r5
 8006112:	f7ff faa5 	bl	8005660 <_free_r>
 8006116:	2000      	movs	r0, #0
 8006118:	6360      	str	r0, [r4, #52]	; 0x34
 800611a:	e7c1      	b.n	80060a0 <__sflush_r+0x1c>
 800611c:	6a21      	ldr	r1, [r4, #32]
 800611e:	2301      	movs	r3, #1
 8006120:	4628      	mov	r0, r5
 8006122:	47b0      	blx	r6
 8006124:	1c41      	adds	r1, r0, #1
 8006126:	d1c7      	bne.n	80060b8 <__sflush_r+0x34>
 8006128:	682b      	ldr	r3, [r5, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0c4      	beq.n	80060b8 <__sflush_r+0x34>
 800612e:	2b1d      	cmp	r3, #29
 8006130:	d001      	beq.n	8006136 <__sflush_r+0xb2>
 8006132:	2b16      	cmp	r3, #22
 8006134:	d101      	bne.n	800613a <__sflush_r+0xb6>
 8006136:	602f      	str	r7, [r5, #0]
 8006138:	e7b1      	b.n	800609e <__sflush_r+0x1a>
 800613a:	89a3      	ldrh	r3, [r4, #12]
 800613c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006140:	81a3      	strh	r3, [r4, #12]
 8006142:	e7ad      	b.n	80060a0 <__sflush_r+0x1c>
 8006144:	690f      	ldr	r7, [r1, #16]
 8006146:	2f00      	cmp	r7, #0
 8006148:	d0a9      	beq.n	800609e <__sflush_r+0x1a>
 800614a:	0793      	lsls	r3, r2, #30
 800614c:	680e      	ldr	r6, [r1, #0]
 800614e:	bf08      	it	eq
 8006150:	694b      	ldreq	r3, [r1, #20]
 8006152:	600f      	str	r7, [r1, #0]
 8006154:	bf18      	it	ne
 8006156:	2300      	movne	r3, #0
 8006158:	eba6 0807 	sub.w	r8, r6, r7
 800615c:	608b      	str	r3, [r1, #8]
 800615e:	f1b8 0f00 	cmp.w	r8, #0
 8006162:	dd9c      	ble.n	800609e <__sflush_r+0x1a>
 8006164:	6a21      	ldr	r1, [r4, #32]
 8006166:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006168:	4643      	mov	r3, r8
 800616a:	463a      	mov	r2, r7
 800616c:	4628      	mov	r0, r5
 800616e:	47b0      	blx	r6
 8006170:	2800      	cmp	r0, #0
 8006172:	dc06      	bgt.n	8006182 <__sflush_r+0xfe>
 8006174:	89a3      	ldrh	r3, [r4, #12]
 8006176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800617a:	81a3      	strh	r3, [r4, #12]
 800617c:	f04f 30ff 	mov.w	r0, #4294967295
 8006180:	e78e      	b.n	80060a0 <__sflush_r+0x1c>
 8006182:	4407      	add	r7, r0
 8006184:	eba8 0800 	sub.w	r8, r8, r0
 8006188:	e7e9      	b.n	800615e <__sflush_r+0xda>
 800618a:	bf00      	nop
 800618c:	20400001 	.word	0x20400001

08006190 <_fflush_r>:
 8006190:	b538      	push	{r3, r4, r5, lr}
 8006192:	690b      	ldr	r3, [r1, #16]
 8006194:	4605      	mov	r5, r0
 8006196:	460c      	mov	r4, r1
 8006198:	b913      	cbnz	r3, 80061a0 <_fflush_r+0x10>
 800619a:	2500      	movs	r5, #0
 800619c:	4628      	mov	r0, r5
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	b118      	cbz	r0, 80061aa <_fflush_r+0x1a>
 80061a2:	6983      	ldr	r3, [r0, #24]
 80061a4:	b90b      	cbnz	r3, 80061aa <_fflush_r+0x1a>
 80061a6:	f000 f887 	bl	80062b8 <__sinit>
 80061aa:	4b14      	ldr	r3, [pc, #80]	; (80061fc <_fflush_r+0x6c>)
 80061ac:	429c      	cmp	r4, r3
 80061ae:	d11b      	bne.n	80061e8 <_fflush_r+0x58>
 80061b0:	686c      	ldr	r4, [r5, #4]
 80061b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d0ef      	beq.n	800619a <_fflush_r+0xa>
 80061ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80061bc:	07d0      	lsls	r0, r2, #31
 80061be:	d404      	bmi.n	80061ca <_fflush_r+0x3a>
 80061c0:	0599      	lsls	r1, r3, #22
 80061c2:	d402      	bmi.n	80061ca <_fflush_r+0x3a>
 80061c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061c6:	f000 f915 	bl	80063f4 <__retarget_lock_acquire_recursive>
 80061ca:	4628      	mov	r0, r5
 80061cc:	4621      	mov	r1, r4
 80061ce:	f7ff ff59 	bl	8006084 <__sflush_r>
 80061d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80061d4:	07da      	lsls	r2, r3, #31
 80061d6:	4605      	mov	r5, r0
 80061d8:	d4e0      	bmi.n	800619c <_fflush_r+0xc>
 80061da:	89a3      	ldrh	r3, [r4, #12]
 80061dc:	059b      	lsls	r3, r3, #22
 80061de:	d4dd      	bmi.n	800619c <_fflush_r+0xc>
 80061e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80061e2:	f000 f908 	bl	80063f6 <__retarget_lock_release_recursive>
 80061e6:	e7d9      	b.n	800619c <_fflush_r+0xc>
 80061e8:	4b05      	ldr	r3, [pc, #20]	; (8006200 <_fflush_r+0x70>)
 80061ea:	429c      	cmp	r4, r3
 80061ec:	d101      	bne.n	80061f2 <_fflush_r+0x62>
 80061ee:	68ac      	ldr	r4, [r5, #8]
 80061f0:	e7df      	b.n	80061b2 <_fflush_r+0x22>
 80061f2:	4b04      	ldr	r3, [pc, #16]	; (8006204 <_fflush_r+0x74>)
 80061f4:	429c      	cmp	r4, r3
 80061f6:	bf08      	it	eq
 80061f8:	68ec      	ldreq	r4, [r5, #12]
 80061fa:	e7da      	b.n	80061b2 <_fflush_r+0x22>
 80061fc:	08006e74 	.word	0x08006e74
 8006200:	08006e94 	.word	0x08006e94
 8006204:	08006e54 	.word	0x08006e54

08006208 <std>:
 8006208:	2300      	movs	r3, #0
 800620a:	b510      	push	{r4, lr}
 800620c:	4604      	mov	r4, r0
 800620e:	e9c0 3300 	strd	r3, r3, [r0]
 8006212:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006216:	6083      	str	r3, [r0, #8]
 8006218:	8181      	strh	r1, [r0, #12]
 800621a:	6643      	str	r3, [r0, #100]	; 0x64
 800621c:	81c2      	strh	r2, [r0, #14]
 800621e:	6183      	str	r3, [r0, #24]
 8006220:	4619      	mov	r1, r3
 8006222:	2208      	movs	r2, #8
 8006224:	305c      	adds	r0, #92	; 0x5c
 8006226:	f7fd fb3d 	bl	80038a4 <memset>
 800622a:	4b05      	ldr	r3, [pc, #20]	; (8006240 <std+0x38>)
 800622c:	6263      	str	r3, [r4, #36]	; 0x24
 800622e:	4b05      	ldr	r3, [pc, #20]	; (8006244 <std+0x3c>)
 8006230:	62a3      	str	r3, [r4, #40]	; 0x28
 8006232:	4b05      	ldr	r3, [pc, #20]	; (8006248 <std+0x40>)
 8006234:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006236:	4b05      	ldr	r3, [pc, #20]	; (800624c <std+0x44>)
 8006238:	6224      	str	r4, [r4, #32]
 800623a:	6323      	str	r3, [r4, #48]	; 0x30
 800623c:	bd10      	pop	{r4, pc}
 800623e:	bf00      	nop
 8006240:	0800655d 	.word	0x0800655d
 8006244:	0800657f 	.word	0x0800657f
 8006248:	080065b7 	.word	0x080065b7
 800624c:	080065db 	.word	0x080065db

08006250 <_cleanup_r>:
 8006250:	4901      	ldr	r1, [pc, #4]	; (8006258 <_cleanup_r+0x8>)
 8006252:	f000 b8af 	b.w	80063b4 <_fwalk_reent>
 8006256:	bf00      	nop
 8006258:	08006191 	.word	0x08006191

0800625c <__sfmoreglue>:
 800625c:	b570      	push	{r4, r5, r6, lr}
 800625e:	2268      	movs	r2, #104	; 0x68
 8006260:	1e4d      	subs	r5, r1, #1
 8006262:	4355      	muls	r5, r2
 8006264:	460e      	mov	r6, r1
 8006266:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800626a:	f7ff fa65 	bl	8005738 <_malloc_r>
 800626e:	4604      	mov	r4, r0
 8006270:	b140      	cbz	r0, 8006284 <__sfmoreglue+0x28>
 8006272:	2100      	movs	r1, #0
 8006274:	e9c0 1600 	strd	r1, r6, [r0]
 8006278:	300c      	adds	r0, #12
 800627a:	60a0      	str	r0, [r4, #8]
 800627c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006280:	f7fd fb10 	bl	80038a4 <memset>
 8006284:	4620      	mov	r0, r4
 8006286:	bd70      	pop	{r4, r5, r6, pc}

08006288 <__sfp_lock_acquire>:
 8006288:	4801      	ldr	r0, [pc, #4]	; (8006290 <__sfp_lock_acquire+0x8>)
 800628a:	f000 b8b3 	b.w	80063f4 <__retarget_lock_acquire_recursive>
 800628e:	bf00      	nop
 8006290:	200003a5 	.word	0x200003a5

08006294 <__sfp_lock_release>:
 8006294:	4801      	ldr	r0, [pc, #4]	; (800629c <__sfp_lock_release+0x8>)
 8006296:	f000 b8ae 	b.w	80063f6 <__retarget_lock_release_recursive>
 800629a:	bf00      	nop
 800629c:	200003a5 	.word	0x200003a5

080062a0 <__sinit_lock_acquire>:
 80062a0:	4801      	ldr	r0, [pc, #4]	; (80062a8 <__sinit_lock_acquire+0x8>)
 80062a2:	f000 b8a7 	b.w	80063f4 <__retarget_lock_acquire_recursive>
 80062a6:	bf00      	nop
 80062a8:	200003a6 	.word	0x200003a6

080062ac <__sinit_lock_release>:
 80062ac:	4801      	ldr	r0, [pc, #4]	; (80062b4 <__sinit_lock_release+0x8>)
 80062ae:	f000 b8a2 	b.w	80063f6 <__retarget_lock_release_recursive>
 80062b2:	bf00      	nop
 80062b4:	200003a6 	.word	0x200003a6

080062b8 <__sinit>:
 80062b8:	b510      	push	{r4, lr}
 80062ba:	4604      	mov	r4, r0
 80062bc:	f7ff fff0 	bl	80062a0 <__sinit_lock_acquire>
 80062c0:	69a3      	ldr	r3, [r4, #24]
 80062c2:	b11b      	cbz	r3, 80062cc <__sinit+0x14>
 80062c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062c8:	f7ff bff0 	b.w	80062ac <__sinit_lock_release>
 80062cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80062d0:	6523      	str	r3, [r4, #80]	; 0x50
 80062d2:	4b13      	ldr	r3, [pc, #76]	; (8006320 <__sinit+0x68>)
 80062d4:	4a13      	ldr	r2, [pc, #76]	; (8006324 <__sinit+0x6c>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80062da:	42a3      	cmp	r3, r4
 80062dc:	bf04      	itt	eq
 80062de:	2301      	moveq	r3, #1
 80062e0:	61a3      	streq	r3, [r4, #24]
 80062e2:	4620      	mov	r0, r4
 80062e4:	f000 f820 	bl	8006328 <__sfp>
 80062e8:	6060      	str	r0, [r4, #4]
 80062ea:	4620      	mov	r0, r4
 80062ec:	f000 f81c 	bl	8006328 <__sfp>
 80062f0:	60a0      	str	r0, [r4, #8]
 80062f2:	4620      	mov	r0, r4
 80062f4:	f000 f818 	bl	8006328 <__sfp>
 80062f8:	2200      	movs	r2, #0
 80062fa:	60e0      	str	r0, [r4, #12]
 80062fc:	2104      	movs	r1, #4
 80062fe:	6860      	ldr	r0, [r4, #4]
 8006300:	f7ff ff82 	bl	8006208 <std>
 8006304:	68a0      	ldr	r0, [r4, #8]
 8006306:	2201      	movs	r2, #1
 8006308:	2109      	movs	r1, #9
 800630a:	f7ff ff7d 	bl	8006208 <std>
 800630e:	68e0      	ldr	r0, [r4, #12]
 8006310:	2202      	movs	r2, #2
 8006312:	2112      	movs	r1, #18
 8006314:	f7ff ff78 	bl	8006208 <std>
 8006318:	2301      	movs	r3, #1
 800631a:	61a3      	str	r3, [r4, #24]
 800631c:	e7d2      	b.n	80062c4 <__sinit+0xc>
 800631e:	bf00      	nop
 8006320:	08006adc 	.word	0x08006adc
 8006324:	08006251 	.word	0x08006251

08006328 <__sfp>:
 8006328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800632a:	4607      	mov	r7, r0
 800632c:	f7ff ffac 	bl	8006288 <__sfp_lock_acquire>
 8006330:	4b1e      	ldr	r3, [pc, #120]	; (80063ac <__sfp+0x84>)
 8006332:	681e      	ldr	r6, [r3, #0]
 8006334:	69b3      	ldr	r3, [r6, #24]
 8006336:	b913      	cbnz	r3, 800633e <__sfp+0x16>
 8006338:	4630      	mov	r0, r6
 800633a:	f7ff ffbd 	bl	80062b8 <__sinit>
 800633e:	3648      	adds	r6, #72	; 0x48
 8006340:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006344:	3b01      	subs	r3, #1
 8006346:	d503      	bpl.n	8006350 <__sfp+0x28>
 8006348:	6833      	ldr	r3, [r6, #0]
 800634a:	b30b      	cbz	r3, 8006390 <__sfp+0x68>
 800634c:	6836      	ldr	r6, [r6, #0]
 800634e:	e7f7      	b.n	8006340 <__sfp+0x18>
 8006350:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006354:	b9d5      	cbnz	r5, 800638c <__sfp+0x64>
 8006356:	4b16      	ldr	r3, [pc, #88]	; (80063b0 <__sfp+0x88>)
 8006358:	60e3      	str	r3, [r4, #12]
 800635a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800635e:	6665      	str	r5, [r4, #100]	; 0x64
 8006360:	f000 f847 	bl	80063f2 <__retarget_lock_init_recursive>
 8006364:	f7ff ff96 	bl	8006294 <__sfp_lock_release>
 8006368:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800636c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006370:	6025      	str	r5, [r4, #0]
 8006372:	61a5      	str	r5, [r4, #24]
 8006374:	2208      	movs	r2, #8
 8006376:	4629      	mov	r1, r5
 8006378:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800637c:	f7fd fa92 	bl	80038a4 <memset>
 8006380:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006384:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006388:	4620      	mov	r0, r4
 800638a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800638c:	3468      	adds	r4, #104	; 0x68
 800638e:	e7d9      	b.n	8006344 <__sfp+0x1c>
 8006390:	2104      	movs	r1, #4
 8006392:	4638      	mov	r0, r7
 8006394:	f7ff ff62 	bl	800625c <__sfmoreglue>
 8006398:	4604      	mov	r4, r0
 800639a:	6030      	str	r0, [r6, #0]
 800639c:	2800      	cmp	r0, #0
 800639e:	d1d5      	bne.n	800634c <__sfp+0x24>
 80063a0:	f7ff ff78 	bl	8006294 <__sfp_lock_release>
 80063a4:	230c      	movs	r3, #12
 80063a6:	603b      	str	r3, [r7, #0]
 80063a8:	e7ee      	b.n	8006388 <__sfp+0x60>
 80063aa:	bf00      	nop
 80063ac:	08006adc 	.word	0x08006adc
 80063b0:	ffff0001 	.word	0xffff0001

080063b4 <_fwalk_reent>:
 80063b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b8:	4606      	mov	r6, r0
 80063ba:	4688      	mov	r8, r1
 80063bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80063c0:	2700      	movs	r7, #0
 80063c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063c6:	f1b9 0901 	subs.w	r9, r9, #1
 80063ca:	d505      	bpl.n	80063d8 <_fwalk_reent+0x24>
 80063cc:	6824      	ldr	r4, [r4, #0]
 80063ce:	2c00      	cmp	r4, #0
 80063d0:	d1f7      	bne.n	80063c2 <_fwalk_reent+0xe>
 80063d2:	4638      	mov	r0, r7
 80063d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d8:	89ab      	ldrh	r3, [r5, #12]
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d907      	bls.n	80063ee <_fwalk_reent+0x3a>
 80063de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063e2:	3301      	adds	r3, #1
 80063e4:	d003      	beq.n	80063ee <_fwalk_reent+0x3a>
 80063e6:	4629      	mov	r1, r5
 80063e8:	4630      	mov	r0, r6
 80063ea:	47c0      	blx	r8
 80063ec:	4307      	orrs	r7, r0
 80063ee:	3568      	adds	r5, #104	; 0x68
 80063f0:	e7e9      	b.n	80063c6 <_fwalk_reent+0x12>

080063f2 <__retarget_lock_init_recursive>:
 80063f2:	4770      	bx	lr

080063f4 <__retarget_lock_acquire_recursive>:
 80063f4:	4770      	bx	lr

080063f6 <__retarget_lock_release_recursive>:
 80063f6:	4770      	bx	lr

080063f8 <__swhatbuf_r>:
 80063f8:	b570      	push	{r4, r5, r6, lr}
 80063fa:	460e      	mov	r6, r1
 80063fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006400:	2900      	cmp	r1, #0
 8006402:	b096      	sub	sp, #88	; 0x58
 8006404:	4614      	mov	r4, r2
 8006406:	461d      	mov	r5, r3
 8006408:	da08      	bge.n	800641c <__swhatbuf_r+0x24>
 800640a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	602a      	str	r2, [r5, #0]
 8006412:	061a      	lsls	r2, r3, #24
 8006414:	d410      	bmi.n	8006438 <__swhatbuf_r+0x40>
 8006416:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800641a:	e00e      	b.n	800643a <__swhatbuf_r+0x42>
 800641c:	466a      	mov	r2, sp
 800641e:	f000 f903 	bl	8006628 <_fstat_r>
 8006422:	2800      	cmp	r0, #0
 8006424:	dbf1      	blt.n	800640a <__swhatbuf_r+0x12>
 8006426:	9a01      	ldr	r2, [sp, #4]
 8006428:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800642c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006430:	425a      	negs	r2, r3
 8006432:	415a      	adcs	r2, r3
 8006434:	602a      	str	r2, [r5, #0]
 8006436:	e7ee      	b.n	8006416 <__swhatbuf_r+0x1e>
 8006438:	2340      	movs	r3, #64	; 0x40
 800643a:	2000      	movs	r0, #0
 800643c:	6023      	str	r3, [r4, #0]
 800643e:	b016      	add	sp, #88	; 0x58
 8006440:	bd70      	pop	{r4, r5, r6, pc}
	...

08006444 <__smakebuf_r>:
 8006444:	898b      	ldrh	r3, [r1, #12]
 8006446:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006448:	079d      	lsls	r5, r3, #30
 800644a:	4606      	mov	r6, r0
 800644c:	460c      	mov	r4, r1
 800644e:	d507      	bpl.n	8006460 <__smakebuf_r+0x1c>
 8006450:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006454:	6023      	str	r3, [r4, #0]
 8006456:	6123      	str	r3, [r4, #16]
 8006458:	2301      	movs	r3, #1
 800645a:	6163      	str	r3, [r4, #20]
 800645c:	b002      	add	sp, #8
 800645e:	bd70      	pop	{r4, r5, r6, pc}
 8006460:	ab01      	add	r3, sp, #4
 8006462:	466a      	mov	r2, sp
 8006464:	f7ff ffc8 	bl	80063f8 <__swhatbuf_r>
 8006468:	9900      	ldr	r1, [sp, #0]
 800646a:	4605      	mov	r5, r0
 800646c:	4630      	mov	r0, r6
 800646e:	f7ff f963 	bl	8005738 <_malloc_r>
 8006472:	b948      	cbnz	r0, 8006488 <__smakebuf_r+0x44>
 8006474:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006478:	059a      	lsls	r2, r3, #22
 800647a:	d4ef      	bmi.n	800645c <__smakebuf_r+0x18>
 800647c:	f023 0303 	bic.w	r3, r3, #3
 8006480:	f043 0302 	orr.w	r3, r3, #2
 8006484:	81a3      	strh	r3, [r4, #12]
 8006486:	e7e3      	b.n	8006450 <__smakebuf_r+0xc>
 8006488:	4b0d      	ldr	r3, [pc, #52]	; (80064c0 <__smakebuf_r+0x7c>)
 800648a:	62b3      	str	r3, [r6, #40]	; 0x28
 800648c:	89a3      	ldrh	r3, [r4, #12]
 800648e:	6020      	str	r0, [r4, #0]
 8006490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006494:	81a3      	strh	r3, [r4, #12]
 8006496:	9b00      	ldr	r3, [sp, #0]
 8006498:	6163      	str	r3, [r4, #20]
 800649a:	9b01      	ldr	r3, [sp, #4]
 800649c:	6120      	str	r0, [r4, #16]
 800649e:	b15b      	cbz	r3, 80064b8 <__smakebuf_r+0x74>
 80064a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064a4:	4630      	mov	r0, r6
 80064a6:	f000 f8d1 	bl	800664c <_isatty_r>
 80064aa:	b128      	cbz	r0, 80064b8 <__smakebuf_r+0x74>
 80064ac:	89a3      	ldrh	r3, [r4, #12]
 80064ae:	f023 0303 	bic.w	r3, r3, #3
 80064b2:	f043 0301 	orr.w	r3, r3, #1
 80064b6:	81a3      	strh	r3, [r4, #12]
 80064b8:	89a0      	ldrh	r0, [r4, #12]
 80064ba:	4305      	orrs	r5, r0
 80064bc:	81a5      	strh	r5, [r4, #12]
 80064be:	e7cd      	b.n	800645c <__smakebuf_r+0x18>
 80064c0:	08006251 	.word	0x08006251

080064c4 <_malloc_usable_size_r>:
 80064c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064c8:	1f18      	subs	r0, r3, #4
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	bfbc      	itt	lt
 80064ce:	580b      	ldrlt	r3, [r1, r0]
 80064d0:	18c0      	addlt	r0, r0, r3
 80064d2:	4770      	bx	lr

080064d4 <_raise_r>:
 80064d4:	291f      	cmp	r1, #31
 80064d6:	b538      	push	{r3, r4, r5, lr}
 80064d8:	4604      	mov	r4, r0
 80064da:	460d      	mov	r5, r1
 80064dc:	d904      	bls.n	80064e8 <_raise_r+0x14>
 80064de:	2316      	movs	r3, #22
 80064e0:	6003      	str	r3, [r0, #0]
 80064e2:	f04f 30ff 	mov.w	r0, #4294967295
 80064e6:	bd38      	pop	{r3, r4, r5, pc}
 80064e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80064ea:	b112      	cbz	r2, 80064f2 <_raise_r+0x1e>
 80064ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064f0:	b94b      	cbnz	r3, 8006506 <_raise_r+0x32>
 80064f2:	4620      	mov	r0, r4
 80064f4:	f000 f830 	bl	8006558 <_getpid_r>
 80064f8:	462a      	mov	r2, r5
 80064fa:	4601      	mov	r1, r0
 80064fc:	4620      	mov	r0, r4
 80064fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006502:	f000 b817 	b.w	8006534 <_kill_r>
 8006506:	2b01      	cmp	r3, #1
 8006508:	d00a      	beq.n	8006520 <_raise_r+0x4c>
 800650a:	1c59      	adds	r1, r3, #1
 800650c:	d103      	bne.n	8006516 <_raise_r+0x42>
 800650e:	2316      	movs	r3, #22
 8006510:	6003      	str	r3, [r0, #0]
 8006512:	2001      	movs	r0, #1
 8006514:	e7e7      	b.n	80064e6 <_raise_r+0x12>
 8006516:	2400      	movs	r4, #0
 8006518:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800651c:	4628      	mov	r0, r5
 800651e:	4798      	blx	r3
 8006520:	2000      	movs	r0, #0
 8006522:	e7e0      	b.n	80064e6 <_raise_r+0x12>

08006524 <raise>:
 8006524:	4b02      	ldr	r3, [pc, #8]	; (8006530 <raise+0xc>)
 8006526:	4601      	mov	r1, r0
 8006528:	6818      	ldr	r0, [r3, #0]
 800652a:	f7ff bfd3 	b.w	80064d4 <_raise_r>
 800652e:	bf00      	nop
 8006530:	2000000c 	.word	0x2000000c

08006534 <_kill_r>:
 8006534:	b538      	push	{r3, r4, r5, lr}
 8006536:	4d07      	ldr	r5, [pc, #28]	; (8006554 <_kill_r+0x20>)
 8006538:	2300      	movs	r3, #0
 800653a:	4604      	mov	r4, r0
 800653c:	4608      	mov	r0, r1
 800653e:	4611      	mov	r1, r2
 8006540:	602b      	str	r3, [r5, #0]
 8006542:	f7fa fedf 	bl	8001304 <_kill>
 8006546:	1c43      	adds	r3, r0, #1
 8006548:	d102      	bne.n	8006550 <_kill_r+0x1c>
 800654a:	682b      	ldr	r3, [r5, #0]
 800654c:	b103      	cbz	r3, 8006550 <_kill_r+0x1c>
 800654e:	6023      	str	r3, [r4, #0]
 8006550:	bd38      	pop	{r3, r4, r5, pc}
 8006552:	bf00      	nop
 8006554:	200003a0 	.word	0x200003a0

08006558 <_getpid_r>:
 8006558:	f7fa bed2 	b.w	8001300 <_getpid>

0800655c <__sread>:
 800655c:	b510      	push	{r4, lr}
 800655e:	460c      	mov	r4, r1
 8006560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006564:	f000 f894 	bl	8006690 <_read_r>
 8006568:	2800      	cmp	r0, #0
 800656a:	bfab      	itete	ge
 800656c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800656e:	89a3      	ldrhlt	r3, [r4, #12]
 8006570:	181b      	addge	r3, r3, r0
 8006572:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006576:	bfac      	ite	ge
 8006578:	6563      	strge	r3, [r4, #84]	; 0x54
 800657a:	81a3      	strhlt	r3, [r4, #12]
 800657c:	bd10      	pop	{r4, pc}

0800657e <__swrite>:
 800657e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006582:	461f      	mov	r7, r3
 8006584:	898b      	ldrh	r3, [r1, #12]
 8006586:	05db      	lsls	r3, r3, #23
 8006588:	4605      	mov	r5, r0
 800658a:	460c      	mov	r4, r1
 800658c:	4616      	mov	r6, r2
 800658e:	d505      	bpl.n	800659c <__swrite+0x1e>
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	2302      	movs	r3, #2
 8006596:	2200      	movs	r2, #0
 8006598:	f000 f868 	bl	800666c <_lseek_r>
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80065a6:	81a3      	strh	r3, [r4, #12]
 80065a8:	4632      	mov	r2, r6
 80065aa:	463b      	mov	r3, r7
 80065ac:	4628      	mov	r0, r5
 80065ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b2:	f000 b817 	b.w	80065e4 <_write_r>

080065b6 <__sseek>:
 80065b6:	b510      	push	{r4, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065be:	f000 f855 	bl	800666c <_lseek_r>
 80065c2:	1c43      	adds	r3, r0, #1
 80065c4:	89a3      	ldrh	r3, [r4, #12]
 80065c6:	bf15      	itete	ne
 80065c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80065ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80065ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80065d2:	81a3      	strheq	r3, [r4, #12]
 80065d4:	bf18      	it	ne
 80065d6:	81a3      	strhne	r3, [r4, #12]
 80065d8:	bd10      	pop	{r4, pc}

080065da <__sclose>:
 80065da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065de:	f000 b813 	b.w	8006608 <_close_r>
	...

080065e4 <_write_r>:
 80065e4:	b538      	push	{r3, r4, r5, lr}
 80065e6:	4d07      	ldr	r5, [pc, #28]	; (8006604 <_write_r+0x20>)
 80065e8:	4604      	mov	r4, r0
 80065ea:	4608      	mov	r0, r1
 80065ec:	4611      	mov	r1, r2
 80065ee:	2200      	movs	r2, #0
 80065f0:	602a      	str	r2, [r5, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	f7fa fea2 	bl	800133c <_write>
 80065f8:	1c43      	adds	r3, r0, #1
 80065fa:	d102      	bne.n	8006602 <_write_r+0x1e>
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	b103      	cbz	r3, 8006602 <_write_r+0x1e>
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	bd38      	pop	{r3, r4, r5, pc}
 8006604:	200003a0 	.word	0x200003a0

08006608 <_close_r>:
 8006608:	b538      	push	{r3, r4, r5, lr}
 800660a:	4d06      	ldr	r5, [pc, #24]	; (8006624 <_close_r+0x1c>)
 800660c:	2300      	movs	r3, #0
 800660e:	4604      	mov	r4, r0
 8006610:	4608      	mov	r0, r1
 8006612:	602b      	str	r3, [r5, #0]
 8006614:	f7fa fea0 	bl	8001358 <_close>
 8006618:	1c43      	adds	r3, r0, #1
 800661a:	d102      	bne.n	8006622 <_close_r+0x1a>
 800661c:	682b      	ldr	r3, [r5, #0]
 800661e:	b103      	cbz	r3, 8006622 <_close_r+0x1a>
 8006620:	6023      	str	r3, [r4, #0]
 8006622:	bd38      	pop	{r3, r4, r5, pc}
 8006624:	200003a0 	.word	0x200003a0

08006628 <_fstat_r>:
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	4d07      	ldr	r5, [pc, #28]	; (8006648 <_fstat_r+0x20>)
 800662c:	2300      	movs	r3, #0
 800662e:	4604      	mov	r4, r0
 8006630:	4608      	mov	r0, r1
 8006632:	4611      	mov	r1, r2
 8006634:	602b      	str	r3, [r5, #0]
 8006636:	f7fa fe92 	bl	800135e <_fstat>
 800663a:	1c43      	adds	r3, r0, #1
 800663c:	d102      	bne.n	8006644 <_fstat_r+0x1c>
 800663e:	682b      	ldr	r3, [r5, #0]
 8006640:	b103      	cbz	r3, 8006644 <_fstat_r+0x1c>
 8006642:	6023      	str	r3, [r4, #0]
 8006644:	bd38      	pop	{r3, r4, r5, pc}
 8006646:	bf00      	nop
 8006648:	200003a0 	.word	0x200003a0

0800664c <_isatty_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	4d06      	ldr	r5, [pc, #24]	; (8006668 <_isatty_r+0x1c>)
 8006650:	2300      	movs	r3, #0
 8006652:	4604      	mov	r4, r0
 8006654:	4608      	mov	r0, r1
 8006656:	602b      	str	r3, [r5, #0]
 8006658:	f7fa fe86 	bl	8001368 <_isatty>
 800665c:	1c43      	adds	r3, r0, #1
 800665e:	d102      	bne.n	8006666 <_isatty_r+0x1a>
 8006660:	682b      	ldr	r3, [r5, #0]
 8006662:	b103      	cbz	r3, 8006666 <_isatty_r+0x1a>
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	bd38      	pop	{r3, r4, r5, pc}
 8006668:	200003a0 	.word	0x200003a0

0800666c <_lseek_r>:
 800666c:	b538      	push	{r3, r4, r5, lr}
 800666e:	4d07      	ldr	r5, [pc, #28]	; (800668c <_lseek_r+0x20>)
 8006670:	4604      	mov	r4, r0
 8006672:	4608      	mov	r0, r1
 8006674:	4611      	mov	r1, r2
 8006676:	2200      	movs	r2, #0
 8006678:	602a      	str	r2, [r5, #0]
 800667a:	461a      	mov	r2, r3
 800667c:	f7fa fe76 	bl	800136c <_lseek>
 8006680:	1c43      	adds	r3, r0, #1
 8006682:	d102      	bne.n	800668a <_lseek_r+0x1e>
 8006684:	682b      	ldr	r3, [r5, #0]
 8006686:	b103      	cbz	r3, 800668a <_lseek_r+0x1e>
 8006688:	6023      	str	r3, [r4, #0]
 800668a:	bd38      	pop	{r3, r4, r5, pc}
 800668c:	200003a0 	.word	0x200003a0

08006690 <_read_r>:
 8006690:	b538      	push	{r3, r4, r5, lr}
 8006692:	4d07      	ldr	r5, [pc, #28]	; (80066b0 <_read_r+0x20>)
 8006694:	4604      	mov	r4, r0
 8006696:	4608      	mov	r0, r1
 8006698:	4611      	mov	r1, r2
 800669a:	2200      	movs	r2, #0
 800669c:	602a      	str	r2, [r5, #0]
 800669e:	461a      	mov	r2, r3
 80066a0:	f7fa fe3e 	bl	8001320 <_read>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_read_r+0x1e>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_read_r+0x1e>
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	200003a0 	.word	0x200003a0

080066b4 <_init>:
 80066b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066b6:	bf00      	nop
 80066b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066ba:	bc08      	pop	{r3}
 80066bc:	469e      	mov	lr, r3
 80066be:	4770      	bx	lr

080066c0 <_fini>:
 80066c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066c2:	bf00      	nop
 80066c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80066c6:	bc08      	pop	{r3}
 80066c8:	469e      	mov	lr, r3
 80066ca:	4770      	bx	lr
