Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 20 00:34:17 2019
| Host         : DESKTOP-FM03GKQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   469 |
| Unused register locations in slices containing registers |  1758 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           33 |
|      2 |           55 |
|      3 |           34 |
|      4 |           36 |
|      5 |           29 |
|      6 |           14 |
|      7 |           12 |
|      8 |           26 |
|      9 |           21 |
|     10 |           16 |
|     11 |            1 |
|     12 |            4 |
|     13 |            5 |
|     14 |            1 |
|     15 |            1 |
|    16+ |          181 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1511 |          515 |
| No           | No                    | Yes                    |             461 |          181 |
| No           | Yes                   | No                     |            1660 |          606 |
| Yes          | No                    | No                     |            1450 |          420 |
| Yes          | No                    | Yes                    |             593 |          185 |
| Yes          | Yes                   | No                     |            4199 |         1258 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                                      Set/Reset Signal                                                                                                                                      | Slice Load Count | Bel Load Count |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[4].clock_conv_inst/m_axi_reset_out_n_i                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/_n0138_inv                                                                                                                                                         | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                         |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                       |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                            |                1 |              1 |
|  processing_system7_0/FCLK_CLK3 |                                                                                                                                                                                                                                                                                           | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/_n0138                                                                                                                                                                                                                                  |                1 |              1 |
|  processing_system7_0/FCLK_CLK3 | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/cTickPixel[9]_PWR_8_o_equal_3_o                                                                                                                                                                                                           | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/_n0038                                                                                                                                                                                                                                     |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_comb                                                                                     |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_eqn                                                                                                                                                                                   | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_sig_calc_error_pushed_OR_336_o                                                                                                                                                       |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]                                                                                                                                                                      |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                       |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/wr_rst_comb                                                                                     |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/_n0084<5>1                                                                                                                                                                                                                                         | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                      |                1 |              1 |
|  processing_system7_0/FCLK_CLK3 | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/_n00373                                                                                                                                                                                                                                   | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/_n0040                                                                                                                                                                                                                                     |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0367_inv2                                                                                                                                                                                                                               | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0410_inv                                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0348_inv                                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_conf_txdata_OR_12_o                                                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                            |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                 |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0455_inv                                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                 |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0335                                                                                                                                                                                                                                     |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0475_inv                                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_0                                                                                                                                                                    |                1 |              1 |
|  processing_system7_0/FCLK_CLK3 |                                                                                                                                                                                                                                                                                           | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/_n0134                                                                                                                                                                                                                                  |                1 |              1 |
|  clock_generator_0/CLKOUT0      |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_reset_out_n_i                                                                                                                                                                               |                1 |              1 |
|  clock_generator_0/CLKOUT0      |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter                                                                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_eqn                                                                                                                                                                                 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_sig_calc_error_pushed_OR_273_o                                                                                                                                                     |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[2].clock_conv_inst/m_axi_reset_out_n_i                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                            | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit                                                                                                                                                                                                                |                1 |              1 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                            | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit                                                                                                                                                                                                                |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_reset_out_n_i                                                                                                                                                                               |                1 |              1 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_428_o                                                                                                                                                                   |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_rst_rvalid_re_OR_29_o                                                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/valid_Write                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                       |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2           |                2 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                 |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                 |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_124_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2           |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                         |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                       |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/mm2s_soft_reset_clr                                                                                                                                                                                                                                                  |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_i                                                                                                                                                                                                    | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_rst_rvalid_re_OR_29_o                                                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_351_o                                                                                                                                                                 |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/axi2ip_wrce<0>_0                                                                                                                                                                                             |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/ARESET_s_ready_i_OR_276_o                                                                                                                           |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_done_0                                                                                                                                                                                       |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_197_o                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/m_axi_sg_aresetn_ch1_irqdelay_wren_OR_163_o                                                                                                                                                              |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/mmap_reset_sm_pop_input_cmd_OR_193_o                                                                                                                                       |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                         |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_261_o                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/mmap_reset_sm_pop_input_cmd_OR_193_o                                                                                                                                       |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/load_new_addr_0                                                                                                                                                                                                               |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/axi2ip_wrce<0>_0                                                                                                                                                                                           |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst/m_axi_reset_out_n_i                                                                                                                                                                               |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/spdif_clk_en                                                                                                                                                                                                                              | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/Reset_OR_DriverANDClockEnable                                                                                                                                       |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                       |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                         |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_comb                                                                                     |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I                                                                                                                                                | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axis_mm2s_tvalid_m_axis_mm2s_tready_i_AND_66_o                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/m_axi_sg_aresetn_m_axis_mm2s_tlast_OR_137_o                                                                                                                                                                                 |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/reset                                                                                                                                                             |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_comb                                                                                     |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push_pop_XOR_126_o                                                                                                                 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                2 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_pipe[2]                                                                                                                                                                      |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_CS[0]_reduce_or_6_o_inv                                                                                                                                                                                                               |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0185_inv                                                                                                                                                                        | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                1 |              2 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                 |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0173_inv                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0                                                                                                                                                                    |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/_n0076_inv                                                                                                                                                                    | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/Reset_OR_DriverANDClockEnable                                                                                                                                                  |                1 |              2 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv                                                                                                                                                                |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv                                                                                                                        |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_read.si_transactor_ar/_n0171_inv                                                                                                                                        | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv                                                                                                                                                                          |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv                                                                                                                        |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv                                                                                                                        |                3 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv                                                                                                                        |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[5].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv                                                                                                                        |                3 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/_n0358_inv                                                                                                                                                            | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/_n0330_inv                                                                                                                                                                                         | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                               |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_addr[4]_up_wr_s_AND_107_o                                                                                                                                                                                               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_3/axi_interconnect_3/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv                                                                                                                                                                          |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv                                                                                                                                                                          |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/_n0330_inv                                                                                                                                                                                       | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                             |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit                                                                                                                                                                                                                |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv                                                                                                                                                                          |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]            |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                 |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_out_n_i                                                                                                                                                                               |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv                                                                                                                                                                |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/reset                                                                                                                                                             |                3 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/s_axi_reset_out_n_i                                                                                                                                                                               |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/reset                                                                                                                                                             |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc_sig_tlast_err_stop_AND_268_o                                                                                                                         | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/mmap_reset_sig_push_to_wsc_cmplt_OR_275_o                                                                                                                              |                1 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]       |                2 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv                                                                                                                                                                |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/_n0320_inv                                                                                                                                                            | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |                2 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                 |                1 |              3 |
|  processing_system7_0/FCLK_CLK3 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push_pop_XOR_127_o                                                                                                             | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                2 |              3 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_inv                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv                                                                                                                        |                2 |              3 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                     |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_13_o                                                                                                                                                                                           |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_CTRL_I/data_Exists_I                                                                                                                                                                                                                                 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                      |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/Rc_Data_Exists                                                                                                                                                                                                                                                  | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_Reset                                                                                                                                                                                                                                                    |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/Tx_data_exists                                                                                                                                                                                                                                                  | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                      |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_WrCE[8]                                                                                                                                                                                                                                                 | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_Reset                                                                                                                                                                                                                                                    |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/Reset_detect_stop_OR_199_o                                                                                                                                                                                                                         |                3 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                      | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/fifo_wr_reset_USE_SINGLE_REG.sig_pop_regfifo_OR_179_o                                                                                 |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/_n0181_inv                                                                                                                                                         | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                         |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_Reset                                                                                                                                                                                                                                 |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_13_o                                                                                                                                                                                                     |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                           |                2 |              4 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/prmry_resetn_dmasr_halt_OR_193_o                                                                                                                                                                                   |                3 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_rst_wvalid_re_OR_7_o                                                                                                                                                                             |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_sig_pop_xfer_reg_OR_378_o                                                                                                                                                            |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_17_o_PWR_17_o_OR_26_o                                                                                                                                                                                     |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                     |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/mmap_reset_sig_pop_coelsc_reg_OR_248_o                                                                                                                              |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/_n0128_inv                                                                                                                                                                            |                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/reset                                                                                                                                                             |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/_n0658_inv                                                                                                                                                                                                     | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                3 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/_n0245_inv                                                                                                                                                                                                                                | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/_n0670_inv                                                                                                                                                                                                     | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                3 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_11_o                                                                                                                                                                                                 |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0356_inv                                                                                                                     | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/_n0313_inv                                                                                                             | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/BITCNT/_n0018_inv                                                                                                                                                                                                                                 | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                                                                                                                                                |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_rst_wvalid_re_OR_16_o                                                                                                                                                                      |                2 |              4 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/_n0313_inv                                                                                                             | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              4 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0356_inv                                                                                                                     | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              4 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/DEBUG_MP_MR_BRESP[1]                                                                                                                                                                                                                                                   | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | MYIP_TOP_0/fir/ctrl_m/counter[3]_i_1_n_0                                                                                                                                                                                                                                                  | MYIP_TOP_0/fir/ctrl_m/bbstub_M_AHB_HRESETN                                                                                                                                                                                                                                                 |                2 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                      | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/fifo_wr_reset_USE_SINGLE_REG.sig_pop_regfifo_OR_179_o                                                                                 |                1 |              4 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                              | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mmap_reset_sig_pop_coelsc_reg_OR_368_o                                                                                                                                                            |                1 |              4 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0374_inv                                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                3 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv        |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                           |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i       |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                   | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/fifo_wr_reset_USE_SINGLE_REG.sig_pop_regfifo_OR_179_o                                                                                                              |                1 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                4 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2] |                1 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/mmap_reset_sig_pop_coelsc_reg_OR_210_o                                                                                                                                 |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv             |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_vdma/_n0260_inv                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]       |                1 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]            |                2 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_vdma/_n0266_inv                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/reset                                                                                                                                                             |                3 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i       |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv        |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv             |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_vdma/_n0257_inv                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[10].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/_n0186_inv                                                                                                                                                                                                                        | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/Mcount_frame_number_i_val                                                                                                                                                                                                          |                2 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/_n0350_inv                                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_vdma/_n0263_inv                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_re                                                                                                                                                                                                         | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                              |                1 |              5 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2] |                2 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/mmap_reset_sig_pop_rd_sts_reg_OR_261_o                                                                                                                                                         |                2 |              5 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i            |                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/_n0318_inv                                                                                                             | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/mmap_reset_sig_pop_coelsc_reg_OR_444_o                                                                                                                                                              |                2 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/mm2s_all_idle                                                                                                                                                                                                                                                         | axi_dma_0/axi_dma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                              |                1 |              6 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/inverted_reset                                                                                                                                        |                3 |              6 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[6].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                        | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                1 |              6 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/inverted_reset                                                                                                                                        |                4 |              6 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_conf_txdata_OR_12_o                                                                                                                                                                                                               |                3 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/mmap_reset_sig_pop_rd_sts_reg_OR_181_o                                                                                                                              |                2 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_re                                                                                                                                                                                                   | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                        |                1 |              6 |
|  processing_system7_0/FCLK_CLK0 | MYIP_TOP_0/fir/ctrl_m/didx2[5]_i_1_n_0                                                                                                                                                                                                                                                    | MYIP_TOP_0/fir/ctrl_m/bbstub_M_AHB_HRESETN                                                                                                                                                                                                                                                 |                2 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                              | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |                3 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                            | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |                3 |              6 |
|  processing_system7_0/FCLK_CLK0 | MYIP_TOP_0/fir/ctrl_m/RW11[3]                                                                                                                                                                                                                                                             | MYIP_TOP_0/fir/ctrl_m/bbstub_M_AHB_HRESETN                                                                                                                                                                                                                                                 |                2 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                              | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |                3 |              6 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/DEBUG_MP_MR_BRESP[1]                                                                                                                                                                                                                                                   | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                2 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/_n0025_inv                         |                                                                                                                                                                                                                                                                                            |                4 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/channel_AUDIO_FIFO_PROCESS.audio_fifo_free_cnt[7]_AND_26_o                                                                                                                                                                                     | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_conf_txdata_OR_12_o                                                                                                                                                                                                               |                2 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_WrCE[4]                                                                                                                                                                                                                                                 | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_Reset                                                                                                                                                                                                                                                    |                2 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/S_AXIS_TVALID_GND_25_o_AND_23_o                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_conf_txdata_OR_12_o                                                                                                                                                                                                               |                3 |              7 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                                                         |                4 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                             | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/mmap_reset_sig_pop_rd_sts_reg_OR_181_o                                                                                                                                                           |                2 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/_n0215_inv                                                                                                                                                                                                                                | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                2 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                         | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                              |                1 |              7 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_grant_any_0                                                                                                                                                                                                |                3 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                     | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/Reset_OR_DriverANDClockEnable                                                                                                                                                                              |                1 |              7 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                        | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/Reset_OR_DriverANDClockEnable                                                                                                                                                                                |                2 |              7 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                               |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/_n0016_inv                                                                                                                                                                                                                            | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                                                                                                                                                |                3 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/PWR_75_o_adr_dta_l_AND_204_o                                                                                                                                                                                                                      | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                                                                                                                                                |                1 |              8 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_sig_pop_xfer_reg_OR_326_o                                                                                                                                                          |                4 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/_n0460_inv                                                                                                                                                                                                                   | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |                6 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                     | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                                                                                                                                                |                1 |              8 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_add_c4/p3_data[24]                                                                                                                                                                                  |                2 |              8 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Y/i_add_c4/p3_data[24]                                                                                                                                                                                   |                2 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/WRITE_FIFO_I/valid_Write                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cb/i_add_c4/p3_data[24]                                                                                                                                                                                  |                2 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/_n0367_inv                                                                                                                                                                                                                                | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                4 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/READ_FIFO_I/valid_Write                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_WrCE[10]                                                                                                                                                                                                                             | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_Reset                                                                                                                                                                                                                                                    |                3 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                   | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                        |                2 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/DYN_MASTER_I/_n0089_inv                                                                                                                                                                                                                                         | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                      |                2 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/_n0366_inv                                                                                                                                                            | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |                2 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/_n0095_inv                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                4 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr                                                                                                                                                                                       | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/m_axi_sg_aresetn_ch1_irqdelay_wren_OR_163_o                                                                                                                                                              |                2 |              8 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                               |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rden                                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                        |                2 |              8 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                    |                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/tick_counter_d1_tick_counter_d2_XOR_22_o                                                                                                                                                                                                  | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/resetn_conf_txen_OR_22_o                                                                                                                                                                                                                   |                2 |              8 |
|  processing_system7_0/FCLK_CLK3 |                                                                                                                                                                                                                                                                                           | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/GND_9_o_LINE_CNT_I[9]_AND_4_o_inv                                                                                                                                                                                                       |                5 |              8 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/_n0179_inv                                                                                                                                                                                                                   | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/prmry_resetn_halt_OR_181_o                                                                                                                                                                                                    |                2 |              8 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/_n0095_inv                                                                                                                                                                                                                                         | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                4 |              8 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_AXI_DMA_INTRPT/m_axi_ch1_aresetn_ch1_irqdelay_wren_OR_46_o                                                                                                                                                                                                         |                4 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/_n0335_inv                                                                                                                                                                                         | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                               |                5 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                    | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]            |                3 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i            | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]            |                3 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2] |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i            | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]            |                2 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]                                                                                                                                                                                                                                            | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                4 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                         | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1] |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                         | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1] |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i       | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]       |                2 |              9 |
|  processing_system7_0/FCLK_CLK3 | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/PIX_CNT_I[9]_LINE_CNT_I[9]_AND_11_o                                                                                                                                                                                                    | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/_n0140                                                                                                                                                                                                                                  |                3 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                    | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]            |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2] |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I                                                                                                                 | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                3 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i       | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]       |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/_n0335_inv                                                                                                                                                                                       | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                             |                3 |              9 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                      |                5 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                               | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]       |                2 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_vdma/vdma_wr                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                3 |              9 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_fs_ret_s                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                3 |              9 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                               | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]       |                2 |              9 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                    | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                      |                3 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/SETUP_CNT/_n0018_inv                                                                                                                                                                                                                              | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                                                                                                                                                |                3 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0353_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0356_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0359_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0362_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                2 |             10 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0365_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0368_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0371_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                4 |             10 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/REG_INTERFACE_I/_n0374_inv                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  processing_system7_0/FCLK_CLK3 |                                                                                                                                                                                                                                                                                           | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/cTickPixel[9]_PWR_8_o_equal_3_o                                                                                                                                                                                                            |                3 |             10 |
|  processing_system7_0/FCLK_CLK3 | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/cTickPixel[9]_PWR_8_o_equal_3_o                                                                                                                                                                                                           | vga_flyinglogo_0/vga_flyinglogo_0/SYNC_GEN_INST/_n0037                                                                                                                                                                                                                                     |                3 |             10 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                                                                                  |                4 |             10 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0269_inv                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                      |                5 |             10 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                                                                                  |                4 |             11 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AXI_SLV_IF_MODULE/wr_addr_ready_sm                                                                                                                                                                                                              | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |                4 |             12 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                     | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                6 |             12 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AXI_SLV_IF_MODULE/rd_addr_ready_sm                                                                                                                                                                                                              | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |                3 |             12 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_17_o_state[1]_equal_14_o                                                                                                                                                                                 | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                           |                6 |             12 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/_n0027_inv                                  |                                                                                                                                                                                                                                                                                            |                6 |             13 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                   |                4 |             13 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[20].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                3 |             13 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/_n0174_inv                                                                                                                                                                                                                   | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                4 |             13 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n0121_inv                                                                                                                                                                                                                      | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_fifo_ainit_fsync_out_AND_183_o                                                                                                                                                                                            |                7 |             13 |
|  processing_system7_0/FCLK_CLK3 | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/_n0148_inv                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                4 |             14 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/GND_50_o_mmcm_ready_s_AND_149_o                                                                                                                                                                                                           | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                4 |             15 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_127_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                3 |             16 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/TENC/valid                                                                                                                                                                                                                                      |                4 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_131_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                5 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AXI_SLV_IF_MODULE/send_rd_data1                                                                                                                                                                                                                 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AXI_SLV_IF_MODULE/Reset_OR_DriverANDClockEnable10                                                                                                                                                                                                |                5 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_129_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                9 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/send_wr_data                                                                                                                                                                                                                 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |                5 |             16 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]                                                                                                                                                                                                 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253                                                                                                                                                                                                               |                4 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_125_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                6 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AXI_SLV_IF_MODULE/write_ready_sm                                                                                                                                                                                                                | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |                3 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_126_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                7 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_132_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                8 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_128_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                7 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_133_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                7 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_134_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                6 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/AUDIO_FIFO_PROCESS.audio_fifo_free_cnt[7]_PWR_25_o_mux_17_OUT<2>1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                            |                9 |             16 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[21].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                3 |             16 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[22].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                4 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/_n0697_inv                                                                                                                                                                                             | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                      |                4 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/up_addr[4]_up_wr_s_AND_130_o                                                                                                                                                                                                              | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |                8 |             16 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]                                                                                                                                                                                                  |                4 |             16 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/_n0666_inv                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                                                                                  |                4 |             16 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                                                                   | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                     |                5 |             17 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_state[1]_equal_14_o                                                                                                                                                                                                 | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                           |                4 |             17 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/ram_wr_en                                                                                             | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                     |                4 |             17 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[7].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                        | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                6 |             17 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_ss/s444_de_3d_inv                                                                                                                                                                                                  |                4 |             17 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                       |                                                                                                                                                                                                                                                                                            |                5 |             17 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/ram_wr_en                                                                                             | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                     |                4 |             17 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                                                                   | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                     |                5 |             17 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/reset                                                                                                                                                                                                           |                9 |             18 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                                        |                                                                                                                                                                                                                                                                                            |                8 |             18 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                    | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                      |                6 |             18 |
|  processing_system7_0/FCLK_CLK3 | vga_flyinglogo_0/vga_flyinglogo_0/VIDEO_MERGE_INST/PIX_CNT_I[9]_LINE_CNT_I[9]_AND_11_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |                7 |             20 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[0].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                        | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                6 |             20 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                               | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                                                 |                7 |             20 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             22 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                              |                                                                                                                                                                                                                                                                                            |                6 |             22 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/valid_Write                                                                                                                                |                                                                                                                                                                                                                                                                                            |                6 |             22 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                                                                                  |                7 |             22 |
|  processing_system7_0/FCLK_CLK1 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_vdma/vdma_wr                                                                                                                                                                                                             | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_CDC.s_pulse_out_re                                                                                                                                                                 |                6 |             23 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_new_curdesc_wren_i                                                                                                                                                                     | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                4 |             23 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m2_hdmi_up_cp_en_m3_AND_135_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                                            |                7 |             24 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_ss/s444_de_inv                                                                                                                                                                                                     |               10 |             24 |
|  processing_system7_0/FCLK_CLK0 | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                                        | axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                           |               11 |             24 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_de_2d                                                                                                                                                                                                          | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_fs_ret                                                                                                                                                                                                          |                6 |             24 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                         | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                 |                8 |             24 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                     |                                                                                                                                                                                                                                                                                            |                7 |             24 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                    | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                      |                6 |             25 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_addr[4]_up_wr_s_AND_122_o                                                                                                                                                                                               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |                6 |             25 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                               |               14 |             26 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                     | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                4 |             26 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |               14 |             26 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                                                            |                6 |             27 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                                                            |                9 |             27 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                             |               14 |             27 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |               16 |             28 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_re                                                                                                                                                                                                          | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                              |                7 |             28 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/sts_received_re                                                                                                                                                                             | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                7 |             28 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |               10 |             29 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |                9 |             29 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/_n0457_inv                                                                                                                                                                                                                   | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |               12 |             30 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                 | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                8 |             30 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en                                                         | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                 |                5 |             31 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_NO_QUEUE.I_NO_CH1_UPDT_DESC_QUEUE/write_curdesc_lsb                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               14 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wvalid_re                                                                                                                                                                                                    | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                        |                9 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wren                                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                        |                8 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rdata_valid1                                                                                                                                                                                          | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable                                                                                                                                                                                 |                9 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_addr[4]_up_wr_s_AND_109_o                                                                                                                                                                                               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |                8 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_addr[4]_up_wr_s_AND_111_o                                                                                                                                                                                               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |               10 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_35_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |                5 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_addr[4]_up_wr_s_AND_110_o                                                                                                                                                                                               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |                8 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/pushed_new_cmd                                                                                                         | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                9 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                                              | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |               18 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_state[1]_equal_14_o                                                                                                                                                                                       | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |               10 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/_n0336_inv                                                                                                                                                                                                | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               11 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid1                                                                                                                                                                                                            | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Reset_OR_DriverANDClockEnable                                                                                                                                                                                       |               17 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/pushed_new_cmd                                                                                                         | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                8 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                          | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                7 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                 | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |                9 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[23].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               12 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[24].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               13 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_REGISTERS.GEN_MM2S_REGIF_FOR_ASYNC.GEN_MM2S_WRITE_CE[25].MM2S_WRITE_CDC_I/GENERATE_PULSE_CDC.p_pulse_out_re                                                                                                                       | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               13 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/_n0046_inv                                                                                                                                                                                                 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                9 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_CH1_FTCH_Q_IF.GEN_NO_CH1_QUEUE.NO_FTCH_QUEUE_I/_n0064_inv                                                                                                                                                              | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                9 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_state[1]_equal_14_o                                                                                                                                                                                             | axi_spdif_tx_0/axi_spdif_tx_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                       |               25 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/_n0171_inv                                                                                                                                                                                                                   | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                8 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_34_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |                9 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/load_new_addr                                                                                                                                                                                                                | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |                7 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_38_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |               14 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/_n0650_inv                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                                                                                  |               11 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_40_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |                9 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_39_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |               10 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_36_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |               10 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/GND_25_o_slv_reg_write_sel[7]_equal_37_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |                6 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/PWR_25_o_slv_reg_write_sel[7]_equal_33_o                                                                                                                                                                                                       | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/Bus2IP_Resetn_inv                                                                                                                                                                                                                               |               10 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_addr[4]_up_wr_s_AND_108_o                                                                                                                                                                                               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |               12 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_NO_QUEUE.I_NO_CH1_UPDT_DESC_QUEUE/updt_curdesc_wren                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                9 |             32 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/mm2s_ip2axi_rddata_valid                                                                                                                                                                                                                                            | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY_CDC_I/scndry_resetn_inv                                                                                                                                                              |               23 |             32 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/_n0046_inv                                                                                                                                                                                | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                9 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                      | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |               10 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/_n0056_inv                                                                                                                                                                                                 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               10 |             33 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg                                                                                                                                                  |                9 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                              | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/fifo_wr_reset_USE_SINGLE_REG.sig_pop_regfifo_OR_176_o                                                                                                         |                6 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/write_cmnd_cmb                                                                                                                                                                                                    | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               10 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                   | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                               |               14 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/write_cmnd_cmb                                                                                                                                                                                   | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |                7 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                               | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/arst_sig_mvalid_stop_reg_OR_231_o                                                                                                                                                                  |               14 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                              | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/fifo_wr_reset_USE_SINGLE_REG.sig_pop_regfifo_OR_176_o                                                                                                         |                5 |             33 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                        | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/mmap_reset_sm_pop_input_cmd_OR_193_o                                                                                                                                       |                8 |             34 |
|  processing_system7_0/FCLK_CLK0 | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                                                                                                                                                                                                        | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                           |               18 |             34 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                        | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/mmap_reset_sm_pop_input_cmd_OR_193_o                                                                                                                                       |                6 |             34 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg                                                                                                                                                        | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_261_o                                                                                                                                      |                9 |             36 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/_n0681_inv                                                                                                                                                                                             | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                      |               11 |             36 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                 |                5 |             36 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | MYIP_TOP_0/fir/ctrl_m/bbstub_M_AHB_HRESETN                                                                                                                                                                                                                                                 |               11 |             37 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg                                                                                                                                                        | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_197_o                                                                                                                                      |                5 |             37 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.GEN_ASYNC_FIFO.I_LINEBUFFER_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                 |                9 |             38 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                               |                                                                                                                                                                                                                                                                                            |               10 |             39 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               10 |             40 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_rd_fifo                                                                                                                                               | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_428_o                                                                                                                                                                   |               11 |             40 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i_inv                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             40 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/m_valid_i_inv                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             41 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/si_register_slice_inst/ar_pipe/m_valid_i_inv                                                                                                                                            |                                                                                                                                                                                                                                                                                            |               10 |             41 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_rd_fifo                                                                                                                                             | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/mmap_reset_sig_pop_addr_reg_OR_351_o                                                                                                                                                                 |               11 |             41 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_FOR_ASYNC.HALT_AND_THRESH_CDC_I/prmry_resetn_inv                                                                                                                                                                             |                9 |             42 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_inv                                                                                                                                                             |                                                                                                                                                                                                                                                                                            |               14 |             43 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/M_AXI_AREADY_I                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               10 |             43 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |               17 |             43 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/M_AXI_AREADY_I                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               12 |             43 |
|  processing_system7_0/FCLK_CLK0 | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AXI_SLV_IF_MODULE/_n0290_inv                                                                                                                                                                                                                    | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |               13 |             43 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_inv                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               12 |             43 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_addr_inst/M_AXI_AREADY_I                                                                                                                                                  |                                                                                                                                                                                                                                                                                            |               10 |             43 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/write_ctrl                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               11 |             44 |
|  processing_system7_0/FCLK_CLK0 | axi_spdif_tx_0/axi_spdif_tx_0/USER_LOGIC_I/write_ctrl1                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                            |               11 |             44 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_inv                                                                                                                                                                     |                                                                                                                                                                                                                                                                                            |               16 |             45 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_xfer_reg                                                                                                                                                                                      | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_sig_pop_xfer_reg_OR_378_o                                                                                                                                                            |                8 |             45 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/Bus2IIC_Reset                                                                                                                                                                                                                                                    |               18 |             47 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_xfer_reg                                                                                                                                                                                    | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_sig_pop_xfer_reg_OR_326_o                                                                                                                                                          |               10 |             48 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_SM/write_cmnd_cmb                                                                                                                                                                                                               | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               10 |             49 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/_n0062_inv                                                                                                                                                                                                               | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/prmry_resetn_dmasr_halt_OR_193_o                                                                                                                                                                                   |               14 |             49 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.sig_wr_fifo                                                                                                                                                                |                                                                                                                                                                                                                                                                                            |               13 |             49 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AREADY_I                                                                                                         | axi_interconnect_2/axi_interconnect_2/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |               13 |             52 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/_n0072_inv                                                                                                                                                                                                         | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               17 |             53 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                           | axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/fifo_wr_reset_USE_SINGLE_REG.sig_pop_regfifo_OR_176_o                                                                                                                                      |               15 |             53 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/write_cmnd_cmb                                                                                                                                                                                 | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               17 |             53 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I                                                                                                                 | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |               16 |             54 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_ahblite_bridge_0/axi_ahblite_bridge_0/AHB_MSTR_IF_MODULE/AHB_HRESETN_inv                                                                                                                                                                                                               |               27 |             54 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AREADY_I                                                                                                         | axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst/reset_rstpot                                                                                                                                                                              |               16 |             56 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                      | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_skid_reset                                                                                                                                                                                                                     |                9 |             57 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_iic_0/axi_iic_0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/Clr_inv                                                                                                                                                                                                                                |               24 |             57 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                  | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_skid_reset                                                                                                                                                                                                                     |               16 |             57 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ftch_shftenbl                                                                                                                                                                               |                                                                                                                                                                                                                                                                                            |                6 |             64 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/_n0193_inv                                                                                                                                                                                  | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               26 |             66 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                  |               24 |             66 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/store_in_wrap_buffer                                                                                                                                            | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |               21 |             66 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_READ.read_data_inst/store_in_wrap_buffer                                                                                                                                            | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |               14 |             66 |
|  processing_system7_0/FCLK_CLK1 | axi_interconnect_2/axi_interconnect_2/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                                                                      |                                                                                                                                                                                                                                                                                            |               11 |             67 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv                                                                      |                                                                                                                                                                                                                                                                                            |               15 |             67 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               25 |             67 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               23 |             67 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/load_s2                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               18 |             67 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               24 |             67 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s2                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               15 |             68 |
|  processing_system7_0/FCLK_CLK0 | axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                            |               22 |             68 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                             | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/arst_sig_mvalid_stop_reg_OR_385_o                                                                                                                                                                |               21 |             73 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                 | axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_cmd_stat_rst_int                                                                                                                                                                                             |               13 |             73 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               34 |             82 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                                    |               48 |             85 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_dma_0/axi_dma_0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                              |               27 |             86 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot                                                                                                                                                                                                          |               39 |            123 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               35 |            126 |
|  axi_clkgen_0/clk               | axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_enable_m2_hdmi_up_enable_m3_AND_134_o                                                                                                                                                                       |                                                                                                                                                                                                                                                                                            |               31 |            130 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/video_reg_update                                                                                                                                                                                                      | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               28 |            141 |
|  processing_system7_0/FCLK_CLK1 | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/prmtr_updt_complete_i                                                                                                                                                                      | axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/prmry_resetn_inv                                                                                                                                                                                                          |               36 |            141 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_MISS_TIME_DELAY.GEN_MM2S_ONLY.LITE_TO_MM2S_WRDELAY_CDC_I/scndry_resetn_inv                                                                                                                                                              |               31 |            144 |
|  processing_system7_0/FCLK_CLK0 | axi_dma_0/axi_dma_0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/ftch_shftenbl                                                                                                                                                                               | axi_dma_0/axi_dma_0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/m_axi_sg_aresetn_inv                                                                                                                                                                       |               40 |            157 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/ARESET                                                                                                                                                                                   |               81 |            229 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           | axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aresetn_inv                                                                                                                                                                                        |               60 |            246 |
|  processing_system7_0/FCLK_CLK1 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |               82 |            272 |
|  processing_system7_0/FCLK_CLK0 |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |              157 |            345 |
|  axi_clkgen_0/clk               |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                            |              275 |           1089 |
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


