static int F_1 ( T_1 * V_1 , const char * V_2 , int * V_3 ,\r\nT_2 * * V_4 )\r\n{\r\nint V_5 ;\r\nconst char * V_6 ;\r\nV_6 = V_2 ;\r\nwhile ( * V_6 )\r\n{\r\nV_5 = F_2 ( V_1 -> V_7 ) ;\r\nif ( V_5 == V_8 )\r\n{\r\n* V_3 = F_3 ( V_1 -> V_7 , V_4 ) ;\r\nif ( * V_3 != 0 && * V_3 != V_9 )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nif ( V_5 == * V_6 )\r\nV_6 ++ ;\r\nelse\r\n{\r\nif ( V_5 == V_2 [ 0 ] )\r\nV_6 = & V_2 [ 1 ] ;\r\nelse\r\nV_6 = V_2 ;\r\n}\r\n}\r\nreturn ( * V_6 == '\0' ? 1 : 0 ) ;\r\n}\r\nstatic int F_4 ( T_1 * V_1 , char * V_10 , int V_11 ,\r\nconst char * V_12 , int * V_3 ,\r\nT_2 * * V_4 )\r\n{\r\nint V_5 ;\r\nchar * V_6 ;\r\nint V_13 ;\r\nfor ( V_6 = V_10 , V_13 = 0 ; V_13 < V_11 ; V_13 ++ , V_6 ++ )\r\n{\r\nV_5 = F_2 ( V_1 -> V_7 ) ;\r\nif ( V_5 == V_8 )\r\n{\r\n* V_3 = F_3 ( V_1 -> V_7 , V_4 ) ;\r\nif ( * V_3 != 0 && * V_3 != V_9 )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nif ( strchr ( V_12 , V_5 ) != NULL )\r\n{\r\n* V_6 = '\0' ;\r\nbreak;\r\n}\r\nelse\r\n* V_6 = V_5 ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic int F_5 ( T_1 * V_1 , T_3 * V_14 , int * V_3 ,\r\nT_2 * * V_4 )\r\n{\r\nint V_15 ;\r\nchar V_16 [ 12 ] ;\r\nunsigned long V_17 ;\r\nchar * V_18 ;\r\nV_15 = F_4 ( V_1 , V_16 , sizeof ( V_16 ) - 1 , L_1 ,\r\nV_3 , V_4 ) ;\r\nif ( V_15 == 0 || V_15 == - 1 ) {\r\nreturn V_15 ;\r\n}\r\nV_17 = strtoul ( V_16 , & V_18 , 10 ) ;\r\nif ( V_18 == V_16 || V_17 > V_19 )\r\nreturn 0 ;\r\n* V_14 = ( T_3 ) V_17 ;\r\nreturn 1 ;\r\n}\r\nT_4 F_6 ( T_1 * V_1 , int * V_3 , T_2 * * V_4 )\r\n{\r\nT_5 V_20 ;\r\nint V_15 ;\r\nT_3 V_21 = 0 ;\r\nT_3 V_22 ;\r\nT_3 V_23 = 0 ;\r\nint V_24 ;\r\nstatic const int V_25 [] = {\r\nV_26 ,\r\nV_27 ,\r\nV_27 ,\r\nV_27\r\n} ;\r\n#define F_7 (sizeof peektagged_encap / sizeof peektagged_encap[0])\r\nT_6 * V_28 ;\r\nif ( ! F_8 ( V_1 -> V_7 , & V_20 , ( int ) sizeof( V_20 ) , V_3 , V_4 ) ) {\r\nif ( * V_3 != V_9 )\r\nreturn V_29 ;\r\nreturn V_30 ;\r\n}\r\nif ( memcmp ( V_20 . V_31 , L_2 , sizeof( V_20 . V_31 ) ) != 0 )\r\nreturn V_30 ;\r\nV_15 = F_1 ( V_1 , L_3 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\nreturn V_30 ;\r\n}\r\nV_15 = F_5 ( V_1 , & V_21 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\nreturn V_30 ;\r\n}\r\nif ( V_21 != 9 ) {\r\n* V_3 = V_32 ;\r\n* V_4 = F_9 ( L_4 ,\r\nV_21 ) ;\r\nreturn V_29 ;\r\n}\r\nV_15 = F_1 ( V_1 , L_5 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_6 ) ;\r\nreturn V_29 ;\r\n}\r\nV_15 = F_5 ( V_1 , & V_22 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_7 ) ;\r\nreturn V_29 ;\r\n}\r\nV_15 = F_1 ( V_1 , L_8 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_9 ) ;\r\nreturn V_29 ;\r\n}\r\nV_15 = F_5 ( V_1 , & V_23 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_10 ) ;\r\nreturn V_29 ;\r\n}\r\nif ( V_23 >= F_7\r\n|| V_25 [ V_23 ] == V_34 ) {\r\n* V_3 = V_32 ;\r\n* V_4 = F_9 ( L_11 ,\r\nV_23 ) ;\r\nreturn V_29 ;\r\n}\r\nV_15 = F_1 ( V_1 , L_12 , V_3 , V_4 ) ;\r\nif ( V_15 == - 1 )\r\nreturn V_29 ;\r\nif ( V_15 == 0 ) {\r\n* V_3 = V_9 ;\r\nreturn V_29 ;\r\n}\r\nif ( F_11 ( V_1 -> V_7 , 8L , V_35 , V_3 ) == - 1 )\r\nreturn V_30 ;\r\nV_24 = V_25 [ V_23 ] ;\r\nV_1 -> V_36 = V_37 ;\r\nV_1 -> V_24 = V_24 ;\r\nV_1 -> V_38 = V_39 ;\r\nV_1 -> V_40 = V_41 ;\r\nV_1 -> V_42 = V_43 ;\r\nV_28 = ( T_6 * ) F_12 ( sizeof( T_6 ) ) ;\r\nV_1 -> V_44 = ( void * ) V_28 ;\r\nswitch ( V_23 ) {\r\ncase V_45 :\r\ncase V_46 :\r\ncase V_47 :\r\nV_28 -> V_48 = FALSE ;\r\nbreak;\r\ncase V_49 :\r\nV_28 -> V_48 = TRUE ;\r\nbreak;\r\n}\r\nV_1 -> V_50 = 0 ;\r\nreturn V_51 ;\r\n}\r\nstatic int\r\nF_13 ( T_1 * V_1 , T_7 V_7 , struct V_52 * V_53 ,\r\nT_8 * V_54 , int * V_3 , T_2 * * V_4 )\r\n{\r\nT_6 * V_28 = ( T_6 * ) V_1 -> V_44 ;\r\nT_9 V_55 = FALSE ;\r\nT_10 V_56 [ 6 ] ;\r\nT_11 V_57 ;\r\nT_9 V_58 = FALSE ;\r\nT_3 V_59 = 0 ;\r\nT_3 V_60 = 0 ;\r\nT_9 V_61 = FALSE ;\r\nT_9 V_62 = FALSE ;\r\nT_12 V_63 ;\r\nT_3 V_64 = 0 ;\r\nT_9 V_65 = FALSE ;\r\nT_3 V_66 = 0 ;\r\nT_13 V_67 ;\r\nT_14 V_68 ;\r\nstruct V_69 V_70 ;\r\nT_14 V_13 ;\r\nint V_71 = 0 ;\r\nT_15 V_72 ;\r\nV_63 . V_73 = 0 ;\r\nV_63 . V_74 = 0 ;\r\nmemset ( & V_70 , 0 , sizeof V_70 ) ;\r\nV_70 . V_75 = - 1 ;\r\nV_70 . V_76 = FALSE ;\r\nV_70 . V_77 = FALSE ;\r\nV_70 . V_78 = V_79 ;\r\ndo {\r\nif ( ! F_14 ( V_7 , V_56 , sizeof V_56 , V_3 , V_4 ) ) {\r\nif ( * V_3 == 0 ) {\r\nif ( V_55 )\r\n* V_3 = V_9 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nV_55 = TRUE ;\r\nV_57 = F_15 ( & V_56 [ 0 ] ) ;\r\nswitch ( V_57 ) {\r\ncase V_80 :\r\nif ( V_58 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_13 ) ;\r\nreturn - 1 ;\r\n}\r\nV_59 = F_16 ( & V_56 [ 2 ] ) ;\r\nV_58 = TRUE ;\r\nbreak;\r\ncase V_81 :\r\nif ( V_61 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_14 ) ;\r\nreturn - 1 ;\r\n}\r\nV_63 . V_74 = F_16 ( & V_56 [ 2 ] ) ;\r\nV_61 = TRUE ;\r\nbreak;\r\ncase V_82 :\r\nif ( V_62 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_15 ) ;\r\nreturn - 1 ;\r\n}\r\nV_63 . V_73 = F_16 ( & V_56 [ 2 ] ) ;\r\nV_62 = TRUE ;\r\nbreak;\r\ncase V_83 :\r\nbreak;\r\ncase V_84 :\r\nV_70 . V_85 = TRUE ;\r\nV_70 . V_67 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ncase V_86 :\r\nV_66 = F_16 ( & V_56 [ 2 ] ) ;\r\nV_65 = TRUE ;\r\nbreak;\r\ncase V_87 :\r\nV_70 . V_88 = TRUE ;\r\nV_70 . V_89 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ncase V_90 :\r\nV_70 . V_91 = TRUE ;\r\nV_70 . V_92 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ncase V_93 :\r\nV_70 . V_94 = TRUE ;\r\nV_70 . V_95 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ncase V_96 :\r\nV_70 . V_97 = TRUE ;\r\nV_70 . V_98 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ncase V_99 :\r\nbreak;\r\ncase V_100 :\r\nV_70 . V_101 = TRUE ;\r\nV_70 . V_68 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ncase V_102 :\r\nbreak;\r\ncase V_103 :\r\nbreak;\r\ncase V_104 :\r\nbreak;\r\ncase V_105 :\r\nbreak;\r\ncase V_106 :\r\nbreak;\r\ncase V_107 :\r\nbreak;\r\ncase V_108 :\r\nbreak;\r\ncase V_109 :\r\nV_64 = F_16 ( & V_56 [ 2 ] ) ;\r\nif ( V_64 & V_110 ) {\r\nV_70 . V_78 = V_111 ;\r\nfor ( V_13 = 0 ; V_13 < 4 ; V_13 ++ )\r\nV_70 . V_112 . V_113 . V_114 [ V_13 ] = 0 ;\r\nswitch ( V_64 & V_115 ) {\r\ncase V_116 :\r\nV_70 . V_112 . V_113 . V_117 = TRUE ;\r\nV_70 . V_112 . V_113 . V_118 = 1 ;\r\nbreak;\r\ncase V_119 :\r\nV_70 . V_112 . V_113 . V_117 = TRUE ;\r\nV_70 . V_112 . V_113 . V_118 = 0 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n} else {\r\nV_70 . V_78 = V_120 ;\r\nswitch ( V_64 & V_121 ) {\r\ncase 0 :\r\nV_70 . V_112 . V_122 . V_123 = TRUE ;\r\nV_70 . V_112 . V_122 . V_124 = V_125 ;\r\nbreak;\r\ncase V_126 :\r\nV_70 . V_112 . V_122 . V_123 = TRUE ;\r\nV_70 . V_112 . V_122 . V_124 = V_127 ;\r\nbreak;\r\ncase V_128 :\r\nV_70 . V_112 . V_122 . V_123 = TRUE ;\r\nV_70 . V_112 . V_122 . V_124 = V_129 ;\r\nbreak;\r\ncase V_130 :\r\nV_70 . V_112 . V_122 . V_123 = TRUE ;\r\nV_70 . V_112 . V_122 . V_124 = V_131 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nswitch ( V_64 & V_115 ) {\r\ncase V_116 :\r\nV_70 . V_112 . V_122 . V_117 = TRUE ;\r\nV_70 . V_112 . V_122 . V_118 = 1 ;\r\nbreak;\r\ncase V_119 :\r\nV_70 . V_112 . V_122 . V_117 = TRUE ;\r\nV_70 . V_112 . V_122 . V_118 = 0 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nbreak;\r\ncase V_132 :\r\nV_60 = F_16 ( & V_56 [ 2 ] ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n} while ( V_57 != V_132 );\r\nif ( ! V_58 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_16 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( ! V_61 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_17 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( ! V_62 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_18 ) ;\r\nreturn - 1 ;\r\n}\r\nif ( V_60 == 0 )\r\nV_60 = V_59 ;\r\nif ( V_60 > V_133 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_9 ( L_19 ,\r\nV_60 , V_133 ) ;\r\nreturn - 1 ;\r\n}\r\nV_53 -> V_134 = V_135 ;\r\nV_53 -> V_136 = V_137 | V_138 ;\r\nV_53 -> V_139 = V_59 ;\r\nV_53 -> V_140 = V_60 ;\r\nV_72 = ( ( ( T_15 ) V_63 . V_73 ) << 32 ) + V_63 . V_74 ;\r\nif ( ! F_17 ( & V_53 -> V_141 , V_72 ) ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_10 ( L_20 ) ;\r\nreturn - 1 ;\r\n}\r\nswitch ( V_1 -> V_24 ) {\r\ncase V_27 :\r\nif ( V_65 ) {\r\nif ( V_64 & V_142 ) {\r\nif ( ! ( V_64 & V_110 ) ) {\r\nV_70 . V_112 . V_122 . V_143 = TRUE ;\r\nV_70 . V_112 . V_122 . V_144 = V_66 ;\r\n}\r\n} else {\r\nV_70 . V_145 = TRUE ;\r\nV_70 . V_146 = V_66 ;\r\n}\r\n}\r\nif ( V_70 . V_101 && ! V_70 . V_85 ) {\r\nV_67 = F_18 ( V_70 . V_68 ) ;\r\nif ( V_67 != - 1 ) {\r\nV_70 . V_85 = TRUE ;\r\nV_70 . V_67 = V_67 ;\r\n}\r\n} else if ( V_70 . V_85 && ! V_70 . V_101 ) {\r\nswitch ( V_70 . V_78 ) {\r\ncase V_147 :\r\ncase V_148 :\r\ncase V_149 :\r\nV_68 = F_19 ( V_70 . V_67 , TRUE ) ;\r\nbreak;\r\ncase V_150 :\r\nV_68 = F_19 ( V_70 . V_67 , FALSE ) ;\r\nbreak;\r\ndefault:\r\nV_68 = 0 ;\r\nbreak;\r\n}\r\nif ( V_68 != 0 ) {\r\nV_70 . V_101 = TRUE ;\r\nV_70 . V_68 = V_68 ;\r\n}\r\n}\r\nV_53 -> V_151 . V_70 = V_70 ;\r\nif ( V_28 -> V_48 )\r\nV_53 -> V_151 . V_70 . V_75 = 4 ;\r\nelse {\r\nif ( V_53 -> V_139 < 4 || V_53 -> V_140 < 4 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_9 ( L_21 ) ;\r\nreturn FALSE ;\r\n}\r\nV_53 -> V_151 . V_70 . V_75 = 0 ;\r\nV_53 -> V_139 -= 4 ;\r\nV_53 -> V_140 -= 4 ;\r\nV_71 = 4 ;\r\n}\r\nV_53 -> V_151 . V_70 . V_76 = FALSE ;\r\nV_53 -> V_151 . V_70 . V_77 = FALSE ;\r\nbreak;\r\ncase V_26 :\r\nif ( V_53 -> V_139 < 4 || V_53 -> V_140 < 4 ) {\r\n* V_3 = V_33 ;\r\n* V_4 = F_9 ( L_22 ) ;\r\nreturn FALSE ;\r\n}\r\nV_53 -> V_151 . V_152 . V_75 = 0 ;\r\nV_53 -> V_139 -= 4 ;\r\nV_53 -> V_140 -= 4 ;\r\nV_71 = 4 ;\r\nbreak;\r\n}\r\nif ( ! F_20 ( V_7 , V_54 , V_53 -> V_140 , V_3 , V_4 ) )\r\nreturn - 1 ;\r\nreturn V_71 ;\r\n}\r\nstatic T_9 V_39 ( T_1 * V_1 , int * V_3 , T_2 * * V_4 ,\r\nT_16 * V_153 )\r\n{\r\nint V_71 ;\r\n* V_153 = F_21 ( V_1 -> V_7 ) ;\r\nV_71 = F_13 ( V_1 , V_1 -> V_7 , & V_1 -> V_53 ,\r\nV_1 -> V_154 , V_3 , V_4 ) ;\r\nif ( V_71 == - 1 )\r\nreturn FALSE ;\r\nif ( V_71 != 0 ) {\r\nif ( ! F_22 ( V_1 -> V_7 , V_71 , V_3 ) )\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic T_9\r\nV_41 ( T_1 * V_1 , T_16 V_155 ,\r\nstruct V_52 * V_53 , T_8 * V_54 , int * V_3 , T_2 * * V_4 )\r\n{\r\nif ( F_11 ( V_1 -> V_156 , V_155 , V_157 , V_3 ) == - 1 )\r\nreturn FALSE ;\r\nif ( F_13 ( V_1 , V_1 -> V_156 , V_53 , V_54 , V_3 , V_4 ) == - 1 ) {\r\nif ( * V_3 == 0 )\r\n* V_3 = V_9 ;\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}
