// Seed: 2436501892
module module_0;
  assign id_1 = 1;
  assign module_2.type_18 = 0;
endmodule
module module_1;
  id_1(
      .id_0(1'b0), .id_1(1'b0 ^ 1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_2;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wor id_8,
    output wand id_9,
    input supply1 id_10,
    output tri0 id_11,
    output uwire id_12,
    output wand id_13,
    output supply0 id_14,
    input tri id_15,
    input wor id_16,
    output supply1 id_17,
    output supply0 id_18,
    input wand id_19,
    input tri0 id_20,
    input tri1 id_21,
    input wire id_22,
    input supply1 id_23,
    input supply1 id_24,
    output wor id_25,
    input tri id_26,
    input uwire id_27,
    output wand id_28
    , id_35,
    output tri id_29,
    input supply0 id_30,
    output tri1 id_31,
    input uwire id_32,
    input tri1 id_33
);
  reg id_36, id_37;
  always @(id_35 > 1'b0) id_36 <= 1;
  wire id_38;
  wire id_39;
  module_0 modCall_1 ();
  wire id_40;
  nand primCall (
      id_11,
      id_15,
      id_16,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_26,
      id_27,
      id_3,
      id_30,
      id_32,
      id_33,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_5,
      id_6,
      id_7,
      id_8
  );
endmodule
