
ModbusTelnet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f38  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08005048  08005048  00015048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005338  08005338  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08005338  08005338  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005338  08005338  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005338  08005338  00015338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800533c  0800533c  0001533c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08005340  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015cc  200000a8  080053e8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001674  080053e8  00021674  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aa1b  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002821  00000000  00000000  0002ab2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b40  00000000  00000000  0002d350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000878  00000000  00000000  0002de90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018b86  00000000  00000000  0002e708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc31  00000000  00000000  0004728e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b143  00000000  00000000  00054ebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e0c  00000000  00000000  000e0004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e2e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a8 	.word	0x200000a8
 800012c:	00000000 	.word	0x00000000
 8000130:	08005030 	.word	0x08005030

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000ac 	.word	0x200000ac
 800014c:	08005030 	.word	0x08005030

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <vApplicationGetIdleTaskMemory>:
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	607a      	str	r2, [r7, #4]
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	4a06      	ldr	r2, [pc, #24]	; (8000188 <vApplicationGetIdleTaskMemory+0x28>)
 8000170:	601a      	str	r2, [r3, #0]
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	4a05      	ldr	r2, [pc, #20]	; (800018c <vApplicationGetIdleTaskMemory+0x2c>)
 8000176:	601a      	str	r2, [r3, #0]
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2280      	movs	r2, #128	; 0x80
 800017c:	601a      	str	r2, [r3, #0]
 800017e:	bf00      	nop
 8000180:	3714      	adds	r7, #20
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	200000c4 	.word	0x200000c4
 800018c:	20000164 	.word	0x20000164

08000190 <Task1Function>:
};
netmode_type gNetMode = {
		NM_FORCEARP | NM_WAKEONLAN | NM_PPPOE | 128
};
//TaskHandle_t TaskHandle1;  // Handle for TaskFunction
void Task1Function(void *pvParameters) {
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
    for (;;) {
        // Task code here
    	startTelnet();
 8000198:	f000 fae2 	bl	8000760 <startTelnet>
        vTaskDelay(pdMS_TO_TICKS(10));  // Delay for 1000 milliseconds
 800019c:	200a      	movs	r0, #10
 800019e:	f003 ff1d 	bl	8003fdc <vTaskDelay>
    	startTelnet();
 80001a2:	e7f9      	b.n	8000198 <Task1Function+0x8>

080001a4 <Task2Function>:
    }
}
void Task2Function(void *pvParameters) {
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b082      	sub	sp, #8
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	6078      	str	r0, [r7, #4]
    for (;;) {
        // Task 2 code here
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)==1) {
 80001ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001b0:	4815      	ldr	r0, [pc, #84]	; (8000208 <Task2Function+0x64>)
 80001b2:	f002 fb07 	bl	80027c4 <HAL_GPIO_ReadPin>
 80001b6:	4603      	mov	r3, r0
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	d112      	bne.n	80001e2 <Task2Function+0x3e>
            // Set network address and network mode to default only if not already configured
        	resetW5500();
 80001bc:	f000 ff52 	bl	8001064 <resetW5500>
        	W5500Init();
 80001c0:	f000 ff6c 	bl	800109c <W5500Init>
            ctlnetwork(CN_SET_NETINFO, (void*) &gNetInfoDefault);
 80001c4:	4911      	ldr	r1, [pc, #68]	; (800020c <Task2Function+0x68>)
 80001c6:	2000      	movs	r0, #0
 80001c8:	f001 f958 	bl	800147c <ctlnetwork>
            ctlnetwork(CN_SET_NETMODE, (void*) &gNetMode);
 80001cc:	4910      	ldr	r1, [pc, #64]	; (8000210 <Task2Function+0x6c>)
 80001ce:	2002      	movs	r0, #2
 80001d0:	f001 f954 	bl	800147c <ctlnetwork>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001d4:	2200      	movs	r2, #0
 80001d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001da:	480e      	ldr	r0, [pc, #56]	; (8000214 <Task2Function+0x70>)
 80001dc:	f002 fb09 	bl	80027f2 <HAL_GPIO_WritePin>
 80001e0:	e00d      	b.n	80001fe <Task2Function+0x5a>
        } else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET) {
 80001e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001e6:	4808      	ldr	r0, [pc, #32]	; (8000208 <Task2Function+0x64>)
 80001e8:	f002 faec 	bl	80027c4 <HAL_GPIO_ReadPin>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d105      	bne.n	80001fe <Task2Function+0x5a>
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80001f2:	2201      	movs	r2, #1
 80001f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001f8:	4806      	ldr	r0, [pc, #24]	; (8000214 <Task2Function+0x70>)
 80001fa:	f002 fafa 	bl	80027f2 <HAL_GPIO_WritePin>
        }

        vTaskDelay(pdMS_TO_TICKS(1000));  // Delay for 3000 milliseconds
 80001fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000202:	f003 feeb 	bl	8003fdc <vTaskDelay>
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)==1) {
 8000206:	e7d1      	b.n	80001ac <Task2Function+0x8>
 8000208:	40010c00 	.word	0x40010c00
 800020c:	20000000 	.word	0x20000000
 8000210:	20000017 	.word	0x20000017
 8000214:	40011000 	.word	0x40011000

08000218 <main>:
    }
}
int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af02      	add	r7, sp, #8

  HAL_Init();
 800021e:	f001 ffe3 	bl	80021e8 <HAL_Init>

  SystemClock_Config();
 8000222:	f000 f831 	bl	8000288 <SystemClock_Config>

  MX_GPIO_Init();
 8000226:	f000 f8ab 	bl	8000380 <MX_GPIO_Init>
  MX_SPI1_Init();
 800022a:	f000 f873 	bl	8000314 <MX_SPI1_Init>

  /* Start scheduler */
  W5500Init();
 800022e:	f000 ff35 	bl	800109c <W5500Init>
	ctlnetwork(CN_SET_NETINFO, (void*) &gNetInfoDefault);
 8000232:	490f      	ldr	r1, [pc, #60]	; (8000270 <main+0x58>)
 8000234:	2000      	movs	r0, #0
 8000236:	f001 f921 	bl	800147c <ctlnetwork>
	ctlnetwork(CN_SET_NETMODE, (void*) &gNetMode);
 800023a:	490e      	ldr	r1, [pc, #56]	; (8000274 <main+0x5c>)
 800023c:	2002      	movs	r0, #2
 800023e:	f001 f91d 	bl	800147c <ctlnetwork>

  // Create tasks
    xTaskCreate(Task1Function, "Task1", configMINIMAL_STACK_SIZE, NULL, 1, NULL);
 8000242:	2300      	movs	r3, #0
 8000244:	9301      	str	r3, [sp, #4]
 8000246:	2301      	movs	r3, #1
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	2300      	movs	r3, #0
 800024c:	2280      	movs	r2, #128	; 0x80
 800024e:	490a      	ldr	r1, [pc, #40]	; (8000278 <main+0x60>)
 8000250:	480a      	ldr	r0, [pc, #40]	; (800027c <main+0x64>)
 8000252:	f003 fd7e 	bl	8003d52 <xTaskCreate>
    xTaskCreate(Task2Function, "Task2", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8000256:	2300      	movs	r3, #0
 8000258:	9301      	str	r3, [sp, #4]
 800025a:	2302      	movs	r3, #2
 800025c:	9300      	str	r3, [sp, #0]
 800025e:	2300      	movs	r3, #0
 8000260:	2280      	movs	r2, #128	; 0x80
 8000262:	4907      	ldr	r1, [pc, #28]	; (8000280 <main+0x68>)
 8000264:	4807      	ldr	r0, [pc, #28]	; (8000284 <main+0x6c>)
 8000266:	f003 fd74 	bl	8003d52 <xTaskCreate>

  vTaskStartScheduler();
 800026a:	f003 feeb 	bl	8004044 <vTaskStartScheduler>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800026e:	e7fe      	b.n	800026e <main+0x56>
 8000270:	20000000 	.word	0x20000000
 8000274:	20000017 	.word	0x20000017
 8000278:	08005048 	.word	0x08005048
 800027c:	08000191 	.word	0x08000191
 8000280:	08005050 	.word	0x08005050
 8000284:	080001a5 	.word	0x080001a5

08000288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b090      	sub	sp, #64	; 0x40
 800028c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028e:	f107 0318 	add.w	r3, r7, #24
 8000292:	2228      	movs	r2, #40	; 0x28
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f004 fdf2 	bl	8004e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
 80002a2:	605a      	str	r2, [r3, #4]
 80002a4:	609a      	str	r2, [r3, #8]
 80002a6:	60da      	str	r2, [r3, #12]
 80002a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002aa:	2301      	movs	r3, #1
 80002ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002b4:	2300      	movs	r3, #0
 80002b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b8:	2301      	movs	r3, #1
 80002ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002bc:	2302      	movs	r3, #2
 80002be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 80002c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80002ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002cc:	f107 0318 	add.w	r3, r7, #24
 80002d0:	4618      	mov	r0, r3
 80002d2:	f002 faa7 	bl	8002824 <HAL_RCC_OscConfig>
 80002d6:	4603      	mov	r3, r0
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d001      	beq.n	80002e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002dc:	f000 f8e0 	bl	80004a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e0:	230f      	movs	r3, #15
 80002e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002e4:	2302      	movs	r3, #2
 80002e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e8:	2300      	movs	r3, #0
 80002ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ec:	2300      	movs	r3, #0
 80002ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f0:	2300      	movs	r3, #0
 80002f2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2100      	movs	r1, #0
 80002f8:	4618      	mov	r0, r3
 80002fa:	f002 fd15 	bl	8002d28 <HAL_RCC_ClockConfig>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000304:	f000 f8cc 	bl	80004a0 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000308:	f002 fdf8 	bl	8002efc <HAL_RCC_EnableCSS>
}
 800030c:	bf00      	nop
 800030e:	3740      	adds	r7, #64	; 0x40
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}

08000314 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000318:	4b17      	ldr	r3, [pc, #92]	; (8000378 <MX_SPI1_Init+0x64>)
 800031a:	4a18      	ldr	r2, [pc, #96]	; (800037c <MX_SPI1_Init+0x68>)
 800031c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800031e:	4b16      	ldr	r3, [pc, #88]	; (8000378 <MX_SPI1_Init+0x64>)
 8000320:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000324:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000326:	4b14      	ldr	r3, [pc, #80]	; (8000378 <MX_SPI1_Init+0x64>)
 8000328:	2200      	movs	r2, #0
 800032a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800032c:	4b12      	ldr	r3, [pc, #72]	; (8000378 <MX_SPI1_Init+0x64>)
 800032e:	2200      	movs	r2, #0
 8000330:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000332:	4b11      	ldr	r3, [pc, #68]	; (8000378 <MX_SPI1_Init+0x64>)
 8000334:	2202      	movs	r2, #2
 8000336:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000338:	4b0f      	ldr	r3, [pc, #60]	; (8000378 <MX_SPI1_Init+0x64>)
 800033a:	2201      	movs	r2, #1
 800033c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800033e:	4b0e      	ldr	r3, [pc, #56]	; (8000378 <MX_SPI1_Init+0x64>)
 8000340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000344:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000346:	4b0c      	ldr	r3, [pc, #48]	; (8000378 <MX_SPI1_Init+0x64>)
 8000348:	2220      	movs	r2, #32
 800034a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800034c:	4b0a      	ldr	r3, [pc, #40]	; (8000378 <MX_SPI1_Init+0x64>)
 800034e:	2200      	movs	r2, #0
 8000350:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000352:	4b09      	ldr	r3, [pc, #36]	; (8000378 <MX_SPI1_Init+0x64>)
 8000354:	2200      	movs	r2, #0
 8000356:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000358:	4b07      	ldr	r3, [pc, #28]	; (8000378 <MX_SPI1_Init+0x64>)
 800035a:	2200      	movs	r2, #0
 800035c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800035e:	4b06      	ldr	r3, [pc, #24]	; (8000378 <MX_SPI1_Init+0x64>)
 8000360:	220a      	movs	r2, #10
 8000362:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000364:	4804      	ldr	r0, [pc, #16]	; (8000378 <MX_SPI1_Init+0x64>)
 8000366:	f002 fe61 	bl	800302c <HAL_SPI_Init>
 800036a:	4603      	mov	r3, r0
 800036c:	2b00      	cmp	r3, #0
 800036e:	d001      	beq.n	8000374 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000370:	f000 f896 	bl	80004a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000374:	bf00      	nop
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20000364 	.word	0x20000364
 800037c:	40013000 	.word	0x40013000

08000380 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b088      	sub	sp, #32
 8000384:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000386:	f107 0310 	add.w	r3, r7, #16
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000394:	4b3e      	ldr	r3, [pc, #248]	; (8000490 <MX_GPIO_Init+0x110>)
 8000396:	699b      	ldr	r3, [r3, #24]
 8000398:	4a3d      	ldr	r2, [pc, #244]	; (8000490 <MX_GPIO_Init+0x110>)
 800039a:	f043 0310 	orr.w	r3, r3, #16
 800039e:	6193      	str	r3, [r2, #24]
 80003a0:	4b3b      	ldr	r3, [pc, #236]	; (8000490 <MX_GPIO_Init+0x110>)
 80003a2:	699b      	ldr	r3, [r3, #24]
 80003a4:	f003 0310 	and.w	r3, r3, #16
 80003a8:	60fb      	str	r3, [r7, #12]
 80003aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003ac:	4b38      	ldr	r3, [pc, #224]	; (8000490 <MX_GPIO_Init+0x110>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a37      	ldr	r2, [pc, #220]	; (8000490 <MX_GPIO_Init+0x110>)
 80003b2:	f043 0320 	orr.w	r3, r3, #32
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b35      	ldr	r3, [pc, #212]	; (8000490 <MX_GPIO_Init+0x110>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f003 0320 	and.w	r3, r3, #32
 80003c0:	60bb      	str	r3, [r7, #8]
 80003c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c4:	4b32      	ldr	r3, [pc, #200]	; (8000490 <MX_GPIO_Init+0x110>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	4a31      	ldr	r2, [pc, #196]	; (8000490 <MX_GPIO_Init+0x110>)
 80003ca:	f043 0304 	orr.w	r3, r3, #4
 80003ce:	6193      	str	r3, [r2, #24]
 80003d0:	4b2f      	ldr	r3, [pc, #188]	; (8000490 <MX_GPIO_Init+0x110>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	f003 0304 	and.w	r3, r3, #4
 80003d8:	607b      	str	r3, [r7, #4]
 80003da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003dc:	4b2c      	ldr	r3, [pc, #176]	; (8000490 <MX_GPIO_Init+0x110>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	4a2b      	ldr	r2, [pc, #172]	; (8000490 <MX_GPIO_Init+0x110>)
 80003e2:	f043 0308 	orr.w	r3, r3, #8
 80003e6:	6193      	str	r3, [r2, #24]
 80003e8:	4b29      	ldr	r3, [pc, #164]	; (8000490 <MX_GPIO_Init+0x110>)
 80003ea:	699b      	ldr	r3, [r3, #24]
 80003ec:	f003 0308 	and.w	r3, r3, #8
 80003f0:	603b      	str	r3, [r7, #0]
 80003f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80003f4:	2201      	movs	r2, #1
 80003f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003fa:	4826      	ldr	r0, [pc, #152]	; (8000494 <MX_GPIO_Init+0x114>)
 80003fc:	f002 f9f9 	bl	80027f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8000400:	2201      	movs	r2, #1
 8000402:	2103      	movs	r1, #3
 8000404:	4824      	ldr	r0, [pc, #144]	; (8000498 <MX_GPIO_Init+0x118>)
 8000406:	f002 f9f4 	bl	80027f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000410:	4822      	ldr	r0, [pc, #136]	; (800049c <MX_GPIO_Init+0x11c>)
 8000412:	f002 f9ee 	bl	80027f2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000416:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800041a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800041c:	2301      	movs	r3, #1
 800041e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000420:	2300      	movs	r3, #0
 8000422:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000424:	2302      	movs	r3, #2
 8000426:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000428:	f107 0310 	add.w	r3, r7, #16
 800042c:	4619      	mov	r1, r3
 800042e:	4819      	ldr	r0, [pc, #100]	; (8000494 <MX_GPIO_Init+0x114>)
 8000430:	f002 f844 	bl	80024bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000434:	2303      	movs	r3, #3
 8000436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000438:	2301      	movs	r3, #1
 800043a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043c:	2300      	movs	r3, #0
 800043e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000440:	2302      	movs	r3, #2
 8000442:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000444:	f107 0310 	add.w	r3, r7, #16
 8000448:	4619      	mov	r1, r3
 800044a:	4813      	ldr	r0, [pc, #76]	; (8000498 <MX_GPIO_Init+0x118>)
 800044c:	f002 f836 	bl	80024bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000450:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	2301      	movs	r3, #1
 8000458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045a:	2300      	movs	r3, #0
 800045c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045e:	2302      	movs	r3, #2
 8000460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000462:	f107 0310 	add.w	r3, r7, #16
 8000466:	4619      	mov	r1, r3
 8000468:	480c      	ldr	r0, [pc, #48]	; (800049c <MX_GPIO_Init+0x11c>)
 800046a:	f002 f827 	bl	80024bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800046e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000472:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000474:	2300      	movs	r3, #0
 8000476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000478:	2300      	movs	r3, #0
 800047a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800047c:	f107 0310 	add.w	r3, r7, #16
 8000480:	4619      	mov	r1, r3
 8000482:	4806      	ldr	r0, [pc, #24]	; (800049c <MX_GPIO_Init+0x11c>)
 8000484:	f002 f81a 	bl	80024bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000488:	bf00      	nop
 800048a:	3720      	adds	r7, #32
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}
 8000490:	40021000 	.word	0x40021000
 8000494:	40011000 	.word	0x40011000
 8000498:	40010800 	.word	0x40010800
 800049c:	40010c00 	.word	0x40010c00

080004a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a0:	b480      	push	{r7}
 80004a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a4:	b672      	cpsid	i
}
 80004a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a8:	e7fe      	b.n	80004a8 <Error_Handler+0x8>
	...

080004ac <HAL_MspInit>:
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b084      	sub	sp, #16
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	4b18      	ldr	r3, [pc, #96]	; (8000514 <HAL_MspInit+0x68>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	4a17      	ldr	r2, [pc, #92]	; (8000514 <HAL_MspInit+0x68>)
 80004b8:	f043 0301 	orr.w	r3, r3, #1
 80004bc:	6193      	str	r3, [r2, #24]
 80004be:	4b15      	ldr	r3, [pc, #84]	; (8000514 <HAL_MspInit+0x68>)
 80004c0:	699b      	ldr	r3, [r3, #24]
 80004c2:	f003 0301 	and.w	r3, r3, #1
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	68bb      	ldr	r3, [r7, #8]
 80004ca:	4b12      	ldr	r3, [pc, #72]	; (8000514 <HAL_MspInit+0x68>)
 80004cc:	69db      	ldr	r3, [r3, #28]
 80004ce:	4a11      	ldr	r2, [pc, #68]	; (8000514 <HAL_MspInit+0x68>)
 80004d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d4:	61d3      	str	r3, [r2, #28]
 80004d6:	4b0f      	ldr	r3, [pc, #60]	; (8000514 <HAL_MspInit+0x68>)
 80004d8:	69db      	ldr	r3, [r3, #28]
 80004da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	2200      	movs	r2, #0
 80004e4:	210f      	movs	r1, #15
 80004e6:	f06f 0001 	mvn.w	r0, #1
 80004ea:	f001 ffbe 	bl	800246a <HAL_NVIC_SetPriority>
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <HAL_MspInit+0x6c>)
 80004f0:	685b      	ldr	r3, [r3, #4]
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	4a04      	ldr	r2, [pc, #16]	; (8000518 <HAL_MspInit+0x6c>)
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	6053      	str	r3, [r2, #4]
 800050a:	bf00      	nop
 800050c:	3710      	adds	r7, #16
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40021000 	.word	0x40021000
 8000518:	40010000 	.word	0x40010000

0800051c <HAL_SPI_MspInit>:
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a1b      	ldr	r2, [pc, #108]	; (80005a4 <HAL_SPI_MspInit+0x88>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d12f      	bne.n	800059c <HAL_SPI_MspInit+0x80>
 800053c:	4b1a      	ldr	r3, [pc, #104]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a19      	ldr	r2, [pc, #100]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000542:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b17      	ldr	r3, [pc, #92]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	4b14      	ldr	r3, [pc, #80]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	4a13      	ldr	r2, [pc, #76]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 800055a:	f043 0304 	orr.w	r3, r3, #4
 800055e:	6193      	str	r3, [r2, #24]
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <HAL_SPI_MspInit+0x8c>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f003 0304 	and.w	r3, r3, #4
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
 800056c:	23a0      	movs	r3, #160	; 0xa0
 800056e:	613b      	str	r3, [r7, #16]
 8000570:	2302      	movs	r3, #2
 8000572:	617b      	str	r3, [r7, #20]
 8000574:	2303      	movs	r3, #3
 8000576:	61fb      	str	r3, [r7, #28]
 8000578:	f107 0310 	add.w	r3, r7, #16
 800057c:	4619      	mov	r1, r3
 800057e:	480b      	ldr	r0, [pc, #44]	; (80005ac <HAL_SPI_MspInit+0x90>)
 8000580:	f001 ff9c 	bl	80024bc <HAL_GPIO_Init>
 8000584:	2340      	movs	r3, #64	; 0x40
 8000586:	613b      	str	r3, [r7, #16]
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]
 800058c:	2300      	movs	r3, #0
 800058e:	61bb      	str	r3, [r7, #24]
 8000590:	f107 0310 	add.w	r3, r7, #16
 8000594:	4619      	mov	r1, r3
 8000596:	4805      	ldr	r0, [pc, #20]	; (80005ac <HAL_SPI_MspInit+0x90>)
 8000598:	f001 ff90 	bl	80024bc <HAL_GPIO_Init>
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	40013000 	.word	0x40013000
 80005a8:	40021000 	.word	0x40021000
 80005ac:	40010800 	.word	0x40010800

080005b0 <NMI_Handler>:
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
 80005b4:	f002 fd02 	bl	8002fbc <HAL_RCC_NMI_IRQHandler>
 80005b8:	e7fe      	b.n	80005b8 <NMI_Handler+0x8>

080005ba <HardFault_Handler>:
 80005ba:	b480      	push	{r7}
 80005bc:	af00      	add	r7, sp, #0
 80005be:	e7fe      	b.n	80005be <HardFault_Handler+0x4>

080005c0 <MemManage_Handler>:
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	e7fe      	b.n	80005c4 <MemManage_Handler+0x4>

080005c6 <BusFault_Handler>:
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	e7fe      	b.n	80005ca <BusFault_Handler+0x4>

080005cc <UsageFault_Handler>:
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	e7fe      	b.n	80005d0 <UsageFault_Handler+0x4>

080005d2 <DebugMon_Handler>:
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr

080005de <SysTick_Handler>:
 80005de:	b580      	push	{r7, lr}
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	f001 fe47 	bl	8002274 <HAL_IncTick>
 80005e6:	f004 f83f 	bl	8004668 <xTaskGetSchedulerState>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d001      	beq.n	80005f4 <SysTick_Handler+0x16>
 80005f0:	f004 fa2a 	bl	8004a48 <xPortSysTickHandler>
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <SystemInit>:
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr

08000604 <writeMessage>:
#define MAX_BUFFER_SIZE 1024  // Adjust the size according to your needs
uint8_t buffer[MAX_BUFFER_SIZE];  // Assuming buffer is declared globally or passed as an argument
uint8_t telnetSocket = 0;
uint16_t telnetPort = 23;

void writeMessage(const char* message) {
 8000604:	b590      	push	{r4, r7, lr}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
    send(telnetSocket, (void*)message, strlen(message));
 800060c:	4b07      	ldr	r3, [pc, #28]	; (800062c <writeMessage+0x28>)
 800060e:	781c      	ldrb	r4, [r3, #0]
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f7ff fd9d 	bl	8000150 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29b      	uxth	r3, r3
 800061a:	461a      	mov	r2, r3
 800061c:	6879      	ldr	r1, [r7, #4]
 800061e:	4620      	mov	r0, r4
 8000620:	f000 fafc 	bl	8000c1c <send>
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	bd90      	pop	{r4, r7, pc}
 800062c:	200007bc 	.word	0x200007bc

08000630 <readMessage>:

uint8_t* readMessage() {
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
    int receivedSize = 0;
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
    int indexChar = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	60fb      	str	r3, [r7, #12]
    uint8_t receivedChar;

    while (1) {
        receivedSize = recv(telnetSocket, &receivedChar, 1);
 800063e:	4b24      	ldr	r3, [pc, #144]	; (80006d0 <readMessage+0xa0>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	1df9      	adds	r1, r7, #7
 8000644:	2201      	movs	r2, #1
 8000646:	4618      	mov	r0, r3
 8000648:	f000 fbe2 	bl	8000e10 <recv>
 800064c:	60b8      	str	r0, [r7, #8]

        // Check for errors or connection closure
        if (receivedSize <= 0) {
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	2b00      	cmp	r3, #0
 8000652:	dc07      	bgt.n	8000664 <readMessage+0x34>
            // Handle error or connection closure
        	close(telnetSocket);//close the socket and restart the telnet session
 8000654:	4b1e      	ldr	r3, [pc, #120]	; (80006d0 <readMessage+0xa0>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 fa17 	bl	8000a8c <close>
            startTelnet();
 800065e:	f000 f87f 	bl	8000760 <startTelnet>
            break;
 8000662:	e018      	b.n	8000696 <readMessage+0x66>
        }

        // Check if the received character is a newline
        if (receivedChar == '\n') {
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	2b0a      	cmp	r3, #10
 8000668:	d105      	bne.n	8000676 <readMessage+0x46>
            // If yes, terminate the string and break out of the loop
            buffer[indexChar] = '\0';
 800066a:	4a1a      	ldr	r2, [pc, #104]	; (80006d4 <readMessage+0xa4>)
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	4413      	add	r3, r2
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
            break;
 8000674:	e00f      	b.n	8000696 <readMessage+0x66>
        }

        // Otherwise, add the character to the buffer
        buffer[indexChar] = receivedChar;
 8000676:	79f9      	ldrb	r1, [r7, #7]
 8000678:	4a16      	ldr	r2, [pc, #88]	; (80006d4 <readMessage+0xa4>)
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	4413      	add	r3, r2
 800067e:	460a      	mov	r2, r1
 8000680:	701a      	strb	r2, [r3, #0]
        // Increment the receivedSize counter
        indexChar++;
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	3301      	adds	r3, #1
 8000686:	60fb      	str	r3, [r7, #12]

        // Check if the buffer is full (adjust the size accordingly)
        if (indexChar >= MAX_BUFFER_SIZE - 1) {
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800068e:	4293      	cmp	r3, r2
 8000690:	dc00      	bgt.n	8000694 <readMessage+0x64>
        receivedSize = recv(telnetSocket, &receivedChar, 1);
 8000692:	e7d4      	b.n	800063e <readMessage+0xe>
            // Handle buffer full condition
            break;
 8000694:	bf00      	nop
        }
    }

    // Add null terminator to make it a valid C string
    buffer[indexChar] = '\0';
 8000696:	4a0f      	ldr	r2, [pc, #60]	; (80006d4 <readMessage+0xa4>)
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	4413      	add	r3, r2
 800069c:	2200      	movs	r2, #0
 800069e:	701a      	strb	r2, [r3, #0]

    // Check if the socket is still in the established state
    if (getSn_SR(telnetSocket) != SOCK_ESTABLISHED) {
 80006a0:	4b0b      	ldr	r3, [pc, #44]	; (80006d0 <readMessage+0xa0>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	3301      	adds	r3, #1
 80006a8:	00db      	lsls	r3, r3, #3
 80006aa:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 facc 	bl	8001c4c <WIZCHIP_READ>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b17      	cmp	r3, #23
 80006b8:	d004      	beq.n	80006c4 <readMessage+0x94>
        // Optionally, close the socket here
        close(telnetSocket);
 80006ba:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <readMessage+0xa0>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 f9e4 	bl	8000a8c <close>
    }

    // Return the buffer (or you might return something else based on your needs)
    return buffer;
 80006c4:	4b03      	ldr	r3, [pc, #12]	; (80006d4 <readMessage+0xa4>)
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	200007bc 	.word	0x200007bc
 80006d4:	200003bc 	.word	0x200003bc

080006d8 <clearScreen>:
void clearScreen(){
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
	writeMessage("\033[2J");
 80006dc:	4802      	ldr	r0, [pc, #8]	; (80006e8 <clearScreen+0x10>)
 80006de:	f7ff ff91 	bl	8000604 <writeMessage>
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	08005058 	.word	0x08005058

080006ec <invalidInput>:
void invalidInput(){
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
	clearScreen();
 80006f0:	f7ff fff2 	bl	80006d8 <clearScreen>
	writeMessage("\033[31mInvalid Input\r\n\033[37m");
 80006f4:	4802      	ldr	r0, [pc, #8]	; (8000700 <invalidInput+0x14>)
 80006f6:	f7ff ff85 	bl	8000604 <writeMessage>
}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	08005060 	.word	0x08005060

08000704 <mainMenu>:
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
    } else if (clientMessage[0] == 'l'&&clientMessage[1]=='2') {
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
    }
}
void mainMenu(){
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
	writeMessage("Select your inputs\r\n 1. Change Device Network Configuration\r\n");
 8000708:	4812      	ldr	r0, [pc, #72]	; (8000754 <mainMenu+0x50>)
 800070a:	f7ff ff7b 	bl	8000604 <writeMessage>
	switch ((char)readMessage()[0]){
 800070e:	f7ff ff8f 	bl	8000630 <readMessage>
 8000712:	4603      	mov	r3, r0
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	2b31      	cmp	r3, #49	; 0x31
 8000718:	d114      	bne.n	8000744 <mainMenu+0x40>
	case '1' :
		clearScreen();
 800071a:	f7ff ffdd 	bl	80006d8 <clearScreen>
		writeMessage(" 1. Change IP address\r\n 2. Change Netmask\r\n 3. Change Gateway\r\n");
 800071e:	480e      	ldr	r0, [pc, #56]	; (8000758 <mainMenu+0x54>)
 8000720:	f7ff ff70 	bl	8000604 <writeMessage>
		switch ((char)readMessage()[0]){
 8000724:	f7ff ff84 	bl	8000630 <readMessage>
 8000728:	4603      	mov	r3, r0
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b31      	cmp	r3, #49	; 0x31
 800072e:	d103      	bne.n	8000738 <mainMenu+0x34>
		case '1':
			writeMessage("Please enter new IP address Ex:");
 8000730:	480a      	ldr	r0, [pc, #40]	; (800075c <mainMenu+0x58>)
 8000732:	f7ff ff67 	bl	8000604 <writeMessage>
			break;
 8000736:	e004      	b.n	8000742 <mainMenu+0x3e>
		default :
			invalidInput();
 8000738:	f7ff ffd8 	bl	80006ec <invalidInput>
			mainMenu();
 800073c:	f7ff ffe2 	bl	8000704 <mainMenu>
			break;
 8000740:	bf00      	nop
		}
	break;
 8000742:	e004      	b.n	800074e <mainMenu+0x4a>
	default :
		invalidInput();
 8000744:	f7ff ffd2 	bl	80006ec <invalidInput>
		mainMenu();
 8000748:	f7ff ffdc 	bl	8000704 <mainMenu>
		break;
 800074c:	bf00      	nop
	}
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	0800507c 	.word	0x0800507c
 8000758:	080050bc 	.word	0x080050bc
 800075c:	080050fc 	.word	0x080050fc

08000760 <startTelnet>:

void startTelnet() {
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
    // Initialize the socket outside the loop
    socket(telnetSocket, Sn_MR_TCP, 23, 0);
 8000764:	4b32      	ldr	r3, [pc, #200]	; (8000830 <startTelnet+0xd0>)
 8000766:	7818      	ldrb	r0, [r3, #0]
 8000768:	2300      	movs	r3, #0
 800076a:	2217      	movs	r2, #23
 800076c:	2101      	movs	r1, #1
 800076e:	f000 f879 	bl	8000864 <socket>
    listen(telnetSocket);
 8000772:	4b2f      	ldr	r3, [pc, #188]	; (8000830 <startTelnet+0xd0>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f000 f9f6 	bl	8000b68 <listen>

    while (1) {
        if (getSn_SR(telnetSocket) == SOCK_ESTABLISHED) {
 800077c:	4b2c      	ldr	r3, [pc, #176]	; (8000830 <startTelnet+0xd0>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	3301      	adds	r3, #1
 8000784:	00db      	lsls	r3, r3, #3
 8000786:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800078a:	4618      	mov	r0, r3
 800078c:	f001 fa5e 	bl	8001c4c <WIZCHIP_READ>
 8000790:	4603      	mov	r3, r0
 8000792:	2b17      	cmp	r3, #23
 8000794:	d133      	bne.n	80007fe <startTelnet+0x9e>
        	writeMessage("\033[36m");
 8000796:	4827      	ldr	r0, [pc, #156]	; (8000834 <startTelnet+0xd4>)
 8000798:	f7ff ff34 	bl	8000604 <writeMessage>
        	writeMessage("\r\n");
 800079c:	4826      	ldr	r0, [pc, #152]	; (8000838 <startTelnet+0xd8>)
 800079e:	f7ff ff31 	bl	8000604 <writeMessage>
        	writeMessage("                           .8888b oo          \r\n");
 80007a2:	4826      	ldr	r0, [pc, #152]	; (800083c <startTelnet+0xdc>)
 80007a4:	f7ff ff2e 	bl	8000604 <writeMessage>
        	writeMessage("                           88   \"             \r\n");
 80007a8:	4825      	ldr	r0, [pc, #148]	; (8000840 <startTelnet+0xe0>)
 80007aa:	f7ff ff2b 	bl	8000604 <writeMessage>
        	writeMessage(".d8888b. .d8888b. 88d888b. 88aaa  dP .d8888b. \r\n");
 80007ae:	4825      	ldr	r0, [pc, #148]	; (8000844 <startTelnet+0xe4>)
 80007b0:	f7ff ff28 	bl	8000604 <writeMessage>
        	writeMessage("88'    `"" 88'  `88 88'  `88 88     88 88'  `88 \r\n");
 80007b4:	4824      	ldr	r0, [pc, #144]	; (8000848 <startTelnet+0xe8>)
 80007b6:	f7ff ff25 	bl	8000604 <writeMessage>
        	writeMessage("88.  ... 88.  .88 88    88 88     88 88.  .88 \r\n");
 80007ba:	4824      	ldr	r0, [pc, #144]	; (800084c <startTelnet+0xec>)
 80007bc:	f7ff ff22 	bl	8000604 <writeMessage>
        	writeMessage("`88888P' `88888P' dP    dP dP     dP `8888P88 \r\n");
 80007c0:	4823      	ldr	r0, [pc, #140]	; (8000850 <startTelnet+0xf0>)
 80007c2:	f7ff ff1f 	bl	8000604 <writeMessage>
        	writeMessage("                                          .88 \r\n");
 80007c6:	4823      	ldr	r0, [pc, #140]	; (8000854 <startTelnet+0xf4>)
 80007c8:	f7ff ff1c 	bl	8000604 <writeMessage>
        	writeMessage("                                      d8888P  \r\n");
 80007cc:	4822      	ldr	r0, [pc, #136]	; (8000858 <startTelnet+0xf8>)
 80007ce:	f7ff ff19 	bl	8000604 <writeMessage>
        	writeMessage("\033[37m");
 80007d2:	4822      	ldr	r0, [pc, #136]	; (800085c <startTelnet+0xfc>)
 80007d4:	f7ff ff16 	bl	8000604 <writeMessage>
            writeMessage("\033[32mTelnet Configuration Session\033[37m\r\n");
 80007d8:	4821      	ldr	r0, [pc, #132]	; (8000860 <startTelnet+0x100>)
 80007da:	f7ff ff13 	bl	8000604 <writeMessage>
//          toggleLeds(readMessage()); //this is for test input of the LEDs only using command l1 and l2
            mainMenu();
 80007de:	f7ff ff91 	bl	8000704 <mainMenu>
            // Optionally, add a delay to avoid rapid reconnection attempts
            HAL_Delay(300);
            continue;//continue to the next iteration of loop
        }
        // Add a condition to break out of the loop or handle other logic
        if (getSn_SR(telnetSocket) != SOCK_ESTABLISHED) {
 80007e2:	4b13      	ldr	r3, [pc, #76]	; (8000830 <startTelnet+0xd0>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	3301      	adds	r3, #1
 80007ea:	00db      	lsls	r3, r3, #3
 80007ec:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80007f0:	4618      	mov	r0, r3
 80007f2:	f001 fa2b 	bl	8001c4c <WIZCHIP_READ>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b17      	cmp	r3, #23
 80007fa:	d0bf      	beq.n	800077c <startTelnet+0x1c>
        	break;
 80007fc:	e016      	b.n	800082c <startTelnet+0xcc>
            close(telnetSocket);
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <startTelnet+0xd0>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	4618      	mov	r0, r3
 8000804:	f000 f942 	bl	8000a8c <close>
            socket(telnetSocket, Sn_MR_TCP, 23, 0);
 8000808:	4b09      	ldr	r3, [pc, #36]	; (8000830 <startTelnet+0xd0>)
 800080a:	7818      	ldrb	r0, [r3, #0]
 800080c:	2300      	movs	r3, #0
 800080e:	2217      	movs	r2, #23
 8000810:	2101      	movs	r1, #1
 8000812:	f000 f827 	bl	8000864 <socket>
            listen(telnetSocket);
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <startTelnet+0xd0>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	4618      	mov	r0, r3
 800081c:	f000 f9a4 	bl	8000b68 <listen>
            HAL_Delay(300);
 8000820:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000824:	f001 fd42 	bl	80022ac <HAL_Delay>
            continue;//continue to the next iteration of loop
 8000828:	bf00      	nop
        if (getSn_SR(telnetSocket) == SOCK_ESTABLISHED) {
 800082a:	e7a7      	b.n	800077c <startTelnet+0x1c>
        }

    }
}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200007bc 	.word	0x200007bc
 8000834:	0800511c 	.word	0x0800511c
 8000838:	08005124 	.word	0x08005124
 800083c:	08005128 	.word	0x08005128
 8000840:	0800515c 	.word	0x0800515c
 8000844:	08005190 	.word	0x08005190
 8000848:	080051c4 	.word	0x080051c4
 800084c:	080051f8 	.word	0x080051f8
 8000850:	0800522c 	.word	0x0800522c
 8000854:	08005260 	.word	0x08005260
 8000858:	08005294 	.word	0x08005294
 800085c:	080052c8 	.word	0x080052c8
 8000860:	080052d0 	.word	0x080052d0

08000864 <socket>:
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b085      	sub	sp, #20
 8000868:	af00      	add	r7, sp, #0
 800086a:	4604      	mov	r4, r0
 800086c:	4608      	mov	r0, r1
 800086e:	4611      	mov	r1, r2
 8000870:	461a      	mov	r2, r3
 8000872:	4623      	mov	r3, r4
 8000874:	71fb      	strb	r3, [r7, #7]
 8000876:	4603      	mov	r3, r0
 8000878:	71bb      	strb	r3, [r7, #6]
 800087a:	460b      	mov	r3, r1
 800087c:	80bb      	strh	r3, [r7, #4]
 800087e:	4613      	mov	r3, r2
 8000880:	70fb      	strb	r3, [r7, #3]
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2b08      	cmp	r3, #8
 8000886:	d902      	bls.n	800088e <socket+0x2a>
 8000888:	f04f 33ff 	mov.w	r3, #4294967295
 800088c:	e0f0      	b.n	8000a70 <socket+0x20c>
 800088e:	79bb      	ldrb	r3, [r7, #6]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d005      	beq.n	80008a0 <socket+0x3c>
 8000894:	2b00      	cmp	r3, #0
 8000896:	dd11      	ble.n	80008bc <socket+0x58>
 8000898:	3b02      	subs	r3, #2
 800089a:	2b02      	cmp	r3, #2
 800089c:	d80e      	bhi.n	80008bc <socket+0x58>
 800089e:	e011      	b.n	80008c4 <socket+0x60>
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	2204      	movs	r2, #4
 80008a6:	4619      	mov	r1, r3
 80008a8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80008ac:	f001 fa68 	bl	8001d80 <WIZCHIP_READ_BUF>
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d105      	bne.n	80008c2 <socket+0x5e>
 80008b6:	f06f 0302 	mvn.w	r3, #2
 80008ba:	e0d9      	b.n	8000a70 <socket+0x20c>
 80008bc:	f06f 0304 	mvn.w	r3, #4
 80008c0:	e0d6      	b.n	8000a70 <socket+0x20c>
 80008c2:	bf00      	nop
 80008c4:	78fb      	ldrb	r3, [r7, #3]
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d002      	beq.n	80008d4 <socket+0x70>
 80008ce:	f06f 0305 	mvn.w	r3, #5
 80008d2:	e0cd      	b.n	8000a70 <socket+0x20c>
 80008d4:	78fb      	ldrb	r3, [r7, #3]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d028      	beq.n	800092c <socket+0xc8>
 80008da:	79bb      	ldrb	r3, [r7, #6]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d002      	beq.n	80008e6 <socket+0x82>
 80008e0:	2b02      	cmp	r3, #2
 80008e2:	d008      	beq.n	80008f6 <socket+0x92>
 80008e4:	e022      	b.n	800092c <socket+0xc8>
 80008e6:	78fb      	ldrb	r3, [r7, #3]
 80008e8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d11a      	bne.n	8000926 <socket+0xc2>
 80008f0:	f06f 0305 	mvn.w	r3, #5
 80008f4:	e0bc      	b.n	8000a70 <socket+0x20c>
 80008f6:	78fb      	ldrb	r3, [r7, #3]
 80008f8:	f003 0320 	and.w	r3, r3, #32
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d006      	beq.n	800090e <socket+0xaa>
 8000900:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000904:	2b00      	cmp	r3, #0
 8000906:	db02      	blt.n	800090e <socket+0xaa>
 8000908:	f06f 0305 	mvn.w	r3, #5
 800090c:	e0b0      	b.n	8000a70 <socket+0x20c>
 800090e:	78fb      	ldrb	r3, [r7, #3]
 8000910:	f003 0310 	and.w	r3, r3, #16
 8000914:	2b00      	cmp	r3, #0
 8000916:	d008      	beq.n	800092a <socket+0xc6>
 8000918:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800091c:	2b00      	cmp	r3, #0
 800091e:	db04      	blt.n	800092a <socket+0xc6>
 8000920:	f06f 0305 	mvn.w	r3, #5
 8000924:	e0a4      	b.n	8000a70 <socket+0x20c>
 8000926:	bf00      	nop
 8000928:	e000      	b.n	800092c <socket+0xc8>
 800092a:	bf00      	nop
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	4618      	mov	r0, r3
 8000930:	f000 f8ac 	bl	8000a8c <close>
 8000934:	79fb      	ldrb	r3, [r7, #7]
 8000936:	009b      	lsls	r3, r3, #2
 8000938:	3301      	adds	r3, #1
 800093a:	00db      	lsls	r3, r3, #3
 800093c:	4618      	mov	r0, r3
 800093e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000942:	f023 030f 	bic.w	r3, r3, #15
 8000946:	b25a      	sxtb	r2, r3
 8000948:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800094c:	4313      	orrs	r3, r2
 800094e:	b25b      	sxtb	r3, r3
 8000950:	b2db      	uxtb	r3, r3
 8000952:	4619      	mov	r1, r3
 8000954:	f001 f9c6 	bl	8001ce4 <WIZCHIP_WRITE>
 8000958:	88bb      	ldrh	r3, [r7, #4]
 800095a:	2b00      	cmp	r3, #0
 800095c:	d110      	bne.n	8000980 <socket+0x11c>
 800095e:	4b46      	ldr	r3, [pc, #280]	; (8000a78 <socket+0x214>)
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	1c5a      	adds	r2, r3, #1
 8000964:	b291      	uxth	r1, r2
 8000966:	4a44      	ldr	r2, [pc, #272]	; (8000a78 <socket+0x214>)
 8000968:	8011      	strh	r1, [r2, #0]
 800096a:	80bb      	strh	r3, [r7, #4]
 800096c:	4b42      	ldr	r3, [pc, #264]	; (8000a78 <socket+0x214>)
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8000974:	4293      	cmp	r3, r2
 8000976:	d103      	bne.n	8000980 <socket+0x11c>
 8000978:	4b3f      	ldr	r3, [pc, #252]	; (8000a78 <socket+0x214>)
 800097a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800097e:	801a      	strh	r2, [r3, #0]
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	3301      	adds	r3, #1
 8000986:	00db      	lsls	r3, r3, #3
 8000988:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800098c:	461a      	mov	r2, r3
 800098e:	88bb      	ldrh	r3, [r7, #4]
 8000990:	0a1b      	lsrs	r3, r3, #8
 8000992:	b29b      	uxth	r3, r3
 8000994:	b2db      	uxtb	r3, r3
 8000996:	4619      	mov	r1, r3
 8000998:	4610      	mov	r0, r2
 800099a:	f001 f9a3 	bl	8001ce4 <WIZCHIP_WRITE>
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	3301      	adds	r3, #1
 80009a4:	00db      	lsls	r3, r3, #3
 80009a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80009aa:	461a      	mov	r2, r3
 80009ac:	88bb      	ldrh	r3, [r7, #4]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	4619      	mov	r1, r3
 80009b2:	4610      	mov	r0, r2
 80009b4:	f001 f996 	bl	8001ce4 <WIZCHIP_WRITE>
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	3301      	adds	r3, #1
 80009be:	00db      	lsls	r3, r3, #3
 80009c0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80009c4:	2101      	movs	r1, #1
 80009c6:	4618      	mov	r0, r3
 80009c8:	f001 f98c 	bl	8001ce4 <WIZCHIP_WRITE>
 80009cc:	bf00      	nop
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	009b      	lsls	r3, r3, #2
 80009d2:	3301      	adds	r3, #1
 80009d4:	00db      	lsls	r3, r3, #3
 80009d6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80009da:	4618      	mov	r0, r3
 80009dc:	f001 f936 	bl	8001c4c <WIZCHIP_READ>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d1f3      	bne.n	80009ce <socket+0x16a>
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	2201      	movs	r2, #1
 80009ea:	fa02 f303 	lsl.w	r3, r2, r3
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	43db      	mvns	r3, r3
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b21      	ldr	r3, [pc, #132]	; (8000a7c <socket+0x218>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	b21b      	sxth	r3, r3
 80009fa:	4013      	ands	r3, r2
 80009fc:	b21b      	sxth	r3, r3
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	4b1e      	ldr	r3, [pc, #120]	; (8000a7c <socket+0x218>)
 8000a02:	801a      	strh	r2, [r3, #0]
 8000a04:	78fb      	ldrb	r3, [r7, #3]
 8000a06:	f003 0201 	and.w	r2, r3, #1
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a10:	b21a      	sxth	r2, r3
 8000a12:	4b1a      	ldr	r3, [pc, #104]	; (8000a7c <socket+0x218>)
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	b21b      	sxth	r3, r3
 8000a1c:	b29a      	uxth	r2, r3
 8000a1e:	4b17      	ldr	r3, [pc, #92]	; (8000a7c <socket+0x218>)
 8000a20:	801a      	strh	r2, [r3, #0]
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2201      	movs	r2, #1
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	b21b      	sxth	r3, r3
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	b21a      	sxth	r2, r3
 8000a30:	4b13      	ldr	r3, [pc, #76]	; (8000a80 <socket+0x21c>)
 8000a32:	881b      	ldrh	r3, [r3, #0]
 8000a34:	b21b      	sxth	r3, r3
 8000a36:	4013      	ands	r3, r2
 8000a38:	b21b      	sxth	r3, r3
 8000a3a:	b29a      	uxth	r2, r3
 8000a3c:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <socket+0x21c>)
 8000a3e:	801a      	strh	r2, [r3, #0]
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	4a10      	ldr	r2, [pc, #64]	; (8000a84 <socket+0x220>)
 8000a44:	2100      	movs	r1, #0
 8000a46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	4a0e      	ldr	r2, [pc, #56]	; (8000a88 <socket+0x224>)
 8000a4e:	2100      	movs	r1, #0
 8000a50:	54d1      	strb	r1, [r2, r3]
 8000a52:	bf00      	nop
 8000a54:	79fb      	ldrb	r3, [r7, #7]
 8000a56:	009b      	lsls	r3, r3, #2
 8000a58:	3301      	adds	r3, #1
 8000a5a:	00db      	lsls	r3, r3, #3
 8000a5c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000a60:	4618      	mov	r0, r3
 8000a62:	f001 f8f3 	bl	8001c4c <WIZCHIP_READ>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d0f3      	beq.n	8000a54 <socket+0x1f0>
 8000a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a70:	4618      	mov	r0, r3
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd90      	pop	{r4, r7, pc}
 8000a78:	2000001c 	.word	0x2000001c
 8000a7c:	200007be 	.word	0x200007be
 8000a80:	200007c0 	.word	0x200007c0
 8000a84:	200007c4 	.word	0x200007c4
 8000a88:	200007d4 	.word	0x200007d4

08000a8c <close>:
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	2b08      	cmp	r3, #8
 8000a9a:	d902      	bls.n	8000aa2 <close+0x16>
 8000a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa0:	e055      	b.n	8000b4e <close+0xc2>
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000aae:	2110      	movs	r1, #16
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f001 f917 	bl	8001ce4 <WIZCHIP_WRITE>
 8000ab6:	bf00      	nop
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	3301      	adds	r3, #1
 8000abe:	00db      	lsls	r3, r3, #3
 8000ac0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f001 f8c1 	bl	8001c4c <WIZCHIP_READ>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1f3      	bne.n	8000ab8 <close+0x2c>
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	00db      	lsls	r3, r3, #3
 8000ad8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000adc:	211f      	movs	r1, #31
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f001 f900 	bl	8001ce4 <WIZCHIP_WRITE>
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	b21b      	sxth	r3, r3
 8000aee:	43db      	mvns	r3, r3
 8000af0:	b21a      	sxth	r2, r3
 8000af2:	4b19      	ldr	r3, [pc, #100]	; (8000b58 <close+0xcc>)
 8000af4:	881b      	ldrh	r3, [r3, #0]
 8000af6:	b21b      	sxth	r3, r3
 8000af8:	4013      	ands	r3, r2
 8000afa:	b21b      	sxth	r3, r3
 8000afc:	b29a      	uxth	r2, r3
 8000afe:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <close+0xcc>)
 8000b00:	801a      	strh	r2, [r3, #0]
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2201      	movs	r2, #1
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	b21b      	sxth	r3, r3
 8000b0c:	43db      	mvns	r3, r3
 8000b0e:	b21a      	sxth	r2, r3
 8000b10:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <close+0xd0>)
 8000b12:	881b      	ldrh	r3, [r3, #0]
 8000b14:	b21b      	sxth	r3, r3
 8000b16:	4013      	ands	r3, r2
 8000b18:	b21b      	sxth	r3, r3
 8000b1a:	b29a      	uxth	r2, r3
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <close+0xd0>)
 8000b1e:	801a      	strh	r2, [r3, #0]
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	4a0f      	ldr	r2, [pc, #60]	; (8000b60 <close+0xd4>)
 8000b24:	2100      	movs	r1, #0
 8000b26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	4a0d      	ldr	r2, [pc, #52]	; (8000b64 <close+0xd8>)
 8000b2e:	2100      	movs	r1, #0
 8000b30:	54d1      	strb	r1, [r2, r3]
 8000b32:	bf00      	nop
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	3301      	adds	r3, #1
 8000b3a:	00db      	lsls	r3, r3, #3
 8000b3c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000b40:	4618      	mov	r0, r3
 8000b42:	f001 f883 	bl	8001c4c <WIZCHIP_READ>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d1f3      	bne.n	8000b34 <close+0xa8>
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	200007be 	.word	0x200007be
 8000b5c:	200007c0 	.word	0x200007c0
 8000b60:	200007c4 	.word	0x200007c4
 8000b64:	200007d4 	.word	0x200007d4

08000b68 <listen>:
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	2b08      	cmp	r3, #8
 8000b76:	d902      	bls.n	8000b7e <listen+0x16>
 8000b78:	f04f 33ff 	mov.w	r3, #4294967295
 8000b7c:	e049      	b.n	8000c12 <listen+0xaa>
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	3301      	adds	r3, #1
 8000b84:	00db      	lsls	r3, r3, #3
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 f860 	bl	8001c4c <WIZCHIP_READ>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	f003 030f 	and.w	r3, r3, #15
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d002      	beq.n	8000b9c <listen+0x34>
 8000b96:	f06f 0304 	mvn.w	r3, #4
 8000b9a:	e03a      	b.n	8000c12 <listen+0xaa>
 8000b9c:	79fb      	ldrb	r3, [r7, #7]
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f001 f84f 	bl	8001c4c <WIZCHIP_READ>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b13      	cmp	r3, #19
 8000bb2:	d002      	beq.n	8000bba <listen+0x52>
 8000bb4:	f06f 0302 	mvn.w	r3, #2
 8000bb8:	e02b      	b.n	8000c12 <listen+0xaa>
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000bc6:	2102      	movs	r1, #2
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f001 f88b 	bl	8001ce4 <WIZCHIP_WRITE>
 8000bce:	bf00      	nop
 8000bd0:	79fb      	ldrb	r3, [r7, #7]
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f001 f835 	bl	8001c4c <WIZCHIP_READ>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d1f3      	bne.n	8000bd0 <listen+0x68>
 8000be8:	e006      	b.n	8000bf8 <listen+0x90>
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff ff4d 	bl	8000a8c <close>
 8000bf2:	f06f 0303 	mvn.w	r3, #3
 8000bf6:	e00c      	b.n	8000c12 <listen+0xaa>
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	009b      	lsls	r3, r3, #2
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	00db      	lsls	r3, r3, #3
 8000c00:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000c04:	4618      	mov	r0, r3
 8000c06:	f001 f821 	bl	8001c4c <WIZCHIP_READ>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b14      	cmp	r3, #20
 8000c0e:	d1ec      	bne.n	8000bea <listen+0x82>
 8000c10:	2301      	movs	r3, #1
 8000c12:	4618      	mov	r0, r3
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <send>:
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	6039      	str	r1, [r7, #0]
 8000c26:	71fb      	strb	r3, [r7, #7]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	80bb      	strh	r3, [r7, #4]
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	73fb      	strb	r3, [r7, #15]
 8000c30:	2300      	movs	r3, #0
 8000c32:	81bb      	strh	r3, [r7, #12]
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	2b08      	cmp	r3, #8
 8000c38:	d902      	bls.n	8000c40 <send+0x24>
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c3e:	e0de      	b.n	8000dfe <send+0x1e2>
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	3301      	adds	r3, #1
 8000c46:	00db      	lsls	r3, r3, #3
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 ffff 	bl	8001c4c <WIZCHIP_READ>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	f003 030f 	and.w	r3, r3, #15
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d002      	beq.n	8000c5e <send+0x42>
 8000c58:	f06f 0304 	mvn.w	r3, #4
 8000c5c:	e0cf      	b.n	8000dfe <send+0x1e2>
 8000c5e:	88bb      	ldrh	r3, [r7, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <send+0x4e>
 8000c64:	f06f 030d 	mvn.w	r3, #13
 8000c68:	e0c9      	b.n	8000dfe <send+0x1e2>
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	3301      	adds	r3, #1
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 ffe8 	bl	8001c4c <WIZCHIP_READ>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	73fb      	strb	r3, [r7, #15]
 8000c80:	7bfb      	ldrb	r3, [r7, #15]
 8000c82:	2b17      	cmp	r3, #23
 8000c84:	d005      	beq.n	8000c92 <send+0x76>
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	2b1c      	cmp	r3, #28
 8000c8a:	d002      	beq.n	8000c92 <send+0x76>
 8000c8c:	f06f 0306 	mvn.w	r3, #6
 8000c90:	e0b5      	b.n	8000dfe <send+0x1e2>
 8000c92:	4b5d      	ldr	r3, [pc, #372]	; (8000e08 <send+0x1ec>)
 8000c94:	881b      	ldrh	r3, [r3, #0]
 8000c96:	461a      	mov	r2, r3
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	fa42 f303 	asr.w	r3, r2, r3
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d039      	beq.n	8000d1a <send+0xfe>
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	009b      	lsls	r3, r3, #2
 8000caa:	3301      	adds	r3, #1
 8000cac:	00db      	lsls	r3, r3, #3
 8000cae:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 ffca 	bl	8001c4c <WIZCHIP_READ>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	f003 031f 	and.w	r3, r3, #31
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	f003 0310 	and.w	r3, r3, #16
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d019      	beq.n	8000cfe <send+0xe2>
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	3301      	adds	r3, #1
 8000cd0:	00db      	lsls	r3, r3, #3
 8000cd2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000cd6:	2110      	movs	r1, #16
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f001 f803 	bl	8001ce4 <WIZCHIP_WRITE>
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	b21b      	sxth	r3, r3
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	4b46      	ldr	r3, [pc, #280]	; (8000e08 <send+0x1ec>)
 8000cee:	881b      	ldrh	r3, [r3, #0]
 8000cf0:	b21b      	sxth	r3, r3
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	b21b      	sxth	r3, r3
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	4b43      	ldr	r3, [pc, #268]	; (8000e08 <send+0x1ec>)
 8000cfa:	801a      	strh	r2, [r3, #0]
 8000cfc:	e00d      	b.n	8000d1a <send+0xfe>
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	f003 0308 	and.w	r3, r3, #8
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d006      	beq.n	8000d16 <send+0xfa>
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff febe 	bl	8000a8c <close>
 8000d10:	f06f 030c 	mvn.w	r3, #12
 8000d14:	e073      	b.n	8000dfe <send+0x1e2>
 8000d16:	2300      	movs	r3, #0
 8000d18:	e071      	b.n	8000dfe <send+0x1e2>
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	3301      	adds	r3, #1
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 ff90 	bl	8001c4c <WIZCHIP_READ>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	029b      	lsls	r3, r3, #10
 8000d32:	81bb      	strh	r3, [r7, #12]
 8000d34:	88ba      	ldrh	r2, [r7, #4]
 8000d36:	89bb      	ldrh	r3, [r7, #12]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d901      	bls.n	8000d40 <send+0x124>
 8000d3c:	89bb      	ldrh	r3, [r7, #12]
 8000d3e:	80bb      	strh	r3, [r7, #4]
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	4618      	mov	r0, r3
 8000d44:	f001 f8dc 	bl	8001f00 <getSn_TX_FSR>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	81bb      	strh	r3, [r7, #12]
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	009b      	lsls	r3, r3, #2
 8000d50:	3301      	adds	r3, #1
 8000d52:	00db      	lsls	r3, r3, #3
 8000d54:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 ff77 	bl	8001c4c <WIZCHIP_READ>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	73fb      	strb	r3, [r7, #15]
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
 8000d64:	2b17      	cmp	r3, #23
 8000d66:	d009      	beq.n	8000d7c <send+0x160>
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
 8000d6a:	2b1c      	cmp	r3, #28
 8000d6c:	d006      	beq.n	8000d7c <send+0x160>
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff fe8b 	bl	8000a8c <close>
 8000d76:	f06f 0306 	mvn.w	r3, #6
 8000d7a:	e040      	b.n	8000dfe <send+0x1e2>
 8000d7c:	4b23      	ldr	r3, [pc, #140]	; (8000e0c <send+0x1f0>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	fa42 f303 	asr.w	r3, r2, r3
 8000d88:	f003 0301 	and.w	r3, r3, #1
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d005      	beq.n	8000d9c <send+0x180>
 8000d90:	88ba      	ldrh	r2, [r7, #4]
 8000d92:	89bb      	ldrh	r3, [r7, #12]
 8000d94:	429a      	cmp	r2, r3
 8000d96:	d901      	bls.n	8000d9c <send+0x180>
 8000d98:	2300      	movs	r3, #0
 8000d9a:	e030      	b.n	8000dfe <send+0x1e2>
 8000d9c:	88ba      	ldrh	r2, [r7, #4]
 8000d9e:	89bb      	ldrh	r3, [r7, #12]
 8000da0:	429a      	cmp	r2, r3
 8000da2:	d900      	bls.n	8000da6 <send+0x18a>
 8000da4:	e7cc      	b.n	8000d40 <send+0x124>
 8000da6:	bf00      	nop
 8000da8:	88ba      	ldrh	r2, [r7, #4]
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	6839      	ldr	r1, [r7, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f001 f93c 	bl	800202c <wiz_send_data>
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	009b      	lsls	r3, r3, #2
 8000db8:	3301      	adds	r3, #1
 8000dba:	00db      	lsls	r3, r3, #3
 8000dbc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 ff8e 	bl	8001ce4 <WIZCHIP_WRITE>
 8000dc8:	bf00      	nop
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	3301      	adds	r3, #1
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 ff38 	bl	8001c4c <WIZCHIP_READ>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d1f3      	bne.n	8000dca <send+0x1ae>
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	2201      	movs	r2, #1
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	b21a      	sxth	r2, r3
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <send+0x1ec>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	b21b      	sxth	r3, r3
 8000df2:	4313      	orrs	r3, r2
 8000df4:	b21b      	sxth	r3, r3
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <send+0x1ec>)
 8000dfa:	801a      	strh	r2, [r3, #0]
 8000dfc:	88bb      	ldrh	r3, [r7, #4]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	200007c0 	.word	0x200007c0
 8000e0c:	200007be 	.word	0x200007be

08000e10 <recv>:
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	4603      	mov	r3, r0
 8000e18:	6039      	str	r1, [r7, #0]
 8000e1a:	71fb      	strb	r3, [r7, #7]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	80bb      	strh	r3, [r7, #4]
 8000e20:	2300      	movs	r3, #0
 8000e22:	73fb      	strb	r3, [r7, #15]
 8000e24:	2300      	movs	r3, #0
 8000e26:	81bb      	strh	r3, [r7, #12]
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	2b08      	cmp	r3, #8
 8000e2c:	d902      	bls.n	8000e34 <recv+0x24>
 8000e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e32:	e09c      	b.n	8000f6e <recv+0x15e>
 8000e34:	79fb      	ldrb	r3, [r7, #7]
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	3301      	adds	r3, #1
 8000e3a:	00db      	lsls	r3, r3, #3
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 ff05 	bl	8001c4c <WIZCHIP_READ>
 8000e42:	4603      	mov	r3, r0
 8000e44:	f003 030f 	and.w	r3, r3, #15
 8000e48:	2b01      	cmp	r3, #1
 8000e4a:	d002      	beq.n	8000e52 <recv+0x42>
 8000e4c:	f06f 0304 	mvn.w	r3, #4
 8000e50:	e08d      	b.n	8000f6e <recv+0x15e>
 8000e52:	88bb      	ldrh	r3, [r7, #4]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <recv+0x4e>
 8000e58:	f06f 030d 	mvn.w	r3, #13
 8000e5c:	e087      	b.n	8000f6e <recv+0x15e>
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	3301      	adds	r3, #1
 8000e64:	00db      	lsls	r3, r3, #3
 8000e66:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 feee 	bl	8001c4c <WIZCHIP_READ>
 8000e70:	4603      	mov	r3, r0
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	029b      	lsls	r3, r3, #10
 8000e76:	81bb      	strh	r3, [r7, #12]
 8000e78:	89ba      	ldrh	r2, [r7, #12]
 8000e7a:	88bb      	ldrh	r3, [r7, #4]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d201      	bcs.n	8000e84 <recv+0x74>
 8000e80:	89bb      	ldrh	r3, [r7, #12]
 8000e82:	80bb      	strh	r3, [r7, #4]
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f001 f885 	bl	8001f96 <getSn_RX_RSR>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	81bb      	strh	r3, [r7, #12]
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	009b      	lsls	r3, r3, #2
 8000e94:	3301      	adds	r3, #1
 8000e96:	00db      	lsls	r3, r3, #3
 8000e98:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 fed5 	bl	8001c4c <WIZCHIP_READ>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	73fb      	strb	r3, [r7, #15]
 8000ea6:	7bfb      	ldrb	r3, [r7, #15]
 8000ea8:	2b17      	cmp	r3, #23
 8000eaa:	d026      	beq.n	8000efa <recv+0xea>
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
 8000eae:	2b1c      	cmp	r3, #28
 8000eb0:	d11c      	bne.n	8000eec <recv+0xdc>
 8000eb2:	89bb      	ldrh	r3, [r7, #12]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d133      	bne.n	8000f20 <recv+0x110>
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f001 f820 	bl	8001f00 <getSn_TX_FSR>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	461c      	mov	r4, r3
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	009b      	lsls	r3, r3, #2
 8000ec8:	3301      	adds	r3, #1
 8000eca:	00db      	lsls	r3, r3, #3
 8000ecc:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 febb 	bl	8001c4c <WIZCHIP_READ>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	029b      	lsls	r3, r3, #10
 8000eda:	429c      	cmp	r4, r3
 8000edc:	d10d      	bne.n	8000efa <recv+0xea>
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff fdd3 	bl	8000a8c <close>
 8000ee6:	f06f 0306 	mvn.w	r3, #6
 8000eea:	e040      	b.n	8000f6e <recv+0x15e>
 8000eec:	79fb      	ldrb	r3, [r7, #7]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff fdcc 	bl	8000a8c <close>
 8000ef4:	f06f 0306 	mvn.w	r3, #6
 8000ef8:	e039      	b.n	8000f6e <recv+0x15e>
 8000efa:	4b1f      	ldr	r3, [pc, #124]	; (8000f78 <recv+0x168>)
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	fa42 f303 	asr.w	r3, r2, r3
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d004      	beq.n	8000f18 <recv+0x108>
 8000f0e:	89bb      	ldrh	r3, [r7, #12]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d101      	bne.n	8000f18 <recv+0x108>
 8000f14:	2300      	movs	r3, #0
 8000f16:	e02a      	b.n	8000f6e <recv+0x15e>
 8000f18:	89bb      	ldrh	r3, [r7, #12]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d102      	bne.n	8000f24 <recv+0x114>
 8000f1e:	e7b1      	b.n	8000e84 <recv+0x74>
 8000f20:	bf00      	nop
 8000f22:	e000      	b.n	8000f26 <recv+0x116>
 8000f24:	bf00      	nop
 8000f26:	89ba      	ldrh	r2, [r7, #12]
 8000f28:	88bb      	ldrh	r3, [r7, #4]
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d201      	bcs.n	8000f32 <recv+0x122>
 8000f2e:	89bb      	ldrh	r3, [r7, #12]
 8000f30:	80bb      	strh	r3, [r7, #4]
 8000f32:	88ba      	ldrh	r2, [r7, #4]
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	6839      	ldr	r1, [r7, #0]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f001 f8d3 	bl	80020e4 <wiz_recv_data>
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	3301      	adds	r3, #1
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000f4a:	2140      	movs	r1, #64	; 0x40
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 fec9 	bl	8001ce4 <WIZCHIP_WRITE>
 8000f52:	bf00      	nop
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	3301      	adds	r3, #1
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 fe73 	bl	8001c4c <WIZCHIP_READ>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d1f3      	bne.n	8000f54 <recv+0x144>
 8000f6c:	88bb      	ldrh	r3, [r7, #4]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd90      	pop	{r4, r7, pc}
 8000f76:	bf00      	nop
 8000f78:	200007be 	.word	0x200007be

08000f7c <wizchip_select>:
#include "wizchip_conf.h"
#include "stdio.h"

extern SPI_HandleTypeDef hspi1;

void wizchip_select(void){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2102      	movs	r1, #2
 8000f84:	4802      	ldr	r0, [pc, #8]	; (8000f90 <wizchip_select+0x14>)
 8000f86:	f001 fc34 	bl	80027f2 <HAL_GPIO_WritePin>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40010800 	.word	0x40010800

08000f94 <wizchip_deselect>:

void wizchip_deselect(void){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000f98:	2201      	movs	r2, #1
 8000f9a:	2102      	movs	r1, #2
 8000f9c:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <wizchip_deselect+0x14>)
 8000f9e:	f001 fc28 	bl	80027f2 <HAL_GPIO_WritePin>
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40010800 	.word	0x40010800

08000fac <wizchip_read>:
// Single byte read function
uint8_t wizchip_read(void) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
    uint8_t rbuf;
    HAL_SPI_Receive(&hspi1, &rbuf, 1, 0xFFFFFFFF);
 8000fb2:	1df9      	adds	r1, r7, #7
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb8:	2201      	movs	r2, #1
 8000fba:	4804      	ldr	r0, [pc, #16]	; (8000fcc <wizchip_read+0x20>)
 8000fbc:	f002 f9fd 	bl	80033ba <HAL_SPI_Receive>
    return rbuf;
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000364 	.word	0x20000364

08000fd0 <wizchip_write>:

// Single byte write function
void wizchip_write(uint8_t b) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &b, 1, 0xFFFFFFFF);
 8000fda:	1df9      	adds	r1, r7, #7
 8000fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4803      	ldr	r0, [pc, #12]	; (8000ff0 <wizchip_write+0x20>)
 8000fe4:	f002 f8a6 	bl	8003134 <HAL_SPI_Transmit>
}
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000364 	.word	0x20000364

08000ff4 <wizchip_read_burst>:

// Read burst function
void wizchip_read_burst(uint8_t* pBuf, uint16_t len) {
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	81fb      	strh	r3, [r7, #14]
 8001004:	e009      	b.n	800101a <wizchip_read_burst+0x26>
        pBuf[i] = wizchip_read();
 8001006:	89fb      	ldrh	r3, [r7, #14]
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	18d4      	adds	r4, r2, r3
 800100c:	f7ff ffce 	bl	8000fac <wizchip_read>
 8001010:	4603      	mov	r3, r0
 8001012:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8001014:	89fb      	ldrh	r3, [r7, #14]
 8001016:	3301      	adds	r3, #1
 8001018:	81fb      	strh	r3, [r7, #14]
 800101a:	89fa      	ldrh	r2, [r7, #14]
 800101c:	887b      	ldrh	r3, [r7, #2]
 800101e:	429a      	cmp	r2, r3
 8001020:	d3f1      	bcc.n	8001006 <wizchip_read_burst+0x12>
    }
}
 8001022:	bf00      	nop
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	bd90      	pop	{r4, r7, pc}

0800102c <wizchip_write_burst>:

// Write burst function
void wizchip_write_burst(uint8_t* pBuf, uint16_t len) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001038:	2300      	movs	r3, #0
 800103a:	81fb      	strh	r3, [r7, #14]
 800103c:	e009      	b.n	8001052 <wizchip_write_burst+0x26>
        wizchip_write(pBuf[i]);
 800103e:	89fb      	ldrh	r3, [r7, #14]
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ffc2 	bl	8000fd0 <wizchip_write>
    for (uint16_t i = 0; i < len; i++) {
 800104c:	89fb      	ldrh	r3, [r7, #14]
 800104e:	3301      	adds	r3, #1
 8001050:	81fb      	strh	r3, [r7, #14]
 8001052:	89fa      	ldrh	r2, [r7, #14]
 8001054:	887b      	ldrh	r3, [r7, #2]
 8001056:	429a      	cmp	r2, r3
 8001058:	d3f1      	bcc.n	800103e <wizchip_write_burst+0x12>
    }
}
 800105a:	bf00      	nop
 800105c:	bf00      	nop
 800105e:	3710      	adds	r7, #16
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}

08001064 <resetW5500>:

void resetW5500(){
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
	uint8_t tmp;
	//send pulse on reset pin
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800106a:	2200      	movs	r2, #0
 800106c:	2101      	movs	r1, #1
 800106e:	480a      	ldr	r0, [pc, #40]	; (8001098 <resetW5500+0x34>)
 8001070:	f001 fbbf 	bl	80027f2 <HAL_GPIO_WritePin>
	tmp=0xff;
 8001074:	23ff      	movs	r3, #255	; 0xff
 8001076:	71fb      	strb	r3, [r7, #7]
	while(tmp--);//small delay
 8001078:	bf00      	nop
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	1e5a      	subs	r2, r3, #1
 800107e:	71fa      	strb	r2, [r7, #7]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d1fa      	bne.n	800107a <resetW5500+0x16>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8001084:	2201      	movs	r2, #1
 8001086:	2101      	movs	r1, #1
 8001088:	4803      	ldr	r0, [pc, #12]	; (8001098 <resetW5500+0x34>)
 800108a:	f001 fbb2 	bl	80027f2 <HAL_GPIO_WritePin>
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40010800 	.word	0x40010800

0800109c <W5500Init>:

void W5500Init(){
 800109c:	b590      	push	{r4, r7, lr}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0

	uint8_t memsize[2][8]={{2,2,2,2,2,2,2,2},{2,2,2,2,2,2,2,2}};
 80010a2:	4b12      	ldr	r3, [pc, #72]	; (80010ec <W5500Init+0x50>)
 80010a4:	463c      	mov	r4, r7
 80010a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);//Chip Select high by default
 80010ac:	2201      	movs	r2, #1
 80010ae:	2102      	movs	r1, #2
 80010b0:	480f      	ldr	r0, [pc, #60]	; (80010f0 <W5500Init+0x54>)
 80010b2:	f001 fb9e 	bl	80027f2 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 80010b6:	490f      	ldr	r1, [pc, #60]	; (80010f4 <W5500Init+0x58>)
 80010b8:	480f      	ldr	r0, [pc, #60]	; (80010f8 <W5500Init+0x5c>)
 80010ba:	f000 f881 	bl	80011c0 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 80010be:	490f      	ldr	r1, [pc, #60]	; (80010fc <W5500Init+0x60>)
 80010c0:	480f      	ldr	r0, [pc, #60]	; (8001100 <W5500Init+0x64>)
 80010c2:	f000 f8a1 	bl	8001208 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_read_burst, wizchip_write_burst);
 80010c6:	490f      	ldr	r1, [pc, #60]	; (8001104 <W5500Init+0x68>)
 80010c8:	480f      	ldr	r0, [pc, #60]	; (8001108 <W5500Init+0x6c>)
 80010ca:	f000 f8c9 	bl	8001260 <reg_wizchip_spiburst_cbfunc>

	if(ctlwizchip(CW_INIT_WIZCHIP, (void*)memsize)==-1){
 80010ce:	463b      	mov	r3, r7
 80010d0:	4619      	mov	r1, r3
 80010d2:	2001      	movs	r0, #1
 80010d4:	f000 f8f0 	bl	80012b8 <ctlwizchip>
 80010d8:	4603      	mov	r3, r0
 80010da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010de:	d100      	bne.n	80010e2 <W5500Init+0x46>
//		printf("wizchip Initialization failed\r\n");
		while(1);
 80010e0:	e7fe      	b.n	80010e0 <W5500Init+0x44>
	}
//	printf("wizchip initialization success\r\n");

}
 80010e2:	bf00      	nop
 80010e4:	3714      	adds	r7, #20
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}
 80010ea:	bf00      	nop
 80010ec:	080052fc 	.word	0x080052fc
 80010f0:	40010800 	.word	0x40010800
 80010f4:	08000f95 	.word	0x08000f95
 80010f8:	08000f7d 	.word	0x08000f7d
 80010fc:	08000fd1 	.word	0x08000fd1
 8001100:	08000fad 	.word	0x08000fad
 8001104:	0800102d 	.word	0x0800102d
 8001108:	08000ff5 	.word	0x08000ff5

0800110c <wizchip_cris_enter>:
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <wizchip_cris_exit>:
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <wizchip_cs_select>:
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
 8001128:	bf00      	nop
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr

08001130 <wizchip_cs_deselect>:
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr

0800113c <wizchip_bus_readdata>:
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <wizchip_bus_writedata>:
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	460b      	mov	r3, r1
 800115e:	70fb      	strb	r3, [r7, #3]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	78fa      	ldrb	r2, [r7, #3]
 8001164:	701a      	strb	r2, [r3, #0]
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	bc80      	pop	{r7}
 800116e:	4770      	bx	lr

08001170 <wizchip_spi_readbyte>:
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
 8001174:	2300      	movs	r3, #0
 8001176:	4618      	mov	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <wizchip_spi_writebyte>:
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	4603      	mov	r3, r0
 8001186:	71fb      	strb	r3, [r7, #7]
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr

08001192 <wizchip_spi_readburst>:
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	460b      	mov	r3, r1
 800119c:	807b      	strh	r3, [r7, #2]
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc80      	pop	{r7}
 80011a6:	4770      	bx	lr

080011a8 <wizchip_spi_writeburst>:
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
	...

080011c0 <reg_wizchip_cs_cbfunc>:
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d002      	beq.n	80011d6 <reg_wizchip_cs_cbfunc+0x16>
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d106      	bne.n	80011e4 <reg_wizchip_cs_cbfunc+0x24>
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <reg_wizchip_cs_cbfunc+0x3c>)
 80011d8:	4a09      	ldr	r2, [pc, #36]	; (8001200 <reg_wizchip_cs_cbfunc+0x40>)
 80011da:	615a      	str	r2, [r3, #20]
 80011dc:	4b07      	ldr	r3, [pc, #28]	; (80011fc <reg_wizchip_cs_cbfunc+0x3c>)
 80011de:	4a09      	ldr	r2, [pc, #36]	; (8001204 <reg_wizchip_cs_cbfunc+0x44>)
 80011e0:	619a      	str	r2, [r3, #24]
 80011e2:	e006      	b.n	80011f2 <reg_wizchip_cs_cbfunc+0x32>
 80011e4:	4a05      	ldr	r2, [pc, #20]	; (80011fc <reg_wizchip_cs_cbfunc+0x3c>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6153      	str	r3, [r2, #20]
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <reg_wizchip_cs_cbfunc+0x3c>)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	6193      	str	r3, [r2, #24]
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bc80      	pop	{r7}
 80011fa:	4770      	bx	lr
 80011fc:	20000020 	.word	0x20000020
 8001200:	08001125 	.word	0x08001125
 8001204:	08001131 	.word	0x08001131

08001208 <reg_wizchip_spi_cbfunc>:
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	bf00      	nop
 8001214:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <reg_wizchip_spi_cbfunc+0x4c>)
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800121c:	2b00      	cmp	r3, #0
 800121e:	d0f9      	beq.n	8001214 <reg_wizchip_spi_cbfunc+0xc>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d002      	beq.n	800122c <reg_wizchip_spi_cbfunc+0x24>
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d106      	bne.n	800123a <reg_wizchip_spi_cbfunc+0x32>
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <reg_wizchip_spi_cbfunc+0x4c>)
 800122e:	4a0a      	ldr	r2, [pc, #40]	; (8001258 <reg_wizchip_spi_cbfunc+0x50>)
 8001230:	61da      	str	r2, [r3, #28]
 8001232:	4b08      	ldr	r3, [pc, #32]	; (8001254 <reg_wizchip_spi_cbfunc+0x4c>)
 8001234:	4a09      	ldr	r2, [pc, #36]	; (800125c <reg_wizchip_spi_cbfunc+0x54>)
 8001236:	621a      	str	r2, [r3, #32]
 8001238:	e006      	b.n	8001248 <reg_wizchip_spi_cbfunc+0x40>
 800123a:	4a06      	ldr	r2, [pc, #24]	; (8001254 <reg_wizchip_spi_cbfunc+0x4c>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	61d3      	str	r3, [r2, #28]
 8001240:	4a04      	ldr	r2, [pc, #16]	; (8001254 <reg_wizchip_spi_cbfunc+0x4c>)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	6213      	str	r3, [r2, #32]
 8001246:	bf00      	nop
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	20000020 	.word	0x20000020
 8001258:	08001171 	.word	0x08001171
 800125c:	0800117f 	.word	0x0800117f

08001260 <reg_wizchip_spiburst_cbfunc>:
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	bf00      	nop
 800126c:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <reg_wizchip_spiburst_cbfunc+0x4c>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001274:	2b00      	cmp	r3, #0
 8001276:	d0f9      	beq.n	800126c <reg_wizchip_spiburst_cbfunc+0xc>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d002      	beq.n	8001284 <reg_wizchip_spiburst_cbfunc+0x24>
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d106      	bne.n	8001292 <reg_wizchip_spiburst_cbfunc+0x32>
 8001284:	4b09      	ldr	r3, [pc, #36]	; (80012ac <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001286:	4a0a      	ldr	r2, [pc, #40]	; (80012b0 <reg_wizchip_spiburst_cbfunc+0x50>)
 8001288:	625a      	str	r2, [r3, #36]	; 0x24
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <reg_wizchip_spiburst_cbfunc+0x4c>)
 800128c:	4a09      	ldr	r2, [pc, #36]	; (80012b4 <reg_wizchip_spiburst_cbfunc+0x54>)
 800128e:	629a      	str	r2, [r3, #40]	; 0x28
 8001290:	e006      	b.n	80012a0 <reg_wizchip_spiburst_cbfunc+0x40>
 8001292:	4a06      	ldr	r2, [pc, #24]	; (80012ac <reg_wizchip_spiburst_cbfunc+0x4c>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6253      	str	r3, [r2, #36]	; 0x24
 8001298:	4a04      	ldr	r2, [pc, #16]	; (80012ac <reg_wizchip_spiburst_cbfunc+0x4c>)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	6293      	str	r3, [r2, #40]	; 0x28
 800129e:	bf00      	nop
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20000020 	.word	0x20000020
 80012b0:	08001193 	.word	0x08001193
 80012b4:	080011a9 	.word	0x080011a9

080012b8 <ctlwizchip>:
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b087      	sub	sp, #28
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	6039      	str	r1, [r7, #0]
 80012c2:	71fb      	strb	r3, [r7, #7]
 80012c4:	2300      	movs	r3, #0
 80012c6:	75fb      	strb	r3, [r7, #23]
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
 80012cc:	2300      	movs	r3, #0
 80012ce:	613b      	str	r3, [r7, #16]
 80012d0:	79fb      	ldrb	r3, [r7, #7]
 80012d2:	2b0f      	cmp	r3, #15
 80012d4:	f200 80c7 	bhi.w	8001466 <ctlwizchip+0x1ae>
 80012d8:	a201      	add	r2, pc, #4	; (adr r2, 80012e0 <ctlwizchip+0x28>)
 80012da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012de:	bf00      	nop
 80012e0:	08001321 	.word	0x08001321
 80012e4:	08001327 	.word	0x08001327
 80012e8:	08001353 	.word	0x08001353
 80012ec:	08001347 	.word	0x08001347
 80012f0:	08001361 	.word	0x08001361
 80012f4:	0800136d 	.word	0x0800136d
 80012f8:	0800137b 	.word	0x0800137b
 80012fc:	080013a1 	.word	0x080013a1
 8001300:	080013c7 	.word	0x080013c7
 8001304:	0800140b 	.word	0x0800140b
 8001308:	08001411 	.word	0x08001411
 800130c:	08001419 	.word	0x08001419
 8001310:	0800146d 	.word	0x0800146d
 8001314:	08001421 	.word	0x08001421
 8001318:	0800142f 	.word	0x0800142f
 800131c:	0800144b 	.word	0x0800144b
 8001320:	f000 f8ea 	bl	80014f8 <wizchip_sw_reset>
 8001324:	e0a3      	b.n	800146e <ctlwizchip+0x1b6>
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d004      	beq.n	8001336 <ctlwizchip+0x7e>
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	3308      	adds	r3, #8
 8001334:	613b      	str	r3, [r7, #16]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4611      	mov	r1, r2
 800133c:	4618      	mov	r0, r3
 800133e:	f000 f927 	bl	8001590 <wizchip_init>
 8001342:	4603      	mov	r3, r0
 8001344:	e094      	b.n	8001470 <ctlwizchip+0x1b8>
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f000 f9ac 	bl	80016a8 <wizchip_clrinterrupt>
 8001350:	e08d      	b.n	800146e <ctlwizchip+0x1b6>
 8001352:	f000 f9dd 	bl	8001710 <wizchip_getinterrupt>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	801a      	strh	r2, [r3, #0]
 800135e:	e086      	b.n	800146e <ctlwizchip+0x1b6>
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f9f8 	bl	800175a <wizchip_setinterruptmask>
 800136a:	e080      	b.n	800146e <ctlwizchip+0x1b6>
 800136c:	f000 fa10 	bl	8001790 <wizchip_getinterruptmask>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	801a      	strh	r2, [r3, #0]
 8001378:	e079      	b.n	800146e <ctlwizchip+0x1b6>
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	b29b      	uxth	r3, r3
 8001382:	b2db      	uxtb	r3, r3
 8001384:	4619      	mov	r1, r3
 8001386:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800138a:	f000 fcab 	bl	8001ce4 <WIZCHIP_WRITE>
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	881b      	ldrh	r3, [r3, #0]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	4619      	mov	r1, r3
 8001396:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800139a:	f000 fca3 	bl	8001ce4 <WIZCHIP_WRITE>
 800139e:	e066      	b.n	800146e <ctlwizchip+0x1b6>
 80013a0:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 80013a4:	f000 fc52 	bl	8001c4c <WIZCHIP_READ>
 80013a8:	4603      	mov	r3, r0
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	021b      	lsls	r3, r3, #8
 80013ae:	b29c      	uxth	r4, r3
 80013b0:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 80013b4:	f000 fc4a 	bl	8001c4c <WIZCHIP_READ>
 80013b8:	4603      	mov	r3, r0
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	4423      	add	r3, r4
 80013be:	b29a      	uxth	r2, r3
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	801a      	strh	r2, [r3, #0]
 80013c4:	e053      	b.n	800146e <ctlwizchip+0x1b6>
 80013c6:	4b2c      	ldr	r3, [pc, #176]	; (8001478 <ctlwizchip+0x1c0>)
 80013c8:	789a      	ldrb	r2, [r3, #2]
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	701a      	strb	r2, [r3, #0]
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	3301      	adds	r3, #1
 80013d2:	4a29      	ldr	r2, [pc, #164]	; (8001478 <ctlwizchip+0x1c0>)
 80013d4:	78d2      	ldrb	r2, [r2, #3]
 80013d6:	701a      	strb	r2, [r3, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	3302      	adds	r3, #2
 80013dc:	4a26      	ldr	r2, [pc, #152]	; (8001478 <ctlwizchip+0x1c0>)
 80013de:	7912      	ldrb	r2, [r2, #4]
 80013e0:	701a      	strb	r2, [r3, #0]
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	3303      	adds	r3, #3
 80013e6:	4a24      	ldr	r2, [pc, #144]	; (8001478 <ctlwizchip+0x1c0>)
 80013e8:	7952      	ldrb	r2, [r2, #5]
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	3304      	adds	r3, #4
 80013f0:	4a21      	ldr	r2, [pc, #132]	; (8001478 <ctlwizchip+0x1c0>)
 80013f2:	7992      	ldrb	r2, [r2, #6]
 80013f4:	701a      	strb	r2, [r3, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	3305      	adds	r3, #5
 80013fa:	4a1f      	ldr	r2, [pc, #124]	; (8001478 <ctlwizchip+0x1c0>)
 80013fc:	79d2      	ldrb	r2, [r2, #7]
 80013fe:	701a      	strb	r2, [r3, #0]
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	3306      	adds	r3, #6
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
 8001408:	e031      	b.n	800146e <ctlwizchip+0x1b6>
 800140a:	f000 fa13 	bl	8001834 <wizphy_reset>
 800140e:	e02e      	b.n	800146e <ctlwizchip+0x1b6>
 8001410:	6838      	ldr	r0, [r7, #0]
 8001412:	f000 fa36 	bl	8001882 <wizphy_setphyconf>
 8001416:	e02a      	b.n	800146e <ctlwizchip+0x1b6>
 8001418:	6838      	ldr	r0, [r7, #0]
 800141a:	f000 fa75 	bl	8001908 <wizphy_getphyconf>
 800141e:	e026      	b.n	800146e <ctlwizchip+0x1b6>
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fad9 	bl	80019dc <wizphy_setphypmode>
 800142a:	4603      	mov	r3, r0
 800142c:	e020      	b.n	8001470 <ctlwizchip+0x1b8>
 800142e:	f000 f9e8 	bl	8001802 <wizphy_getphypmode>
 8001432:	4603      	mov	r3, r0
 8001434:	75fb      	strb	r3, [r7, #23]
 8001436:	7dfb      	ldrb	r3, [r7, #23]
 8001438:	2bff      	cmp	r3, #255	; 0xff
 800143a:	d102      	bne.n	8001442 <ctlwizchip+0x18a>
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	e016      	b.n	8001470 <ctlwizchip+0x1b8>
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	7dfa      	ldrb	r2, [r7, #23]
 8001446:	701a      	strb	r2, [r3, #0]
 8001448:	e011      	b.n	800146e <ctlwizchip+0x1b6>
 800144a:	f000 f9c4 	bl	80017d6 <wizphy_getphylink>
 800144e:	4603      	mov	r3, r0
 8001450:	75fb      	strb	r3, [r7, #23]
 8001452:	7dfb      	ldrb	r3, [r7, #23]
 8001454:	2bff      	cmp	r3, #255	; 0xff
 8001456:	d102      	bne.n	800145e <ctlwizchip+0x1a6>
 8001458:	f04f 33ff 	mov.w	r3, #4294967295
 800145c:	e008      	b.n	8001470 <ctlwizchip+0x1b8>
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	7dfa      	ldrb	r2, [r7, #23]
 8001462:	701a      	strb	r2, [r3, #0]
 8001464:	e003      	b.n	800146e <ctlwizchip+0x1b6>
 8001466:	f04f 33ff 	mov.w	r3, #4294967295
 800146a:	e001      	b.n	8001470 <ctlwizchip+0x1b8>
 800146c:	bf00      	nop
 800146e:	2300      	movs	r3, #0
 8001470:	4618      	mov	r0, r3
 8001472:	371c      	adds	r7, #28
 8001474:	46bd      	mov	sp, r7
 8001476:	bd90      	pop	{r4, r7, pc}
 8001478:	20000020 	.word	0x20000020

0800147c <ctlnetwork>:
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	6039      	str	r1, [r7, #0]
 8001486:	71fb      	strb	r3, [r7, #7]
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	2b05      	cmp	r3, #5
 800148c:	d82c      	bhi.n	80014e8 <ctlnetwork+0x6c>
 800148e:	a201      	add	r2, pc, #4	; (adr r2, 8001494 <ctlnetwork+0x18>)
 8001490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001494:	080014ad 	.word	0x080014ad
 8001498:	080014b5 	.word	0x080014b5
 800149c:	080014bd 	.word	0x080014bd
 80014a0:	080014cb 	.word	0x080014cb
 80014a4:	080014d9 	.word	0x080014d9
 80014a8:	080014e1 	.word	0x080014e1
 80014ac:	6838      	ldr	r0, [r7, #0]
 80014ae:	f000 fadf 	bl	8001a70 <wizchip_setnetinfo>
 80014b2:	e01c      	b.n	80014ee <ctlnetwork+0x72>
 80014b4:	6838      	ldr	r0, [r7, #0]
 80014b6:	f000 fb1b 	bl	8001af0 <wizchip_getnetinfo>
 80014ba:	e018      	b.n	80014ee <ctlnetwork+0x72>
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	4618      	mov	r0, r3
 80014c2:	f000 fb55 	bl	8001b70 <wizchip_setnetmode>
 80014c6:	4603      	mov	r3, r0
 80014c8:	e012      	b.n	80014f0 <ctlnetwork+0x74>
 80014ca:	f000 fb73 	bl	8001bb4 <wizchip_getnetmode>
 80014ce:	4603      	mov	r3, r0
 80014d0:	461a      	mov	r2, r3
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	701a      	strb	r2, [r3, #0]
 80014d6:	e00a      	b.n	80014ee <ctlnetwork+0x72>
 80014d8:	6838      	ldr	r0, [r7, #0]
 80014da:	f000 fb73 	bl	8001bc4 <wizchip_settimeout>
 80014de:	e006      	b.n	80014ee <ctlnetwork+0x72>
 80014e0:	6838      	ldr	r0, [r7, #0]
 80014e2:	f000 fb90 	bl	8001c06 <wizchip_gettimeout>
 80014e6:	e002      	b.n	80014ee <ctlnetwork+0x72>
 80014e8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ec:	e000      	b.n	80014f0 <ctlnetwork+0x74>
 80014ee:	2300      	movs	r3, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <wizchip_sw_reset>:
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	2206      	movs	r2, #6
 8001502:	4619      	mov	r1, r3
 8001504:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001508:	f000 fc3a 	bl	8001d80 <WIZCHIP_READ_BUF>
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	2204      	movs	r2, #4
 8001512:	4619      	mov	r1, r3
 8001514:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001518:	f000 fc32 	bl	8001d80 <WIZCHIP_READ_BUF>
 800151c:	f107 0310 	add.w	r3, r7, #16
 8001520:	2204      	movs	r2, #4
 8001522:	4619      	mov	r1, r3
 8001524:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001528:	f000 fc2a 	bl	8001d80 <WIZCHIP_READ_BUF>
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2204      	movs	r2, #4
 8001532:	4619      	mov	r1, r3
 8001534:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001538:	f000 fc22 	bl	8001d80 <WIZCHIP_READ_BUF>
 800153c:	2180      	movs	r1, #128	; 0x80
 800153e:	2000      	movs	r0, #0
 8001540:	f000 fbd0 	bl	8001ce4 <WIZCHIP_WRITE>
 8001544:	2000      	movs	r0, #0
 8001546:	f000 fb81 	bl	8001c4c <WIZCHIP_READ>
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2206      	movs	r2, #6
 800154e:	4619      	mov	r1, r3
 8001550:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001554:	f000 fc74 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	2204      	movs	r2, #4
 800155e:	4619      	mov	r1, r3
 8001560:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001564:	f000 fc6c 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	2204      	movs	r2, #4
 800156e:	4619      	mov	r1, r3
 8001570:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001574:	f000 fc64 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	2204      	movs	r2, #4
 800157e:	4619      	mov	r1, r3
 8001580:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001584:	f000 fc5c 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001588:	bf00      	nop
 800158a:	3718      	adds	r7, #24
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <wizchip_init>:
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
 800159a:	2300      	movs	r3, #0
 800159c:	73bb      	strb	r3, [r7, #14]
 800159e:	f7ff ffab 	bl	80014f8 <wizchip_sw_reset>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d03b      	beq.n	8001620 <wizchip_init+0x90>
 80015a8:	2300      	movs	r3, #0
 80015aa:	73bb      	strb	r3, [r7, #14]
 80015ac:	2300      	movs	r3, #0
 80015ae:	73fb      	strb	r3, [r7, #15]
 80015b0:	e015      	b.n	80015de <wizchip_init+0x4e>
 80015b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	4413      	add	r3, r2
 80015ba:	781a      	ldrb	r2, [r3, #0]
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	4413      	add	r3, r2
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	73bb      	strb	r3, [r7, #14]
 80015c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015c8:	2b10      	cmp	r3, #16
 80015ca:	dd02      	ble.n	80015d2 <wizchip_init+0x42>
 80015cc:	f04f 33ff 	mov.w	r3, #4294967295
 80015d0:	e066      	b.n	80016a0 <wizchip_init+0x110>
 80015d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	3301      	adds	r3, #1
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	73fb      	strb	r3, [r7, #15]
 80015de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e2:	2b07      	cmp	r3, #7
 80015e4:	dde5      	ble.n	80015b2 <wizchip_init+0x22>
 80015e6:	2300      	movs	r3, #0
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e015      	b.n	8001618 <wizchip_init+0x88>
 80015ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	3301      	adds	r3, #1
 80015f4:	00db      	lsls	r3, r3, #3
 80015f6:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80015fa:	4618      	mov	r0, r3
 80015fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	4413      	add	r3, r2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4619      	mov	r1, r3
 8001608:	f000 fb6c 	bl	8001ce4 <WIZCHIP_WRITE>
 800160c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	3301      	adds	r3, #1
 8001614:	b2db      	uxtb	r3, r3
 8001616:	73fb      	strb	r3, [r7, #15]
 8001618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161c:	2b07      	cmp	r3, #7
 800161e:	dde5      	ble.n	80015ec <wizchip_init+0x5c>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d03b      	beq.n	800169e <wizchip_init+0x10e>
 8001626:	2300      	movs	r3, #0
 8001628:	73bb      	strb	r3, [r7, #14]
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e015      	b.n	800165c <wizchip_init+0xcc>
 8001630:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001634:	683a      	ldr	r2, [r7, #0]
 8001636:	4413      	add	r3, r2
 8001638:	781a      	ldrb	r2, [r3, #0]
 800163a:	7bbb      	ldrb	r3, [r7, #14]
 800163c:	4413      	add	r3, r2
 800163e:	b2db      	uxtb	r3, r3
 8001640:	73bb      	strb	r3, [r7, #14]
 8001642:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001646:	2b10      	cmp	r3, #16
 8001648:	dd02      	ble.n	8001650 <wizchip_init+0xc0>
 800164a:	f04f 33ff 	mov.w	r3, #4294967295
 800164e:	e027      	b.n	80016a0 <wizchip_init+0x110>
 8001650:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	3301      	adds	r3, #1
 8001658:	b2db      	uxtb	r3, r3
 800165a:	73fb      	strb	r3, [r7, #15]
 800165c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001660:	2b07      	cmp	r3, #7
 8001662:	dde5      	ble.n	8001630 <wizchip_init+0xa0>
 8001664:	2300      	movs	r3, #0
 8001666:	73fb      	strb	r3, [r7, #15]
 8001668:	e015      	b.n	8001696 <wizchip_init+0x106>
 800166a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	3301      	adds	r3, #1
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8001678:	4618      	mov	r0, r3
 800167a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	4413      	add	r3, r2
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	4619      	mov	r1, r3
 8001686:	f000 fb2d 	bl	8001ce4 <WIZCHIP_WRITE>
 800168a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800168e:	b2db      	uxtb	r3, r3
 8001690:	3301      	adds	r3, #1
 8001692:	b2db      	uxtb	r3, r3
 8001694:	73fb      	strb	r3, [r7, #15]
 8001696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800169a:	2b07      	cmp	r3, #7
 800169c:	dde5      	ble.n	800166a <wizchip_init+0xda>
 800169e:	2300      	movs	r3, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	3710      	adds	r7, #16
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <wizchip_clrinterrupt>:
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	80fb      	strh	r3, [r7, #6]
 80016b2:	88fb      	ldrh	r3, [r7, #6]
 80016b4:	73fb      	strb	r3, [r7, #15]
 80016b6:	88fb      	ldrh	r3, [r7, #6]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	73bb      	strb	r3, [r7, #14]
 80016be:	7bfb      	ldrb	r3, [r7, #15]
 80016c0:	f023 030f 	bic.w	r3, r3, #15
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	4619      	mov	r1, r3
 80016c8:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80016cc:	f000 fb0a 	bl	8001ce4 <WIZCHIP_WRITE>
 80016d0:	2300      	movs	r3, #0
 80016d2:	73fb      	strb	r3, [r7, #15]
 80016d4:	e014      	b.n	8001700 <wizchip_clrinterrupt+0x58>
 80016d6:	7bba      	ldrb	r2, [r7, #14]
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	fa42 f303 	asr.w	r3, r2, r3
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d009      	beq.n	80016fa <wizchip_clrinterrupt+0x52>
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	3301      	adds	r3, #1
 80016ec:	00db      	lsls	r3, r3, #3
 80016ee:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80016f2:	211f      	movs	r1, #31
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 faf5 	bl	8001ce4 <WIZCHIP_WRITE>
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	3301      	adds	r3, #1
 80016fe:	73fb      	strb	r3, [r7, #15]
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	2b07      	cmp	r3, #7
 8001704:	d9e7      	bls.n	80016d6 <wizchip_clrinterrupt+0x2e>
 8001706:	bf00      	nop
 8001708:	bf00      	nop
 800170a:	3710      	adds	r7, #16
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}

08001710 <wizchip_getinterrupt>:
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	2300      	movs	r3, #0
 8001718:	71fb      	strb	r3, [r7, #7]
 800171a:	2300      	movs	r3, #0
 800171c:	71bb      	strb	r3, [r7, #6]
 800171e:	2300      	movs	r3, #0
 8001720:	80bb      	strh	r3, [r7, #4]
 8001722:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8001726:	f000 fa91 	bl	8001c4c <WIZCHIP_READ>
 800172a:	4603      	mov	r3, r0
 800172c:	f023 030f 	bic.w	r3, r3, #15
 8001730:	71fb      	strb	r3, [r7, #7]
 8001732:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8001736:	f000 fa89 	bl	8001c4c <WIZCHIP_READ>
 800173a:	4603      	mov	r3, r0
 800173c:	71bb      	strb	r3, [r7, #6]
 800173e:	79bb      	ldrb	r3, [r7, #6]
 8001740:	80bb      	strh	r3, [r7, #4]
 8001742:	88bb      	ldrh	r3, [r7, #4]
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	b29a      	uxth	r2, r3
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	b29b      	uxth	r3, r3
 800174c:	4413      	add	r3, r2
 800174e:	80bb      	strh	r3, [r7, #4]
 8001750:	88bb      	ldrh	r3, [r7, #4]
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <wizchip_setinterruptmask>:
 800175a:	b580      	push	{r7, lr}
 800175c:	b084      	sub	sp, #16
 800175e:	af00      	add	r7, sp, #0
 8001760:	4603      	mov	r3, r0
 8001762:	80fb      	strh	r3, [r7, #6]
 8001764:	88fb      	ldrh	r3, [r7, #6]
 8001766:	73fb      	strb	r3, [r7, #15]
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	0a1b      	lsrs	r3, r3, #8
 800176c:	b29b      	uxth	r3, r3
 800176e:	73bb      	strb	r3, [r7, #14]
 8001770:	7bfb      	ldrb	r3, [r7, #15]
 8001772:	4619      	mov	r1, r3
 8001774:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8001778:	f000 fab4 	bl	8001ce4 <WIZCHIP_WRITE>
 800177c:	7bbb      	ldrb	r3, [r7, #14]
 800177e:	4619      	mov	r1, r3
 8001780:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8001784:	f000 faae 	bl	8001ce4 <WIZCHIP_WRITE>
 8001788:	bf00      	nop
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <wizchip_getinterruptmask>:
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	2300      	movs	r3, #0
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	2300      	movs	r3, #0
 800179c:	71bb      	strb	r3, [r7, #6]
 800179e:	2300      	movs	r3, #0
 80017a0:	80bb      	strh	r3, [r7, #4]
 80017a2:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 80017a6:	f000 fa51 	bl	8001c4c <WIZCHIP_READ>
 80017aa:	4603      	mov	r3, r0
 80017ac:	71fb      	strb	r3, [r7, #7]
 80017ae:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80017b2:	f000 fa4b 	bl	8001c4c <WIZCHIP_READ>
 80017b6:	4603      	mov	r3, r0
 80017b8:	71bb      	strb	r3, [r7, #6]
 80017ba:	79bb      	ldrb	r3, [r7, #6]
 80017bc:	80bb      	strh	r3, [r7, #4]
 80017be:	88bb      	ldrh	r3, [r7, #4]
 80017c0:	021b      	lsls	r3, r3, #8
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	4413      	add	r3, r2
 80017ca:	80bb      	strh	r3, [r7, #4]
 80017cc:	88bb      	ldrh	r3, [r7, #4]
 80017ce:	4618      	mov	r0, r3
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <wizphy_getphylink>:
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	2300      	movs	r3, #0
 80017de:	71fb      	strb	r3, [r7, #7]
 80017e0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80017e4:	f000 fa32 	bl	8001c4c <WIZCHIP_READ>
 80017e8:	4603      	mov	r3, r0
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <wizphy_getphylink+0x20>
 80017f2:	2301      	movs	r3, #1
 80017f4:	71fb      	strb	r3, [r7, #7]
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	4618      	mov	r0, r3
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <wizphy_getphypmode>:
 8001802:	b580      	push	{r7, lr}
 8001804:	b082      	sub	sp, #8
 8001806:	af00      	add	r7, sp, #0
 8001808:	2300      	movs	r3, #0
 800180a:	71fb      	strb	r3, [r7, #7]
 800180c:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001810:	f000 fa1c 	bl	8001c4c <WIZCHIP_READ>
 8001814:	4603      	mov	r3, r0
 8001816:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800181a:	2b30      	cmp	r3, #48	; 0x30
 800181c:	d102      	bne.n	8001824 <wizphy_getphypmode+0x22>
 800181e:	2301      	movs	r3, #1
 8001820:	71fb      	strb	r3, [r7, #7]
 8001822:	e001      	b.n	8001828 <wizphy_getphypmode+0x26>
 8001824:	2300      	movs	r3, #0
 8001826:	71fb      	strb	r3, [r7, #7]
 8001828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182c:	4618      	mov	r0, r3
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}

08001834 <wizphy_reset>:
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800183e:	f000 fa05 	bl	8001c4c <WIZCHIP_READ>
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800184c:	71fb      	strb	r3, [r7, #7]
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	4619      	mov	r1, r3
 8001852:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001856:	f000 fa45 	bl	8001ce4 <WIZCHIP_WRITE>
 800185a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800185e:	f000 f9f5 	bl	8001c4c <WIZCHIP_READ>
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800186c:	71fb      	strb	r3, [r7, #7]
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	4619      	mov	r1, r3
 8001872:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001876:	f000 fa35 	bl	8001ce4 <WIZCHIP_WRITE>
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <wizphy_setphyconf>:
 8001882:	b580      	push	{r7, lr}
 8001884:	b084      	sub	sp, #16
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
 800188a:	2300      	movs	r3, #0
 800188c:	73fb      	strb	r3, [r7, #15]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d104      	bne.n	80018a0 <wizphy_setphyconf+0x1e>
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	e003      	b.n	80018a8 <wizphy_setphyconf+0x26>
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80018a6:	73fb      	strb	r3, [r7, #15]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	785b      	ldrb	r3, [r3, #1]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d104      	bne.n	80018ba <wizphy_setphyconf+0x38>
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80018b6:	73fb      	strb	r3, [r7, #15]
 80018b8:	e019      	b.n	80018ee <wizphy_setphyconf+0x6c>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	78db      	ldrb	r3, [r3, #3]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d10d      	bne.n	80018de <wizphy_setphyconf+0x5c>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	789b      	ldrb	r3, [r3, #2]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d104      	bne.n	80018d4 <wizphy_setphyconf+0x52>
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
 80018cc:	f043 0318 	orr.w	r3, r3, #24
 80018d0:	73fb      	strb	r3, [r7, #15]
 80018d2:	e00c      	b.n	80018ee <wizphy_setphyconf+0x6c>
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	f043 0308 	orr.w	r3, r3, #8
 80018da:	73fb      	strb	r3, [r7, #15]
 80018dc:	e007      	b.n	80018ee <wizphy_setphyconf+0x6c>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	789b      	ldrb	r3, [r3, #2]
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d103      	bne.n	80018ee <wizphy_setphyconf+0x6c>
 80018e6:	7bfb      	ldrb	r3, [r7, #15]
 80018e8:	f043 0310 	orr.w	r3, r3, #16
 80018ec:	73fb      	strb	r3, [r7, #15]
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	4619      	mov	r1, r3
 80018f2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80018f6:	f000 f9f5 	bl	8001ce4 <WIZCHIP_WRITE>
 80018fa:	f7ff ff9b 	bl	8001834 <wizphy_reset>
 80018fe:	bf00      	nop
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
	...

08001908 <wizphy_getphyconf>:
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	2300      	movs	r3, #0
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001918:	f000 f998 	bl	8001c4c <WIZCHIP_READ>
 800191c:	4603      	mov	r3, r0
 800191e:	73fb      	strb	r3, [r7, #15]
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	119b      	asrs	r3, r3, #6
 8001924:	b2db      	uxtb	r3, r3
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	b2da      	uxtb	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001936:	2b20      	cmp	r3, #32
 8001938:	d001      	beq.n	800193e <wizphy_getphyconf+0x36>
 800193a:	2b38      	cmp	r3, #56	; 0x38
 800193c:	d103      	bne.n	8001946 <wizphy_getphyconf+0x3e>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2201      	movs	r2, #1
 8001942:	705a      	strb	r2, [r3, #1]
 8001944:	e003      	b.n	800194e <wizphy_getphyconf+0x46>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	705a      	strb	r2, [r3, #1]
 800194c:	bf00      	nop
 800194e:	7bfb      	ldrb	r3, [r7, #15]
 8001950:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001954:	3b10      	subs	r3, #16
 8001956:	2b10      	cmp	r3, #16
 8001958:	bf8c      	ite	hi
 800195a:	2201      	movhi	r2, #1
 800195c:	2200      	movls	r2, #0
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	2a00      	cmp	r2, #0
 8001962:	d10f      	bne.n	8001984 <wizphy_getphyconf+0x7c>
 8001964:	4a1b      	ldr	r2, [pc, #108]	; (80019d4 <wizphy_getphyconf+0xcc>)
 8001966:	fa22 f303 	lsr.w	r3, r2, r3
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b00      	cmp	r3, #0
 8001970:	bf14      	ite	ne
 8001972:	2301      	movne	r3, #1
 8001974:	2300      	moveq	r3, #0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <wizphy_getphyconf+0x7c>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	709a      	strb	r2, [r3, #2]
 8001982:	e003      	b.n	800198c <wizphy_getphyconf+0x84>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	709a      	strb	r2, [r3, #2]
 800198a:	bf00      	nop
 800198c:	7bfb      	ldrb	r3, [r7, #15]
 800198e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001992:	3b08      	subs	r3, #8
 8001994:	2b18      	cmp	r3, #24
 8001996:	bf8c      	ite	hi
 8001998:	2201      	movhi	r2, #1
 800199a:	2200      	movls	r2, #0
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	2a00      	cmp	r2, #0
 80019a0:	d10f      	bne.n	80019c2 <wizphy_getphyconf+0xba>
 80019a2:	4a0d      	ldr	r2, [pc, #52]	; (80019d8 <wizphy_getphyconf+0xd0>)
 80019a4:	fa22 f303 	lsr.w	r3, r2, r3
 80019a8:	f003 0301 	and.w	r3, r3, #1
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	bf14      	ite	ne
 80019b0:	2301      	movne	r3, #1
 80019b2:	2300      	moveq	r3, #0
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d003      	beq.n	80019c2 <wizphy_getphyconf+0xba>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	70da      	strb	r2, [r3, #3]
 80019c0:	e003      	b.n	80019ca <wizphy_getphyconf+0xc2>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	70da      	strb	r2, [r3, #3]
 80019c8:	bf00      	nop
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	00010101 	.word	0x00010101
 80019d8:	01010001 	.word	0x01010001

080019dc <wizphy_setphypmode>:
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	71fb      	strb	r3, [r7, #7]
 80019e6:	2300      	movs	r3, #0
 80019e8:	73fb      	strb	r3, [r7, #15]
 80019ea:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80019ee:	f000 f92d 	bl	8001c4c <WIZCHIP_READ>
 80019f2:	4603      	mov	r3, r0
 80019f4:	73fb      	strb	r3, [r7, #15]
 80019f6:	7bfb      	ldrb	r3, [r7, #15]
 80019f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d102      	bne.n	8001a06 <wizphy_setphypmode+0x2a>
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	e030      	b.n	8001a68 <wizphy_setphypmode+0x8c>
 8001a06:	7bfb      	ldrb	r3, [r7, #15]
 8001a08:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001a0c:	73fb      	strb	r3, [r7, #15]
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d104      	bne.n	8001a1e <wizphy_setphypmode+0x42>
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001a1a:	73fb      	strb	r3, [r7, #15]
 8001a1c:	e003      	b.n	8001a26 <wizphy_setphypmode+0x4a>
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8001a24:	73fb      	strb	r3, [r7, #15]
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
 8001a28:	4619      	mov	r1, r3
 8001a2a:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001a2e:	f000 f959 	bl	8001ce4 <WIZCHIP_WRITE>
 8001a32:	f7ff feff 	bl	8001834 <wizphy_reset>
 8001a36:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8001a3a:	f000 f907 	bl	8001c4c <WIZCHIP_READ>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	73fb      	strb	r3, [r7, #15]
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d106      	bne.n	8001a56 <wizphy_setphypmode+0x7a>
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d008      	beq.n	8001a64 <wizphy_setphypmode+0x88>
 8001a52:	2300      	movs	r3, #0
 8001a54:	e008      	b.n	8001a68 <wizphy_setphypmode+0x8c>
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <wizphy_setphypmode+0x88>
 8001a60:	2300      	movs	r3, #0
 8001a62:	e001      	b.n	8001a68 <wizphy_setphypmode+0x8c>
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3710      	adds	r7, #16
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <wizchip_setnetinfo>:
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2206      	movs	r2, #6
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001a82:	f000 f9dd 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	330e      	adds	r3, #14
 8001a8a:	2204      	movs	r2, #4
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a92:	f000 f9d5 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	330a      	adds	r3, #10
 8001a9a:	2204      	movs	r2, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001aa2:	f000 f9cd 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	3306      	adds	r3, #6
 8001aaa:	2204      	movs	r2, #4
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001ab2:	f000 f9c5 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	7c9a      	ldrb	r2, [r3, #18]
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <wizchip_setnetinfo+0x78>)
 8001abc:	701a      	strb	r2, [r3, #0]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	7cda      	ldrb	r2, [r3, #19]
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <wizchip_setnetinfo+0x78>)
 8001ac4:	705a      	strb	r2, [r3, #1]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	7d1a      	ldrb	r2, [r3, #20]
 8001aca:	4b07      	ldr	r3, [pc, #28]	; (8001ae8 <wizchip_setnetinfo+0x78>)
 8001acc:	709a      	strb	r2, [r3, #2]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	7d5a      	ldrb	r2, [r3, #21]
 8001ad2:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <wizchip_setnetinfo+0x78>)
 8001ad4:	70da      	strb	r2, [r3, #3]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	7d9a      	ldrb	r2, [r3, #22]
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <wizchip_setnetinfo+0x7c>)
 8001adc:	701a      	strb	r2, [r3, #0]
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200007dc 	.word	0x200007dc
 8001aec:	200007e0 	.word	0x200007e0

08001af0 <wizchip_getnetinfo>:
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2206      	movs	r2, #6
 8001afc:	4619      	mov	r1, r3
 8001afe:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8001b02:	f000 f93d 	bl	8001d80 <WIZCHIP_READ_BUF>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	330e      	adds	r3, #14
 8001b0a:	2204      	movs	r2, #4
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001b12:	f000 f935 	bl	8001d80 <WIZCHIP_READ_BUF>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	330a      	adds	r3, #10
 8001b1a:	2204      	movs	r2, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8001b22:	f000 f92d 	bl	8001d80 <WIZCHIP_READ_BUF>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3306      	adds	r3, #6
 8001b2a:	2204      	movs	r2, #4
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001b32:	f000 f925 	bl	8001d80 <WIZCHIP_READ_BUF>
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <wizchip_getnetinfo+0x78>)
 8001b38:	781a      	ldrb	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	749a      	strb	r2, [r3, #18]
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <wizchip_getnetinfo+0x78>)
 8001b40:	785a      	ldrb	r2, [r3, #1]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	74da      	strb	r2, [r3, #19]
 8001b46:	4b08      	ldr	r3, [pc, #32]	; (8001b68 <wizchip_getnetinfo+0x78>)
 8001b48:	789a      	ldrb	r2, [r3, #2]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	751a      	strb	r2, [r3, #20]
 8001b4e:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <wizchip_getnetinfo+0x78>)
 8001b50:	78da      	ldrb	r2, [r3, #3]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	755a      	strb	r2, [r3, #21]
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <wizchip_getnetinfo+0x7c>)
 8001b58:	781a      	ldrb	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	759a      	strb	r2, [r3, #22]
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200007dc 	.word	0x200007dc
 8001b6c:	200007e0 	.word	0x200007e0

08001b70 <wizchip_setnetmode>:
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	73fb      	strb	r3, [r7, #15]
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d002      	beq.n	8001b8e <wizchip_setnetmode+0x1e>
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8c:	e00e      	b.n	8001bac <wizchip_setnetmode+0x3c>
 8001b8e:	2000      	movs	r0, #0
 8001b90:	f000 f85c 	bl	8001c4c <WIZCHIP_READ>
 8001b94:	4603      	mov	r3, r0
 8001b96:	73fb      	strb	r3, [r7, #15]
 8001b98:	7bfa      	ldrb	r2, [r7, #15]
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	73fb      	strb	r3, [r7, #15]
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	f000 f89d 	bl	8001ce4 <WIZCHIP_WRITE>
 8001baa:	2300      	movs	r3, #0
 8001bac:	4618      	mov	r0, r3
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <wizchip_getnetmode>:
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f000 f847 	bl	8001c4c <WIZCHIP_READ>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <wizchip_settimeout>:
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8001bd6:	f000 f885 	bl	8001ce4 <WIZCHIP_WRITE>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	885b      	ldrh	r3, [r3, #2]
 8001bde:	0a1b      	lsrs	r3, r3, #8
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	4619      	mov	r1, r3
 8001be6:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8001bea:	f000 f87b 	bl	8001ce4 <WIZCHIP_WRITE>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	885b      	ldrh	r3, [r3, #2]
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8001bfa:	f000 f873 	bl	8001ce4 <WIZCHIP_WRITE>
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <wizchip_gettimeout>:
 8001c06:	b590      	push	{r4, r7, lr}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8001c12:	f000 f81b 	bl	8001c4c <WIZCHIP_READ>
 8001c16:	4603      	mov	r3, r0
 8001c18:	461a      	mov	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	701a      	strb	r2, [r3, #0]
 8001c1e:	f44f 50c8 	mov.w	r0, #6400	; 0x1900
 8001c22:	f000 f813 	bl	8001c4c <WIZCHIP_READ>
 8001c26:	4603      	mov	r3, r0
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	021b      	lsls	r3, r3, #8
 8001c2c:	b29c      	uxth	r4, r3
 8001c2e:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
 8001c32:	f000 f80b 	bl	8001c4c <WIZCHIP_READ>
 8001c36:	4603      	mov	r3, r0
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	4423      	add	r3, r4
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	805a      	strh	r2, [r3, #2]
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd90      	pop	{r4, r7, pc}
	...

08001c4c <WIZCHIP_READ>:
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	4b22      	ldr	r3, [pc, #136]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	4798      	blx	r3
 8001c5a:	4b21      	ldr	r3, [pc, #132]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	4798      	blx	r3
 8001c60:	4b1f      	ldr	r3, [pc, #124]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <WIZCHIP_READ+0x24>
 8001c68:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d114      	bne.n	8001c9a <WIZCHIP_READ+0x4e>
 8001c70:	4b1b      	ldr	r3, [pc, #108]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	0c12      	lsrs	r2, r2, #16
 8001c78:	b2d2      	uxtb	r2, r2
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4798      	blx	r3
 8001c7e:	4b18      	ldr	r3, [pc, #96]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	0a12      	lsrs	r2, r2, #8
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	4610      	mov	r0, r2
 8001c8a:	4798      	blx	r3
 8001c8c:	4b14      	ldr	r3, [pc, #80]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001c8e:	6a1b      	ldr	r3, [r3, #32]
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	b2d2      	uxtb	r2, r2
 8001c94:	4610      	mov	r0, r2
 8001c96:	4798      	blx	r3
 8001c98:	e011      	b.n	8001cbe <WIZCHIP_READ+0x72>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	0c1b      	lsrs	r3, r3, #16
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	733b      	strb	r3, [r7, #12]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	0a1b      	lsrs	r3, r3, #8
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	737b      	strb	r3, [r7, #13]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	73bb      	strb	r3, [r7, #14]
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb4:	f107 020c 	add.w	r2, r7, #12
 8001cb8:	2103      	movs	r1, #3
 8001cba:	4610      	mov	r0, r2
 8001cbc:	4798      	blx	r3
 8001cbe:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001cc0:	69db      	ldr	r3, [r3, #28]
 8001cc2:	4798      	blx	r3
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	73fb      	strb	r3, [r7, #15]
 8001cc8:	4b05      	ldr	r3, [pc, #20]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4798      	blx	r3
 8001cce:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <WIZCHIP_READ+0x94>)
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	4798      	blx	r3
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3710      	adds	r7, #16
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000020 	.word	0x20000020

08001ce4 <WIZCHIP_WRITE>:
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
 8001cf0:	4b22      	ldr	r3, [pc, #136]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	4798      	blx	r3
 8001cf6:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	4798      	blx	r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f043 0304 	orr.w	r3, r3, #4
 8001d02:	607b      	str	r3, [r7, #4]
 8001d04:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d119      	bne.n	8001d40 <WIZCHIP_WRITE+0x5c>
 8001d0c:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	0c12      	lsrs	r2, r2, #16
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	4610      	mov	r0, r2
 8001d18:	4798      	blx	r3
 8001d1a:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	0a12      	lsrs	r2, r2, #8
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	4610      	mov	r0, r2
 8001d26:	4798      	blx	r3
 8001d28:	4b14      	ldr	r3, [pc, #80]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d2a:	6a1b      	ldr	r3, [r3, #32]
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	4610      	mov	r0, r2
 8001d32:	4798      	blx	r3
 8001d34:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d36:	6a1b      	ldr	r3, [r3, #32]
 8001d38:	78fa      	ldrb	r2, [r7, #3]
 8001d3a:	4610      	mov	r0, r2
 8001d3c:	4798      	blx	r3
 8001d3e:	e013      	b.n	8001d68 <WIZCHIP_WRITE+0x84>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	0c1b      	lsrs	r3, r3, #16
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	733b      	strb	r3, [r7, #12]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	0a1b      	lsrs	r3, r3, #8
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	737b      	strb	r3, [r7, #13]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	73bb      	strb	r3, [r7, #14]
 8001d56:	78fb      	ldrb	r3, [r7, #3]
 8001d58:	73fb      	strb	r3, [r7, #15]
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	f107 020c 	add.w	r2, r7, #12
 8001d62:	2104      	movs	r1, #4
 8001d64:	4610      	mov	r0, r2
 8001d66:	4798      	blx	r3
 8001d68:	4b04      	ldr	r3, [pc, #16]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	4798      	blx	r3
 8001d6e:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <WIZCHIP_WRITE+0x98>)
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	4798      	blx	r3
 8001d74:	bf00      	nop
 8001d76:	3710      	adds	r7, #16
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000020 	.word	0x20000020

08001d80 <WIZCHIP_READ_BUF>:
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	80fb      	strh	r3, [r7, #6]
 8001d8e:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	4798      	blx	r3
 8001d94:	4b29      	ldr	r3, [pc, #164]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	4798      	blx	r3
 8001d9a:	4b28      	ldr	r3, [pc, #160]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <WIZCHIP_READ_BUF+0x2a>
 8001da2:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d126      	bne.n	8001df8 <WIZCHIP_READ_BUF+0x78>
 8001daa:	4b24      	ldr	r3, [pc, #144]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	0c12      	lsrs	r2, r2, #16
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	4610      	mov	r0, r2
 8001db6:	4798      	blx	r3
 8001db8:	4b20      	ldr	r3, [pc, #128]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	0a12      	lsrs	r2, r2, #8
 8001dc0:	b2d2      	uxtb	r2, r2
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	4798      	blx	r3
 8001dc6:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	4610      	mov	r0, r2
 8001dd0:	4798      	blx	r3
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	82fb      	strh	r3, [r7, #22]
 8001dd6:	e00a      	b.n	8001dee <WIZCHIP_READ_BUF+0x6e>
 8001dd8:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	8afa      	ldrh	r2, [r7, #22]
 8001dde:	68b9      	ldr	r1, [r7, #8]
 8001de0:	188c      	adds	r4, r1, r2
 8001de2:	4798      	blx	r3
 8001de4:	4603      	mov	r3, r0
 8001de6:	7023      	strb	r3, [r4, #0]
 8001de8:	8afb      	ldrh	r3, [r7, #22]
 8001dea:	3301      	adds	r3, #1
 8001dec:	82fb      	strh	r3, [r7, #22]
 8001dee:	8afa      	ldrh	r2, [r7, #22]
 8001df0:	88fb      	ldrh	r3, [r7, #6]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d3f0      	bcc.n	8001dd8 <WIZCHIP_READ_BUF+0x58>
 8001df6:	e017      	b.n	8001e28 <WIZCHIP_READ_BUF+0xa8>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	0c1b      	lsrs	r3, r3, #16
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	743b      	strb	r3, [r7, #16]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	0a1b      	lsrs	r3, r3, #8
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	747b      	strb	r3, [r7, #17]
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	74bb      	strb	r3, [r7, #18]
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e12:	f107 0210 	add.w	r2, r7, #16
 8001e16:	2103      	movs	r1, #3
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4798      	blx	r3
 8001e1c:	4b07      	ldr	r3, [pc, #28]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e20:	88fa      	ldrh	r2, [r7, #6]
 8001e22:	4611      	mov	r1, r2
 8001e24:	68b8      	ldr	r0, [r7, #8]
 8001e26:	4798      	blx	r3
 8001e28:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	4798      	blx	r3
 8001e2e:	4b03      	ldr	r3, [pc, #12]	; (8001e3c <WIZCHIP_READ_BUF+0xbc>)
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	4798      	blx	r3
 8001e34:	bf00      	nop
 8001e36:	371c      	adds	r7, #28
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd90      	pop	{r4, r7, pc}
 8001e3c:	20000020 	.word	0x20000020

08001e40 <WIZCHIP_WRITE_BUF>:
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	80fb      	strh	r3, [r7, #6]
 8001e4e:	4b2b      	ldr	r3, [pc, #172]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	4798      	blx	r3
 8001e54:	4b29      	ldr	r3, [pc, #164]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	4798      	blx	r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f043 0304 	orr.w	r3, r3, #4
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	4b26      	ldr	r3, [pc, #152]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d126      	bne.n	8001eb8 <WIZCHIP_WRITE_BUF+0x78>
 8001e6a:	4b24      	ldr	r3, [pc, #144]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e6c:	6a1b      	ldr	r3, [r3, #32]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	0c12      	lsrs	r2, r2, #16
 8001e72:	b2d2      	uxtb	r2, r2
 8001e74:	4610      	mov	r0, r2
 8001e76:	4798      	blx	r3
 8001e78:	4b20      	ldr	r3, [pc, #128]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	0a12      	lsrs	r2, r2, #8
 8001e80:	b2d2      	uxtb	r2, r2
 8001e82:	4610      	mov	r0, r2
 8001e84:	4798      	blx	r3
 8001e86:	4b1d      	ldr	r3, [pc, #116]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	4610      	mov	r0, r2
 8001e90:	4798      	blx	r3
 8001e92:	2300      	movs	r3, #0
 8001e94:	82fb      	strh	r3, [r7, #22]
 8001e96:	e00a      	b.n	8001eae <WIZCHIP_WRITE_BUF+0x6e>
 8001e98:	4b18      	ldr	r3, [pc, #96]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001e9a:	6a1b      	ldr	r3, [r3, #32]
 8001e9c:	8afa      	ldrh	r2, [r7, #22]
 8001e9e:	68b9      	ldr	r1, [r7, #8]
 8001ea0:	440a      	add	r2, r1
 8001ea2:	7812      	ldrb	r2, [r2, #0]
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4798      	blx	r3
 8001ea8:	8afb      	ldrh	r3, [r7, #22]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	82fb      	strh	r3, [r7, #22]
 8001eae:	8afa      	ldrh	r2, [r7, #22]
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d3f0      	bcc.n	8001e98 <WIZCHIP_WRITE_BUF+0x58>
 8001eb6:	e017      	b.n	8001ee8 <WIZCHIP_WRITE_BUF+0xa8>
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	0c1b      	lsrs	r3, r3, #16
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	743b      	strb	r3, [r7, #16]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	747b      	strb	r3, [r7, #17]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	74bb      	strb	r3, [r7, #18]
 8001ece:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed2:	f107 0210 	add.w	r2, r7, #16
 8001ed6:	2103      	movs	r1, #3
 8001ed8:	4610      	mov	r0, r2
 8001eda:	4798      	blx	r3
 8001edc:	4b07      	ldr	r3, [pc, #28]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee0:	88fa      	ldrh	r2, [r7, #6]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	68b8      	ldr	r0, [r7, #8]
 8001ee6:	4798      	blx	r3
 8001ee8:	4b04      	ldr	r3, [pc, #16]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4798      	blx	r3
 8001eee:	4b03      	ldr	r3, [pc, #12]	; (8001efc <WIZCHIP_WRITE_BUF+0xbc>)
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	4798      	blx	r3
 8001ef4:	bf00      	nop
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	20000020 	.word	0x20000020

08001f00 <getSn_TX_FSR>:
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	81fb      	strh	r3, [r7, #14]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	81bb      	strh	r3, [r7, #12]
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	3301      	adds	r3, #1
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff fe94 	bl	8001c4c <WIZCHIP_READ>
 8001f24:	4603      	mov	r3, r0
 8001f26:	81bb      	strh	r3, [r7, #12]
 8001f28:	89bb      	ldrh	r3, [r7, #12]
 8001f2a:	021b      	lsls	r3, r3, #8
 8001f2c:	b29c      	uxth	r4, r3
 8001f2e:	79fb      	ldrb	r3, [r7, #7]
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	3301      	adds	r3, #1
 8001f34:	00db      	lsls	r3, r3, #3
 8001f36:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fe86 	bl	8001c4c <WIZCHIP_READ>
 8001f40:	4603      	mov	r3, r0
 8001f42:	b29b      	uxth	r3, r3
 8001f44:	4423      	add	r3, r4
 8001f46:	81bb      	strh	r3, [r7, #12]
 8001f48:	89bb      	ldrh	r3, [r7, #12]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d01a      	beq.n	8001f84 <getSn_TX_FSR+0x84>
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	3301      	adds	r3, #1
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff fe76 	bl	8001c4c <WIZCHIP_READ>
 8001f60:	4603      	mov	r3, r0
 8001f62:	81fb      	strh	r3, [r7, #14]
 8001f64:	89fb      	ldrh	r3, [r7, #14]
 8001f66:	021b      	lsls	r3, r3, #8
 8001f68:	b29c      	uxth	r4, r3
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	3301      	adds	r3, #1
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fe68 	bl	8001c4c <WIZCHIP_READ>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	4423      	add	r3, r4
 8001f82:	81fb      	strh	r3, [r7, #14]
 8001f84:	89fa      	ldrh	r2, [r7, #14]
 8001f86:	89bb      	ldrh	r3, [r7, #12]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d1c2      	bne.n	8001f12 <getSn_TX_FSR+0x12>
 8001f8c:	89fb      	ldrh	r3, [r7, #14]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd90      	pop	{r4, r7, pc}

08001f96 <getSn_RX_RSR>:
 8001f96:	b590      	push	{r4, r7, lr}
 8001f98:	b085      	sub	sp, #20
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	71fb      	strb	r3, [r7, #7]
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	81fb      	strh	r3, [r7, #14]
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	81bb      	strh	r3, [r7, #12]
 8001fa8:	79fb      	ldrb	r3, [r7, #7]
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	3301      	adds	r3, #1
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff fe49 	bl	8001c4c <WIZCHIP_READ>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	81bb      	strh	r3, [r7, #12]
 8001fbe:	89bb      	ldrh	r3, [r7, #12]
 8001fc0:	021b      	lsls	r3, r3, #8
 8001fc2:	b29c      	uxth	r4, r3
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	3301      	adds	r3, #1
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff fe3b 	bl	8001c4c <WIZCHIP_READ>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	4423      	add	r3, r4
 8001fdc:	81bb      	strh	r3, [r7, #12]
 8001fde:	89bb      	ldrh	r3, [r7, #12]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d01a      	beq.n	800201a <getSn_RX_RSR+0x84>
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	3301      	adds	r3, #1
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fe2b 	bl	8001c4c <WIZCHIP_READ>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	81fb      	strh	r3, [r7, #14]
 8001ffa:	89fb      	ldrh	r3, [r7, #14]
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	b29c      	uxth	r4, r3
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	3301      	adds	r3, #1
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fe1d 	bl	8001c4c <WIZCHIP_READ>
 8002012:	4603      	mov	r3, r0
 8002014:	b29b      	uxth	r3, r3
 8002016:	4423      	add	r3, r4
 8002018:	81fb      	strh	r3, [r7, #14]
 800201a:	89fa      	ldrh	r2, [r7, #14]
 800201c:	89bb      	ldrh	r3, [r7, #12]
 800201e:	429a      	cmp	r2, r3
 8002020:	d1c2      	bne.n	8001fa8 <getSn_RX_RSR+0x12>
 8002022:	89fb      	ldrh	r3, [r7, #14]
 8002024:	4618      	mov	r0, r3
 8002026:	3714      	adds	r7, #20
 8002028:	46bd      	mov	sp, r7
 800202a:	bd90      	pop	{r4, r7, pc}

0800202c <wiz_send_data>:
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	6039      	str	r1, [r7, #0]
 8002036:	71fb      	strb	r3, [r7, #7]
 8002038:	4613      	mov	r3, r2
 800203a:	80bb      	strh	r3, [r7, #4]
 800203c:	2300      	movs	r3, #0
 800203e:	81fb      	strh	r3, [r7, #14]
 8002040:	2300      	movs	r3, #0
 8002042:	60bb      	str	r3, [r7, #8]
 8002044:	88bb      	ldrh	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d048      	beq.n	80020dc <wiz_send_data+0xb0>
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	3301      	adds	r3, #1
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fdf8 	bl	8001c4c <WIZCHIP_READ>
 800205c:	4603      	mov	r3, r0
 800205e:	b29b      	uxth	r3, r3
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	b29c      	uxth	r4, r3
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	3301      	adds	r3, #1
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fdeb 	bl	8001c4c <WIZCHIP_READ>
 8002076:	4603      	mov	r3, r0
 8002078:	b29b      	uxth	r3, r3
 800207a:	4423      	add	r3, r4
 800207c:	81fb      	strh	r3, [r7, #14]
 800207e:	89fb      	ldrh	r3, [r7, #14]
 8002080:	021b      	lsls	r3, r3, #8
 8002082:	79fa      	ldrb	r2, [r7, #7]
 8002084:	0092      	lsls	r2, r2, #2
 8002086:	3202      	adds	r2, #2
 8002088:	00d2      	lsls	r2, r2, #3
 800208a:	4413      	add	r3, r2
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	88bb      	ldrh	r3, [r7, #4]
 8002090:	461a      	mov	r2, r3
 8002092:	6839      	ldr	r1, [r7, #0]
 8002094:	68b8      	ldr	r0, [r7, #8]
 8002096:	f7ff fed3 	bl	8001e40 <WIZCHIP_WRITE_BUF>
 800209a:	89fa      	ldrh	r2, [r7, #14]
 800209c:	88bb      	ldrh	r3, [r7, #4]
 800209e:	4413      	add	r3, r2
 80020a0:	81fb      	strh	r3, [r7, #14]
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	3301      	adds	r3, #1
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80020ae:	461a      	mov	r2, r3
 80020b0:	89fb      	ldrh	r3, [r7, #14]
 80020b2:	0a1b      	lsrs	r3, r3, #8
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	4619      	mov	r1, r3
 80020ba:	4610      	mov	r0, r2
 80020bc:	f7ff fe12 	bl	8001ce4 <WIZCHIP_WRITE>
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	3301      	adds	r3, #1
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80020cc:	461a      	mov	r2, r3
 80020ce:	89fb      	ldrh	r3, [r7, #14]
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	4619      	mov	r1, r3
 80020d4:	4610      	mov	r0, r2
 80020d6:	f7ff fe05 	bl	8001ce4 <WIZCHIP_WRITE>
 80020da:	e000      	b.n	80020de <wiz_send_data+0xb2>
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd90      	pop	{r4, r7, pc}

080020e4 <wiz_recv_data>:
 80020e4:	b590      	push	{r4, r7, lr}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	6039      	str	r1, [r7, #0]
 80020ee:	71fb      	strb	r3, [r7, #7]
 80020f0:	4613      	mov	r3, r2
 80020f2:	80bb      	strh	r3, [r7, #4]
 80020f4:	2300      	movs	r3, #0
 80020f6:	81fb      	strh	r3, [r7, #14]
 80020f8:	2300      	movs	r3, #0
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	88bb      	ldrh	r3, [r7, #4]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d048      	beq.n	8002194 <wiz_recv_data+0xb0>
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	3301      	adds	r3, #1
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800210e:	4618      	mov	r0, r3
 8002110:	f7ff fd9c 	bl	8001c4c <WIZCHIP_READ>
 8002114:	4603      	mov	r3, r0
 8002116:	b29b      	uxth	r3, r3
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	b29c      	uxth	r4, r3
 800211c:	79fb      	ldrb	r3, [r7, #7]
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	3301      	adds	r3, #1
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff fd8f 	bl	8001c4c <WIZCHIP_READ>
 800212e:	4603      	mov	r3, r0
 8002130:	b29b      	uxth	r3, r3
 8002132:	4423      	add	r3, r4
 8002134:	81fb      	strh	r3, [r7, #14]
 8002136:	89fb      	ldrh	r3, [r7, #14]
 8002138:	021b      	lsls	r3, r3, #8
 800213a:	79fa      	ldrb	r2, [r7, #7]
 800213c:	0092      	lsls	r2, r2, #2
 800213e:	3203      	adds	r2, #3
 8002140:	00d2      	lsls	r2, r2, #3
 8002142:	4413      	add	r3, r2
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	88bb      	ldrh	r3, [r7, #4]
 8002148:	461a      	mov	r2, r3
 800214a:	6839      	ldr	r1, [r7, #0]
 800214c:	68b8      	ldr	r0, [r7, #8]
 800214e:	f7ff fe17 	bl	8001d80 <WIZCHIP_READ_BUF>
 8002152:	89fa      	ldrh	r2, [r7, #14]
 8002154:	88bb      	ldrh	r3, [r7, #4]
 8002156:	4413      	add	r3, r2
 8002158:	81fb      	strh	r3, [r7, #14]
 800215a:	79fb      	ldrb	r3, [r7, #7]
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	3301      	adds	r3, #1
 8002160:	00db      	lsls	r3, r3, #3
 8002162:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002166:	461a      	mov	r2, r3
 8002168:	89fb      	ldrh	r3, [r7, #14]
 800216a:	0a1b      	lsrs	r3, r3, #8
 800216c:	b29b      	uxth	r3, r3
 800216e:	b2db      	uxtb	r3, r3
 8002170:	4619      	mov	r1, r3
 8002172:	4610      	mov	r0, r2
 8002174:	f7ff fdb6 	bl	8001ce4 <WIZCHIP_WRITE>
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	3301      	adds	r3, #1
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002184:	461a      	mov	r2, r3
 8002186:	89fb      	ldrh	r3, [r7, #14]
 8002188:	b2db      	uxtb	r3, r3
 800218a:	4619      	mov	r1, r3
 800218c:	4610      	mov	r0, r2
 800218e:	f7ff fda9 	bl	8001ce4 <WIZCHIP_WRITE>
 8002192:	e000      	b.n	8002196 <wiz_recv_data+0xb2>
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	bd90      	pop	{r4, r7, pc}

0800219c <Reset_Handler>:
 800219c:	f7fe fa2c 	bl	80005f8 <SystemInit>
 80021a0:	480b      	ldr	r0, [pc, #44]	; (80021d0 <LoopFillZerobss+0xe>)
 80021a2:	490c      	ldr	r1, [pc, #48]	; (80021d4 <LoopFillZerobss+0x12>)
 80021a4:	4a0c      	ldr	r2, [pc, #48]	; (80021d8 <LoopFillZerobss+0x16>)
 80021a6:	2300      	movs	r3, #0
 80021a8:	e002      	b.n	80021b0 <LoopCopyDataInit>

080021aa <CopyDataInit>:
 80021aa:	58d4      	ldr	r4, [r2, r3]
 80021ac:	50c4      	str	r4, [r0, r3]
 80021ae:	3304      	adds	r3, #4

080021b0 <LoopCopyDataInit>:
 80021b0:	18c4      	adds	r4, r0, r3
 80021b2:	428c      	cmp	r4, r1
 80021b4:	d3f9      	bcc.n	80021aa <CopyDataInit>
 80021b6:	4a09      	ldr	r2, [pc, #36]	; (80021dc <LoopFillZerobss+0x1a>)
 80021b8:	4c09      	ldr	r4, [pc, #36]	; (80021e0 <LoopFillZerobss+0x1e>)
 80021ba:	2300      	movs	r3, #0
 80021bc:	e001      	b.n	80021c2 <LoopFillZerobss>

080021be <FillZerobss>:
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	3204      	adds	r2, #4

080021c2 <LoopFillZerobss>:
 80021c2:	42a2      	cmp	r2, r4
 80021c4:	d3fb      	bcc.n	80021be <FillZerobss>
 80021c6:	f002 feb9 	bl	8004f3c <__libc_init_array>
 80021ca:	f7fe f825 	bl	8000218 <main>
 80021ce:	4770      	bx	lr
 80021d0:	20000000 	.word	0x20000000
 80021d4:	200000a8 	.word	0x200000a8
 80021d8:	08005340 	.word	0x08005340
 80021dc:	200000a8 	.word	0x200000a8
 80021e0:	20001674 	.word	0x20001674

080021e4 <ADC1_2_IRQHandler>:
 80021e4:	e7fe      	b.n	80021e4 <ADC1_2_IRQHandler>
	...

080021e8 <HAL_Init>:
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	4b08      	ldr	r3, [pc, #32]	; (8002210 <HAL_Init+0x28>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a07      	ldr	r2, [pc, #28]	; (8002210 <HAL_Init+0x28>)
 80021f2:	f043 0310 	orr.w	r3, r3, #16
 80021f6:	6013      	str	r3, [r2, #0]
 80021f8:	2003      	movs	r0, #3
 80021fa:	f000 f92b 	bl	8002454 <HAL_NVIC_SetPriorityGrouping>
 80021fe:	200f      	movs	r0, #15
 8002200:	f000 f808 	bl	8002214 <HAL_InitTick>
 8002204:	f7fe f952 	bl	80004ac <HAL_MspInit>
 8002208:	2300      	movs	r3, #0
 800220a:	4618      	mov	r0, r3
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40022000 	.word	0x40022000

08002214 <HAL_InitTick>:
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_InitTick+0x54>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4b12      	ldr	r3, [pc, #72]	; (800226c <HAL_InitTick+0x58>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800222a:	fbb3 f3f1 	udiv	r3, r3, r1
 800222e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f935 	bl	80024a2 <HAL_SYSTICK_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <HAL_InitTick+0x2e>
 800223e:	2301      	movs	r3, #1
 8002240:	e00e      	b.n	8002260 <HAL_InitTick+0x4c>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b0f      	cmp	r3, #15
 8002246:	d80a      	bhi.n	800225e <HAL_InitTick+0x4a>
 8002248:	2200      	movs	r2, #0
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	f04f 30ff 	mov.w	r0, #4294967295
 8002250:	f000 f90b 	bl	800246a <HAL_NVIC_SetPriority>
 8002254:	4a06      	ldr	r2, [pc, #24]	; (8002270 <HAL_InitTick+0x5c>)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	2300      	movs	r3, #0
 800225c:	e000      	b.n	8002260 <HAL_InitTick+0x4c>
 800225e:	2301      	movs	r3, #1
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000018 	.word	0x20000018
 800226c:	20000050 	.word	0x20000050
 8002270:	2000004c 	.word	0x2000004c

08002274 <HAL_IncTick>:
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <HAL_IncTick+0x1c>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	4b05      	ldr	r3, [pc, #20]	; (8002294 <HAL_IncTick+0x20>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4413      	add	r3, r2
 8002284:	4a03      	ldr	r2, [pc, #12]	; (8002294 <HAL_IncTick+0x20>)
 8002286:	6013      	str	r3, [r2, #0]
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	20000050 	.word	0x20000050
 8002294:	200007e4 	.word	0x200007e4

08002298 <HAL_GetTick>:
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
 800229c:	4b02      	ldr	r3, [pc, #8]	; (80022a8 <HAL_GetTick+0x10>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	200007e4 	.word	0x200007e4

080022ac <HAL_Delay>:
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	f7ff fff0 	bl	8002298 <HAL_GetTick>
 80022b8:	60b8      	str	r0, [r7, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d005      	beq.n	80022d2 <HAL_Delay+0x26>
 80022c6:	4b0a      	ldr	r3, [pc, #40]	; (80022f0 <HAL_Delay+0x44>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4413      	add	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
 80022d2:	bf00      	nop
 80022d4:	f7ff ffe0 	bl	8002298 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d8f7      	bhi.n	80022d4 <HAL_Delay+0x28>
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000050 	.word	0x20000050

080022f4 <__NVIC_SetPriorityGrouping>:
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002310:	4013      	ands	r3, r2
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	021a      	lsls	r2, r3, #8
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	4313      	orrs	r3, r2
 800231c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	4a04      	ldr	r2, [pc, #16]	; (8002338 <__NVIC_SetPriorityGrouping+0x44>)
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	60d3      	str	r3, [r2, #12]
 800232c:	bf00      	nop
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	bc80      	pop	{r7}
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_GetPriorityGrouping>:
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
 8002340:	4b04      	ldr	r3, [pc, #16]	; (8002354 <__NVIC_GetPriorityGrouping+0x18>)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	0a1b      	lsrs	r3, r3, #8
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	4618      	mov	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <__NVIC_SetPriority>:
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	4603      	mov	r3, r0
 8002360:	6039      	str	r1, [r7, #0]
 8002362:	71fb      	strb	r3, [r7, #7]
 8002364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002368:	2b00      	cmp	r3, #0
 800236a:	db0a      	blt.n	8002382 <__NVIC_SetPriority+0x2a>
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	b2da      	uxtb	r2, r3
 8002370:	490c      	ldr	r1, [pc, #48]	; (80023a4 <__NVIC_SetPriority+0x4c>)
 8002372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002376:	0112      	lsls	r2, r2, #4
 8002378:	b2d2      	uxtb	r2, r2
 800237a:	440b      	add	r3, r1
 800237c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8002380:	e00a      	b.n	8002398 <__NVIC_SetPriority+0x40>
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4908      	ldr	r1, [pc, #32]	; (80023a8 <__NVIC_SetPriority+0x50>)
 8002388:	79fb      	ldrb	r3, [r7, #7]
 800238a:	f003 030f 	and.w	r3, r3, #15
 800238e:	3b04      	subs	r3, #4
 8002390:	0112      	lsls	r2, r2, #4
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	440b      	add	r3, r1
 8002396:	761a      	strb	r2, [r3, #24]
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	bc80      	pop	{r7}
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000e100 	.word	0xe000e100
 80023a8:	e000ed00 	.word	0xe000ed00

080023ac <NVIC_EncodePriority>:
 80023ac:	b480      	push	{r7}
 80023ae:	b089      	sub	sp, #36	; 0x24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	f003 0307 	and.w	r3, r3, #7
 80023be:	61fb      	str	r3, [r7, #28]
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	f1c3 0307 	rsb	r3, r3, #7
 80023c6:	2b04      	cmp	r3, #4
 80023c8:	bf28      	it	cs
 80023ca:	2304      	movcs	r3, #4
 80023cc:	61bb      	str	r3, [r7, #24]
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	3304      	adds	r3, #4
 80023d2:	2b06      	cmp	r3, #6
 80023d4:	d902      	bls.n	80023dc <NVIC_EncodePriority+0x30>
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	3b03      	subs	r3, #3
 80023da:	e000      	b.n	80023de <NVIC_EncodePriority+0x32>
 80023dc:	2300      	movs	r3, #0
 80023de:	617b      	str	r3, [r7, #20]
 80023e0:	f04f 32ff 	mov.w	r2, #4294967295
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43da      	mvns	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	401a      	ands	r2, r3
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	409a      	lsls	r2, r3
 80023f4:	f04f 31ff 	mov.w	r1, #4294967295
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	fa01 f303 	lsl.w	r3, r1, r3
 80023fe:	43d9      	mvns	r1, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	400b      	ands	r3, r1
 8002404:	4313      	orrs	r3, r2
 8002406:	4618      	mov	r0, r3
 8002408:	3724      	adds	r7, #36	; 0x24
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <SysTick_Config>:
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3b01      	subs	r3, #1
 800241c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002420:	d301      	bcc.n	8002426 <SysTick_Config+0x16>
 8002422:	2301      	movs	r3, #1
 8002424:	e00f      	b.n	8002446 <SysTick_Config+0x36>
 8002426:	4a0a      	ldr	r2, [pc, #40]	; (8002450 <SysTick_Config+0x40>)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3b01      	subs	r3, #1
 800242c:	6053      	str	r3, [r2, #4]
 800242e:	210f      	movs	r1, #15
 8002430:	f04f 30ff 	mov.w	r0, #4294967295
 8002434:	f7ff ff90 	bl	8002358 <__NVIC_SetPriority>
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <SysTick_Config+0x40>)
 800243a:	2200      	movs	r2, #0
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	4b04      	ldr	r3, [pc, #16]	; (8002450 <SysTick_Config+0x40>)
 8002440:	2207      	movs	r2, #7
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	2300      	movs	r3, #0
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	e000e010 	.word	0xe000e010

08002454 <HAL_NVIC_SetPriorityGrouping>:
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7ff ff49 	bl	80022f4 <__NVIC_SetPriorityGrouping>
 8002462:	bf00      	nop
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <HAL_NVIC_SetPriority>:
 800246a:	b580      	push	{r7, lr}
 800246c:	b086      	sub	sp, #24
 800246e:	af00      	add	r7, sp, #0
 8002470:	4603      	mov	r3, r0
 8002472:	60b9      	str	r1, [r7, #8]
 8002474:	607a      	str	r2, [r7, #4]
 8002476:	73fb      	strb	r3, [r7, #15]
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
 800247c:	f7ff ff5e 	bl	800233c <__NVIC_GetPriorityGrouping>
 8002480:	6178      	str	r0, [r7, #20]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	68b9      	ldr	r1, [r7, #8]
 8002486:	6978      	ldr	r0, [r7, #20]
 8002488:	f7ff ff90 	bl	80023ac <NVIC_EncodePriority>
 800248c:	4602      	mov	r2, r0
 800248e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002492:	4611      	mov	r1, r2
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff ff5f 	bl	8002358 <__NVIC_SetPriority>
 800249a:	bf00      	nop
 800249c:	3718      	adds	r7, #24
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <HAL_SYSTICK_Config>:
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b082      	sub	sp, #8
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7ff ffb0 	bl	8002410 <SysTick_Config>
 80024b0:	4603      	mov	r3, r0
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
	...

080024bc <HAL_GPIO_Init>:
 80024bc:	b480      	push	{r7}
 80024be:	b08b      	sub	sp, #44	; 0x2c
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
 80024c6:	2300      	movs	r3, #0
 80024c8:	627b      	str	r3, [r7, #36]	; 0x24
 80024ca:	2300      	movs	r3, #0
 80024cc:	623b      	str	r3, [r7, #32]
 80024ce:	e169      	b.n	80027a4 <HAL_GPIO_Init+0x2e8>
 80024d0:	2201      	movs	r2, #1
 80024d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	61fb      	str	r3, [r7, #28]
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	69fa      	ldr	r2, [r7, #28]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
 80024e4:	69ba      	ldr	r2, [r7, #24]
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	f040 8158 	bne.w	800279e <HAL_GPIO_Init+0x2e2>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4a9a      	ldr	r2, [pc, #616]	; (800275c <HAL_GPIO_Init+0x2a0>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d05e      	beq.n	80025b6 <HAL_GPIO_Init+0xfa>
 80024f8:	4a98      	ldr	r2, [pc, #608]	; (800275c <HAL_GPIO_Init+0x2a0>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d875      	bhi.n	80025ea <HAL_GPIO_Init+0x12e>
 80024fe:	4a98      	ldr	r2, [pc, #608]	; (8002760 <HAL_GPIO_Init+0x2a4>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d058      	beq.n	80025b6 <HAL_GPIO_Init+0xfa>
 8002504:	4a96      	ldr	r2, [pc, #600]	; (8002760 <HAL_GPIO_Init+0x2a4>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d86f      	bhi.n	80025ea <HAL_GPIO_Init+0x12e>
 800250a:	4a96      	ldr	r2, [pc, #600]	; (8002764 <HAL_GPIO_Init+0x2a8>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d052      	beq.n	80025b6 <HAL_GPIO_Init+0xfa>
 8002510:	4a94      	ldr	r2, [pc, #592]	; (8002764 <HAL_GPIO_Init+0x2a8>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d869      	bhi.n	80025ea <HAL_GPIO_Init+0x12e>
 8002516:	4a94      	ldr	r2, [pc, #592]	; (8002768 <HAL_GPIO_Init+0x2ac>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d04c      	beq.n	80025b6 <HAL_GPIO_Init+0xfa>
 800251c:	4a92      	ldr	r2, [pc, #584]	; (8002768 <HAL_GPIO_Init+0x2ac>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d863      	bhi.n	80025ea <HAL_GPIO_Init+0x12e>
 8002522:	4a92      	ldr	r2, [pc, #584]	; (800276c <HAL_GPIO_Init+0x2b0>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d046      	beq.n	80025b6 <HAL_GPIO_Init+0xfa>
 8002528:	4a90      	ldr	r2, [pc, #576]	; (800276c <HAL_GPIO_Init+0x2b0>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d85d      	bhi.n	80025ea <HAL_GPIO_Init+0x12e>
 800252e:	2b12      	cmp	r3, #18
 8002530:	d82a      	bhi.n	8002588 <HAL_GPIO_Init+0xcc>
 8002532:	2b12      	cmp	r3, #18
 8002534:	d859      	bhi.n	80025ea <HAL_GPIO_Init+0x12e>
 8002536:	a201      	add	r2, pc, #4	; (adr r2, 800253c <HAL_GPIO_Init+0x80>)
 8002538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253c:	080025b7 	.word	0x080025b7
 8002540:	08002591 	.word	0x08002591
 8002544:	080025a3 	.word	0x080025a3
 8002548:	080025e5 	.word	0x080025e5
 800254c:	080025eb 	.word	0x080025eb
 8002550:	080025eb 	.word	0x080025eb
 8002554:	080025eb 	.word	0x080025eb
 8002558:	080025eb 	.word	0x080025eb
 800255c:	080025eb 	.word	0x080025eb
 8002560:	080025eb 	.word	0x080025eb
 8002564:	080025eb 	.word	0x080025eb
 8002568:	080025eb 	.word	0x080025eb
 800256c:	080025eb 	.word	0x080025eb
 8002570:	080025eb 	.word	0x080025eb
 8002574:	080025eb 	.word	0x080025eb
 8002578:	080025eb 	.word	0x080025eb
 800257c:	080025eb 	.word	0x080025eb
 8002580:	08002599 	.word	0x08002599
 8002584:	080025ad 	.word	0x080025ad
 8002588:	4a79      	ldr	r2, [pc, #484]	; (8002770 <HAL_GPIO_Init+0x2b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d013      	beq.n	80025b6 <HAL_GPIO_Init+0xfa>
 800258e:	e02c      	b.n	80025ea <HAL_GPIO_Init+0x12e>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	623b      	str	r3, [r7, #32]
 8002596:	e029      	b.n	80025ec <HAL_GPIO_Init+0x130>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	3304      	adds	r3, #4
 800259e:	623b      	str	r3, [r7, #32]
 80025a0:	e024      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	3308      	adds	r3, #8
 80025a8:	623b      	str	r3, [r7, #32]
 80025aa:	e01f      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	330c      	adds	r3, #12
 80025b2:	623b      	str	r3, [r7, #32]
 80025b4:	e01a      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d102      	bne.n	80025c4 <HAL_GPIO_Init+0x108>
 80025be:	2304      	movs	r3, #4
 80025c0:	623b      	str	r3, [r7, #32]
 80025c2:	e013      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d105      	bne.n	80025d8 <HAL_GPIO_Init+0x11c>
 80025cc:	2308      	movs	r3, #8
 80025ce:	623b      	str	r3, [r7, #32]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69fa      	ldr	r2, [r7, #28]
 80025d4:	611a      	str	r2, [r3, #16]
 80025d6:	e009      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025d8:	2308      	movs	r3, #8
 80025da:	623b      	str	r3, [r7, #32]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69fa      	ldr	r2, [r7, #28]
 80025e0:	615a      	str	r2, [r3, #20]
 80025e2:	e003      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025e4:	2300      	movs	r3, #0
 80025e6:	623b      	str	r3, [r7, #32]
 80025e8:	e000      	b.n	80025ec <HAL_GPIO_Init+0x130>
 80025ea:	bf00      	nop
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	2bff      	cmp	r3, #255	; 0xff
 80025f0:	d801      	bhi.n	80025f6 <HAL_GPIO_Init+0x13a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	e001      	b.n	80025fa <HAL_GPIO_Init+0x13e>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3304      	adds	r3, #4
 80025fa:	617b      	str	r3, [r7, #20]
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	2bff      	cmp	r3, #255	; 0xff
 8002600:	d802      	bhi.n	8002608 <HAL_GPIO_Init+0x14c>
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	e002      	b.n	800260e <HAL_GPIO_Init+0x152>
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	3b08      	subs	r3, #8
 800260c:	009b      	lsls	r3, r3, #2
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	210f      	movs	r1, #15
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	fa01 f303 	lsl.w	r3, r1, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	401a      	ands	r2, r3
 8002620:	6a39      	ldr	r1, [r7, #32]
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	fa01 f303 	lsl.w	r3, r1, r3
 8002628:	431a      	orrs	r2, r3
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	f000 80b1 	beq.w	800279e <HAL_GPIO_Init+0x2e2>
 800263c:	4b4d      	ldr	r3, [pc, #308]	; (8002774 <HAL_GPIO_Init+0x2b8>)
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	4a4c      	ldr	r2, [pc, #304]	; (8002774 <HAL_GPIO_Init+0x2b8>)
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	6193      	str	r3, [r2, #24]
 8002648:	4b4a      	ldr	r3, [pc, #296]	; (8002774 <HAL_GPIO_Init+0x2b8>)
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	4a48      	ldr	r2, [pc, #288]	; (8002778 <HAL_GPIO_Init+0x2bc>)
 8002656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002658:	089b      	lsrs	r3, r3, #2
 800265a:	3302      	adds	r3, #2
 800265c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	f003 0303 	and.w	r3, r3, #3
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	220f      	movs	r2, #15
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	43db      	mvns	r3, r3
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	4013      	ands	r3, r2
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a40      	ldr	r2, [pc, #256]	; (800277c <HAL_GPIO_Init+0x2c0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d013      	beq.n	80026a8 <HAL_GPIO_Init+0x1ec>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a3f      	ldr	r2, [pc, #252]	; (8002780 <HAL_GPIO_Init+0x2c4>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d00d      	beq.n	80026a4 <HAL_GPIO_Init+0x1e8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a3e      	ldr	r2, [pc, #248]	; (8002784 <HAL_GPIO_Init+0x2c8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d007      	beq.n	80026a0 <HAL_GPIO_Init+0x1e4>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a3d      	ldr	r2, [pc, #244]	; (8002788 <HAL_GPIO_Init+0x2cc>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d101      	bne.n	800269c <HAL_GPIO_Init+0x1e0>
 8002698:	2303      	movs	r3, #3
 800269a:	e006      	b.n	80026aa <HAL_GPIO_Init+0x1ee>
 800269c:	2304      	movs	r3, #4
 800269e:	e004      	b.n	80026aa <HAL_GPIO_Init+0x1ee>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e002      	b.n	80026aa <HAL_GPIO_Init+0x1ee>
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <HAL_GPIO_Init+0x1ee>
 80026a8:	2300      	movs	r3, #0
 80026aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ac:	f002 0203 	and.w	r2, r2, #3
 80026b0:	0092      	lsls	r2, r2, #2
 80026b2:	4093      	lsls	r3, r2
 80026b4:	68fa      	ldr	r2, [r7, #12]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
 80026ba:	492f      	ldr	r1, [pc, #188]	; (8002778 <HAL_GPIO_Init+0x2bc>)
 80026bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026be:	089b      	lsrs	r3, r3, #2
 80026c0:	3302      	adds	r3, #2
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d006      	beq.n	80026e2 <HAL_GPIO_Init+0x226>
 80026d4:	4b2d      	ldr	r3, [pc, #180]	; (800278c <HAL_GPIO_Init+0x2d0>)
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	492c      	ldr	r1, [pc, #176]	; (800278c <HAL_GPIO_Init+0x2d0>)
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	4313      	orrs	r3, r2
 80026de:	608b      	str	r3, [r1, #8]
 80026e0:	e006      	b.n	80026f0 <HAL_GPIO_Init+0x234>
 80026e2:	4b2a      	ldr	r3, [pc, #168]	; (800278c <HAL_GPIO_Init+0x2d0>)
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	4928      	ldr	r1, [pc, #160]	; (800278c <HAL_GPIO_Init+0x2d0>)
 80026ec:	4013      	ands	r3, r2
 80026ee:	608b      	str	r3, [r1, #8]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <HAL_GPIO_Init+0x24e>
 80026fc:	4b23      	ldr	r3, [pc, #140]	; (800278c <HAL_GPIO_Init+0x2d0>)
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	4922      	ldr	r1, [pc, #136]	; (800278c <HAL_GPIO_Init+0x2d0>)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	4313      	orrs	r3, r2
 8002706:	60cb      	str	r3, [r1, #12]
 8002708:	e006      	b.n	8002718 <HAL_GPIO_Init+0x25c>
 800270a:	4b20      	ldr	r3, [pc, #128]	; (800278c <HAL_GPIO_Init+0x2d0>)
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	43db      	mvns	r3, r3
 8002712:	491e      	ldr	r1, [pc, #120]	; (800278c <HAL_GPIO_Init+0x2d0>)
 8002714:	4013      	ands	r3, r2
 8002716:	60cb      	str	r3, [r1, #12]
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d006      	beq.n	8002732 <HAL_GPIO_Init+0x276>
 8002724:	4b19      	ldr	r3, [pc, #100]	; (800278c <HAL_GPIO_Init+0x2d0>)
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	4918      	ldr	r1, [pc, #96]	; (800278c <HAL_GPIO_Init+0x2d0>)
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	4313      	orrs	r3, r2
 800272e:	604b      	str	r3, [r1, #4]
 8002730:	e006      	b.n	8002740 <HAL_GPIO_Init+0x284>
 8002732:	4b16      	ldr	r3, [pc, #88]	; (800278c <HAL_GPIO_Init+0x2d0>)
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	43db      	mvns	r3, r3
 800273a:	4914      	ldr	r1, [pc, #80]	; (800278c <HAL_GPIO_Init+0x2d0>)
 800273c:	4013      	ands	r3, r2
 800273e:	604b      	str	r3, [r1, #4]
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d021      	beq.n	8002790 <HAL_GPIO_Init+0x2d4>
 800274c:	4b0f      	ldr	r3, [pc, #60]	; (800278c <HAL_GPIO_Init+0x2d0>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	490e      	ldr	r1, [pc, #56]	; (800278c <HAL_GPIO_Init+0x2d0>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	4313      	orrs	r3, r2
 8002756:	600b      	str	r3, [r1, #0]
 8002758:	e021      	b.n	800279e <HAL_GPIO_Init+0x2e2>
 800275a:	bf00      	nop
 800275c:	10320000 	.word	0x10320000
 8002760:	10310000 	.word	0x10310000
 8002764:	10220000 	.word	0x10220000
 8002768:	10210000 	.word	0x10210000
 800276c:	10120000 	.word	0x10120000
 8002770:	10110000 	.word	0x10110000
 8002774:	40021000 	.word	0x40021000
 8002778:	40010000 	.word	0x40010000
 800277c:	40010800 	.word	0x40010800
 8002780:	40010c00 	.word	0x40010c00
 8002784:	40011000 	.word	0x40011000
 8002788:	40011400 	.word	0x40011400
 800278c:	40010400 	.word	0x40010400
 8002790:	4b0b      	ldr	r3, [pc, #44]	; (80027c0 <HAL_GPIO_Init+0x304>)
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	43db      	mvns	r3, r3
 8002798:	4909      	ldr	r1, [pc, #36]	; (80027c0 <HAL_GPIO_Init+0x304>)
 800279a:	4013      	ands	r3, r2
 800279c:	600b      	str	r3, [r1, #0]
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	3301      	adds	r3, #1
 80027a2:	627b      	str	r3, [r7, #36]	; 0x24
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027aa:	fa22 f303 	lsr.w	r3, r2, r3
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	f47f ae8e 	bne.w	80024d0 <HAL_GPIO_Init+0x14>
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop
 80027b8:	372c      	adds	r7, #44	; 0x2c
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	40010400 	.word	0x40010400

080027c4 <HAL_GPIO_ReadPin>:
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	460b      	mov	r3, r1
 80027ce:	807b      	strh	r3, [r7, #2]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689a      	ldr	r2, [r3, #8]
 80027d4:	887b      	ldrh	r3, [r7, #2]
 80027d6:	4013      	ands	r3, r2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <HAL_GPIO_ReadPin+0x1e>
 80027dc:	2301      	movs	r3, #1
 80027de:	73fb      	strb	r3, [r7, #15]
 80027e0:	e001      	b.n	80027e6 <HAL_GPIO_ReadPin+0x22>
 80027e2:	2300      	movs	r3, #0
 80027e4:	73fb      	strb	r3, [r7, #15]
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bc80      	pop	{r7}
 80027f0:	4770      	bx	lr

080027f2 <HAL_GPIO_WritePin>:
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	460b      	mov	r3, r1
 80027fc:	807b      	strh	r3, [r7, #2]
 80027fe:	4613      	mov	r3, r2
 8002800:	707b      	strb	r3, [r7, #1]
 8002802:	787b      	ldrb	r3, [r7, #1]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d003      	beq.n	8002810 <HAL_GPIO_WritePin+0x1e>
 8002808:	887a      	ldrh	r2, [r7, #2]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	e003      	b.n	8002818 <HAL_GPIO_WritePin+0x26>
 8002810:	887b      	ldrh	r3, [r7, #2]
 8002812:	041a      	lsls	r2, r3, #16
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	611a      	str	r2, [r3, #16]
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	bc80      	pop	{r7}
 8002820:	4770      	bx	lr
	...

08002824 <HAL_RCC_OscConfig>:
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_RCC_OscConfig+0x12>
 8002832:	2301      	movs	r3, #1
 8002834:	e272      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	2b00      	cmp	r3, #0
 8002840:	f000 8087 	beq.w	8002952 <HAL_RCC_OscConfig+0x12e>
 8002844:	4b92      	ldr	r3, [pc, #584]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 030c 	and.w	r3, r3, #12
 800284c:	2b04      	cmp	r3, #4
 800284e:	d00c      	beq.n	800286a <HAL_RCC_OscConfig+0x46>
 8002850:	4b8f      	ldr	r3, [pc, #572]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 030c 	and.w	r3, r3, #12
 8002858:	2b08      	cmp	r3, #8
 800285a:	d112      	bne.n	8002882 <HAL_RCC_OscConfig+0x5e>
 800285c:	4b8c      	ldr	r3, [pc, #560]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002868:	d10b      	bne.n	8002882 <HAL_RCC_OscConfig+0x5e>
 800286a:	4b89      	ldr	r3, [pc, #548]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d06c      	beq.n	8002950 <HAL_RCC_OscConfig+0x12c>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d168      	bne.n	8002950 <HAL_RCC_OscConfig+0x12c>
 800287e:	2301      	movs	r3, #1
 8002880:	e24c      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288a:	d106      	bne.n	800289a <HAL_RCC_OscConfig+0x76>
 800288c:	4b80      	ldr	r3, [pc, #512]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a7f      	ldr	r2, [pc, #508]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002896:	6013      	str	r3, [r2, #0]
 8002898:	e02e      	b.n	80028f8 <HAL_RCC_OscConfig+0xd4>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d10c      	bne.n	80028bc <HAL_RCC_OscConfig+0x98>
 80028a2:	4b7b      	ldr	r3, [pc, #492]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a7a      	ldr	r2, [pc, #488]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ac:	6013      	str	r3, [r2, #0]
 80028ae:	4b78      	ldr	r3, [pc, #480]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a77      	ldr	r2, [pc, #476]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028b8:	6013      	str	r3, [r2, #0]
 80028ba:	e01d      	b.n	80028f8 <HAL_RCC_OscConfig+0xd4>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0xbc>
 80028c6:	4b72      	ldr	r3, [pc, #456]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a71      	ldr	r2, [pc, #452]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028d0:	6013      	str	r3, [r2, #0]
 80028d2:	4b6f      	ldr	r3, [pc, #444]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a6e      	ldr	r2, [pc, #440]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0xd4>
 80028e0:	4b6b      	ldr	r3, [pc, #428]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a6a      	ldr	r2, [pc, #424]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ea:	6013      	str	r3, [r2, #0]
 80028ec:	4b68      	ldr	r3, [pc, #416]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a67      	ldr	r2, [pc, #412]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80028f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d013      	beq.n	8002928 <HAL_RCC_OscConfig+0x104>
 8002900:	f7ff fcca 	bl	8002298 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0xf6>
 8002908:	f7ff fcc6 	bl	8002298 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b64      	cmp	r3, #100	; 0x64
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0xf6>
 8002916:	2303      	movs	r3, #3
 8002918:	e200      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 800291a:	4b5d      	ldr	r3, [pc, #372]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0f0      	beq.n	8002908 <HAL_RCC_OscConfig+0xe4>
 8002926:	e014      	b.n	8002952 <HAL_RCC_OscConfig+0x12e>
 8002928:	f7ff fcb6 	bl	8002298 <HAL_GetTick>
 800292c:	6138      	str	r0, [r7, #16]
 800292e:	e008      	b.n	8002942 <HAL_RCC_OscConfig+0x11e>
 8002930:	f7ff fcb2 	bl	8002298 <HAL_GetTick>
 8002934:	4602      	mov	r2, r0
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	1ad3      	subs	r3, r2, r3
 800293a:	2b64      	cmp	r3, #100	; 0x64
 800293c:	d901      	bls.n	8002942 <HAL_RCC_OscConfig+0x11e>
 800293e:	2303      	movs	r3, #3
 8002940:	e1ec      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002942:	4b53      	ldr	r3, [pc, #332]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1f0      	bne.n	8002930 <HAL_RCC_OscConfig+0x10c>
 800294e:	e000      	b.n	8002952 <HAL_RCC_OscConfig+0x12e>
 8002950:	bf00      	nop
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d063      	beq.n	8002a26 <HAL_RCC_OscConfig+0x202>
 800295e:	4b4c      	ldr	r3, [pc, #304]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00b      	beq.n	8002982 <HAL_RCC_OscConfig+0x15e>
 800296a:	4b49      	ldr	r3, [pc, #292]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b08      	cmp	r3, #8
 8002974:	d11c      	bne.n	80029b0 <HAL_RCC_OscConfig+0x18c>
 8002976:	4b46      	ldr	r3, [pc, #280]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d116      	bne.n	80029b0 <HAL_RCC_OscConfig+0x18c>
 8002982:	4b43      	ldr	r3, [pc, #268]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_RCC_OscConfig+0x176>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d001      	beq.n	800299a <HAL_RCC_OscConfig+0x176>
 8002996:	2301      	movs	r3, #1
 8002998:	e1c0      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 800299a:	4b3d      	ldr	r3, [pc, #244]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	4939      	ldr	r1, [pc, #228]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	600b      	str	r3, [r1, #0]
 80029ae:	e03a      	b.n	8002a26 <HAL_RCC_OscConfig+0x202>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d020      	beq.n	80029fa <HAL_RCC_OscConfig+0x1d6>
 80029b8:	4b36      	ldr	r3, [pc, #216]	; (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	f7ff fc6b 	bl	8002298 <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x1b4>
 80029c6:	f7ff fc67 	bl	8002298 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x1b4>
 80029d4:	2303      	movs	r3, #3
 80029d6:	e1a1      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 80029d8:	4b2d      	ldr	r3, [pc, #180]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0302 	and.w	r3, r3, #2
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d0f0      	beq.n	80029c6 <HAL_RCC_OscConfig+0x1a2>
 80029e4:	4b2a      	ldr	r3, [pc, #168]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	00db      	lsls	r3, r3, #3
 80029f2:	4927      	ldr	r1, [pc, #156]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	600b      	str	r3, [r1, #0]
 80029f8:	e015      	b.n	8002a26 <HAL_RCC_OscConfig+0x202>
 80029fa:	4b26      	ldr	r3, [pc, #152]	; (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	f7ff fc4a 	bl	8002298 <HAL_GetTick>
 8002a04:	6138      	str	r0, [r7, #16]
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x1f6>
 8002a08:	f7ff fc46 	bl	8002298 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x1f6>
 8002a16:	2303      	movs	r3, #3
 8002a18:	e180      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002a1a:	4b1d      	ldr	r3, [pc, #116]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1f0      	bne.n	8002a08 <HAL_RCC_OscConfig+0x1e4>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d03a      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x284>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	699b      	ldr	r3, [r3, #24]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d019      	beq.n	8002a6e <HAL_RCC_OscConfig+0x24a>
 8002a3a:	4b17      	ldr	r3, [pc, #92]	; (8002a98 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	f7ff fc2a 	bl	8002298 <HAL_GetTick>
 8002a44:	6138      	str	r0, [r7, #16]
 8002a46:	e008      	b.n	8002a5a <HAL_RCC_OscConfig+0x236>
 8002a48:	f7ff fc26 	bl	8002298 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d901      	bls.n	8002a5a <HAL_RCC_OscConfig+0x236>
 8002a56:	2303      	movs	r3, #3
 8002a58:	e160      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	; (8002a90 <HAL_RCC_OscConfig+0x26c>)
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d0f0      	beq.n	8002a48 <HAL_RCC_OscConfig+0x224>
 8002a66:	2001      	movs	r0, #1
 8002a68:	f000 fabc 	bl	8002fe4 <RCC_Delay>
 8002a6c:	e01c      	b.n	8002aa8 <HAL_RCC_OscConfig+0x284>
 8002a6e:	4b0a      	ldr	r3, [pc, #40]	; (8002a98 <HAL_RCC_OscConfig+0x274>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	f7ff fc10 	bl	8002298 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]
 8002a7a:	e00f      	b.n	8002a9c <HAL_RCC_OscConfig+0x278>
 8002a7c:	f7ff fc0c 	bl	8002298 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d908      	bls.n	8002a9c <HAL_RCC_OscConfig+0x278>
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e146      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002a8e:	bf00      	nop
 8002a90:	40021000 	.word	0x40021000
 8002a94:	42420000 	.word	0x42420000
 8002a98:	42420480 	.word	0x42420480
 8002a9c:	4b92      	ldr	r3, [pc, #584]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	f003 0302 	and.w	r3, r3, #2
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d1e9      	bne.n	8002a7c <HAL_RCC_OscConfig+0x258>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 80a6 	beq.w	8002c02 <HAL_RCC_OscConfig+0x3de>
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	75fb      	strb	r3, [r7, #23]
 8002aba:	4b8b      	ldr	r3, [pc, #556]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d10d      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x2be>
 8002ac6:	4b88      	ldr	r3, [pc, #544]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	4a87      	ldr	r2, [pc, #540]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	61d3      	str	r3, [r2, #28]
 8002ad2:	4b85      	ldr	r3, [pc, #532]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ada:	60bb      	str	r3, [r7, #8]
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2301      	movs	r3, #1
 8002ae0:	75fb      	strb	r3, [r7, #23]
 8002ae2:	4b82      	ldr	r3, [pc, #520]	; (8002cec <HAL_RCC_OscConfig+0x4c8>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d118      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2fc>
 8002aee:	4b7f      	ldr	r3, [pc, #508]	; (8002cec <HAL_RCC_OscConfig+0x4c8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a7e      	ldr	r2, [pc, #504]	; (8002cec <HAL_RCC_OscConfig+0x4c8>)
 8002af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af8:	6013      	str	r3, [r2, #0]
 8002afa:	f7ff fbcd 	bl	8002298 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
 8002b02:	f7ff fbc9 	bl	8002298 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b64      	cmp	r3, #100	; 0x64
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
 8002b10:	2303      	movs	r3, #3
 8002b12:	e103      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002b14:	4b75      	ldr	r3, [pc, #468]	; (8002cec <HAL_RCC_OscConfig+0x4c8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d0f0      	beq.n	8002b02 <HAL_RCC_OscConfig+0x2de>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d106      	bne.n	8002b36 <HAL_RCC_OscConfig+0x312>
 8002b28:	4b6f      	ldr	r3, [pc, #444]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	4a6e      	ldr	r2, [pc, #440]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b2e:	f043 0301 	orr.w	r3, r3, #1
 8002b32:	6213      	str	r3, [r2, #32]
 8002b34:	e02d      	b.n	8002b92 <HAL_RCC_OscConfig+0x36e>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10c      	bne.n	8002b58 <HAL_RCC_OscConfig+0x334>
 8002b3e:	4b6a      	ldr	r3, [pc, #424]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	4a69      	ldr	r2, [pc, #420]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b44:	f023 0301 	bic.w	r3, r3, #1
 8002b48:	6213      	str	r3, [r2, #32]
 8002b4a:	4b67      	ldr	r3, [pc, #412]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b4c:	6a1b      	ldr	r3, [r3, #32]
 8002b4e:	4a66      	ldr	r2, [pc, #408]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b50:	f023 0304 	bic.w	r3, r3, #4
 8002b54:	6213      	str	r3, [r2, #32]
 8002b56:	e01c      	b.n	8002b92 <HAL_RCC_OscConfig+0x36e>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d10c      	bne.n	8002b7a <HAL_RCC_OscConfig+0x356>
 8002b60:	4b61      	ldr	r3, [pc, #388]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	4a60      	ldr	r2, [pc, #384]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b66:	f043 0304 	orr.w	r3, r3, #4
 8002b6a:	6213      	str	r3, [r2, #32]
 8002b6c:	4b5e      	ldr	r3, [pc, #376]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b6e:	6a1b      	ldr	r3, [r3, #32]
 8002b70:	4a5d      	ldr	r2, [pc, #372]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	f043 0301 	orr.w	r3, r3, #1
 8002b76:	6213      	str	r3, [r2, #32]
 8002b78:	e00b      	b.n	8002b92 <HAL_RCC_OscConfig+0x36e>
 8002b7a:	4b5b      	ldr	r3, [pc, #364]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	4a5a      	ldr	r2, [pc, #360]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	6213      	str	r3, [r2, #32]
 8002b86:	4b58      	ldr	r3, [pc, #352]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	4a57      	ldr	r2, [pc, #348]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002b8c:	f023 0304 	bic.w	r3, r3, #4
 8002b90:	6213      	str	r3, [r2, #32]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d015      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x3a2>
 8002b9a:	f7ff fb7d 	bl	8002298 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]
 8002ba0:	e00a      	b.n	8002bb8 <HAL_RCC_OscConfig+0x394>
 8002ba2:	f7ff fb79 	bl	8002298 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x394>
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e0b1      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002bb8:	4b4b      	ldr	r3, [pc, #300]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0ee      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x37e>
 8002bc4:	e014      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3cc>
 8002bc6:	f7ff fb67 	bl	8002298 <HAL_GetTick>
 8002bca:	6138      	str	r0, [r7, #16]
 8002bcc:	e00a      	b.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
 8002bce:	f7ff fb63 	bl	8002298 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
 8002be0:	2303      	movs	r3, #3
 8002be2:	e09b      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002be4:	4b40      	ldr	r3, [pc, #256]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1ee      	bne.n	8002bce <HAL_RCC_OscConfig+0x3aa>
 8002bf0:	7dfb      	ldrb	r3, [r7, #23]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d105      	bne.n	8002c02 <HAL_RCC_OscConfig+0x3de>
 8002bf6:	4b3c      	ldr	r3, [pc, #240]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002bf8:	69db      	ldr	r3, [r3, #28]
 8002bfa:	4a3b      	ldr	r2, [pc, #236]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c00:	61d3      	str	r3, [r2, #28]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 8087 	beq.w	8002d1a <HAL_RCC_OscConfig+0x4f6>
 8002c0c:	4b36      	ldr	r3, [pc, #216]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	f003 030c 	and.w	r3, r3, #12
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d061      	beq.n	8002cdc <HAL_RCC_OscConfig+0x4b8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69db      	ldr	r3, [r3, #28]
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d146      	bne.n	8002cae <HAL_RCC_OscConfig+0x48a>
 8002c20:	4b33      	ldr	r3, [pc, #204]	; (8002cf0 <HAL_RCC_OscConfig+0x4cc>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	f7ff fb37 	bl	8002298 <HAL_GetTick>
 8002c2a:	6138      	str	r0, [r7, #16]
 8002c2c:	e008      	b.n	8002c40 <HAL_RCC_OscConfig+0x41c>
 8002c2e:	f7ff fb33 	bl	8002298 <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d901      	bls.n	8002c40 <HAL_RCC_OscConfig+0x41c>
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e06d      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002c40:	4b29      	ldr	r3, [pc, #164]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d1f0      	bne.n	8002c2e <HAL_RCC_OscConfig+0x40a>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c54:	d108      	bne.n	8002c68 <HAL_RCC_OscConfig+0x444>
 8002c56:	4b24      	ldr	r3, [pc, #144]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	4921      	ldr	r1, [pc, #132]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	604b      	str	r3, [r1, #4]
 8002c68:	4b1f      	ldr	r3, [pc, #124]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a19      	ldr	r1, [r3, #32]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c78:	430b      	orrs	r3, r1
 8002c7a:	491b      	ldr	r1, [pc, #108]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
 8002c80:	4b1b      	ldr	r3, [pc, #108]	; (8002cf0 <HAL_RCC_OscConfig+0x4cc>)
 8002c82:	2201      	movs	r2, #1
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	f7ff fb07 	bl	8002298 <HAL_GetTick>
 8002c8a:	6138      	str	r0, [r7, #16]
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x47c>
 8002c8e:	f7ff fb03 	bl	8002298 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x47c>
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e03d      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002ca0:	4b11      	ldr	r3, [pc, #68]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d0f0      	beq.n	8002c8e <HAL_RCC_OscConfig+0x46a>
 8002cac:	e035      	b.n	8002d1a <HAL_RCC_OscConfig+0x4f6>
 8002cae:	4b10      	ldr	r3, [pc, #64]	; (8002cf0 <HAL_RCC_OscConfig+0x4cc>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	f7ff faf0 	bl	8002298 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x4aa>
 8002cbc:	f7ff faec 	bl	8002298 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x4aa>
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e026      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002cce:	4b06      	ldr	r3, [pc, #24]	; (8002ce8 <HAL_RCC_OscConfig+0x4c4>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d1f0      	bne.n	8002cbc <HAL_RCC_OscConfig+0x498>
 8002cda:	e01e      	b.n	8002d1a <HAL_RCC_OscConfig+0x4f6>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d107      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x4d0>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e019      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	40007000 	.word	0x40007000
 8002cf0:	42420060 	.word	0x42420060
 8002cf4:	4b0b      	ldr	r3, [pc, #44]	; (8002d24 <HAL_RCC_OscConfig+0x500>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	60fb      	str	r3, [r7, #12]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d106      	bne.n	8002d16 <HAL_RCC_OscConfig+0x4f2>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d001      	beq.n	8002d1a <HAL_RCC_OscConfig+0x4f6>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <HAL_RCC_OscConfig+0x4f8>
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	40021000 	.word	0x40021000

08002d28 <HAL_RCC_ClockConfig>:
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_RCC_ClockConfig+0x14>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e0d0      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002d3c:	4b6a      	ldr	r3, [pc, #424]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0307 	and.w	r3, r3, #7
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d910      	bls.n	8002d6c <HAL_RCC_ClockConfig+0x44>
 8002d4a:	4b67      	ldr	r3, [pc, #412]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 0207 	bic.w	r2, r3, #7
 8002d52:	4965      	ldr	r1, [pc, #404]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	600b      	str	r3, [r1, #0]
 8002d5a:	4b63      	ldr	r3, [pc, #396]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d001      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x44>
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0b8      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d020      	beq.n	8002dba <HAL_RCC_ClockConfig+0x92>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0304 	and.w	r3, r3, #4
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x68>
 8002d84:	4b59      	ldr	r3, [pc, #356]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	4a58      	ldr	r2, [pc, #352]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002d8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002d8e:	6053      	str	r3, [r2, #4]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0308 	and.w	r3, r3, #8
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x80>
 8002d9c:	4b53      	ldr	r3, [pc, #332]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	4a52      	ldr	r2, [pc, #328]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002da2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002da6:	6053      	str	r3, [r2, #4]
 8002da8:	4b50      	ldr	r3, [pc, #320]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	494d      	ldr	r1, [pc, #308]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	604b      	str	r3, [r1, #4]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d040      	beq.n	8002e48 <HAL_RCC_ClockConfig+0x120>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d107      	bne.n	8002dde <HAL_RCC_ClockConfig+0xb6>
 8002dce:	4b47      	ldr	r3, [pc, #284]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d115      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xde>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e07f      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d107      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xce>
 8002de6:	4b41      	ldr	r3, [pc, #260]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d109      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xde>
 8002df2:	2301      	movs	r3, #1
 8002df4:	e073      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002df6:	4b3d      	ldr	r3, [pc, #244]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d101      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xde>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e06b      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002e06:	4b39      	ldr	r3, [pc, #228]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f023 0203 	bic.w	r2, r3, #3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	4936      	ldr	r1, [pc, #216]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002e14:	4313      	orrs	r3, r2
 8002e16:	604b      	str	r3, [r1, #4]
 8002e18:	f7ff fa3e 	bl	8002298 <HAL_GetTick>
 8002e1c:	60f8      	str	r0, [r7, #12]
 8002e1e:	e00a      	b.n	8002e36 <HAL_RCC_ClockConfig+0x10e>
 8002e20:	f7ff fa3a 	bl	8002298 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_ClockConfig+0x10e>
 8002e32:	2303      	movs	r3, #3
 8002e34:	e053      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002e36:	4b2d      	ldr	r3, [pc, #180]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 020c 	and.w	r2, r3, #12
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d1eb      	bne.n	8002e20 <HAL_RCC_ClockConfig+0xf8>
 8002e48:	4b27      	ldr	r3, [pc, #156]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0307 	and.w	r3, r3, #7
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d210      	bcs.n	8002e78 <HAL_RCC_ClockConfig+0x150>
 8002e56:	4b24      	ldr	r3, [pc, #144]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f023 0207 	bic.w	r2, r3, #7
 8002e5e:	4922      	ldr	r1, [pc, #136]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	600b      	str	r3, [r1, #0]
 8002e66:	4b20      	ldr	r3, [pc, #128]	; (8002ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0307 	and.w	r3, r3, #7
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d001      	beq.n	8002e78 <HAL_RCC_ClockConfig+0x150>
 8002e74:	2301      	movs	r3, #1
 8002e76:	e032      	b.n	8002ede <HAL_RCC_ClockConfig+0x1b6>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d008      	beq.n	8002e96 <HAL_RCC_ClockConfig+0x16e>
 8002e84:	4b19      	ldr	r3, [pc, #100]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	4916      	ldr	r1, [pc, #88]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	604b      	str	r3, [r1, #4]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0308 	and.w	r3, r3, #8
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d009      	beq.n	8002eb6 <HAL_RCC_ClockConfig+0x18e>
 8002ea2:	4b12      	ldr	r3, [pc, #72]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	490e      	ldr	r1, [pc, #56]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	604b      	str	r3, [r1, #4]
 8002eb6:	f000 f82d 	bl	8002f14 <HAL_RCC_GetSysClockFreq>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	4b0b      	ldr	r3, [pc, #44]	; (8002eec <HAL_RCC_ClockConfig+0x1c4>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	091b      	lsrs	r3, r3, #4
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	490a      	ldr	r1, [pc, #40]	; (8002ef0 <HAL_RCC_ClockConfig+0x1c8>)
 8002ec8:	5ccb      	ldrb	r3, [r1, r3]
 8002eca:	fa22 f303 	lsr.w	r3, r2, r3
 8002ece:	4a09      	ldr	r2, [pc, #36]	; (8002ef4 <HAL_RCC_ClockConfig+0x1cc>)
 8002ed0:	6013      	str	r3, [r2, #0]
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_RCC_ClockConfig+0x1d0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff f99c 	bl	8002214 <HAL_InitTick>
 8002edc:	2300      	movs	r3, #0
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40022000 	.word	0x40022000
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	08005314 	.word	0x08005314
 8002ef4:	20000018 	.word	0x20000018
 8002ef8:	2000004c 	.word	0x2000004c

08002efc <HAL_RCC_EnableCSS>:
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	4b03      	ldr	r3, [pc, #12]	; (8002f10 <HAL_RCC_EnableCSS+0x14>)
 8002f02:	2201      	movs	r2, #1
 8002f04:	601a      	str	r2, [r3, #0]
 8002f06:	bf00      	nop
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc80      	pop	{r7}
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	4242004c 	.word	0x4242004c

08002f14 <HAL_RCC_GetSysClockFreq>:
 8002f14:	b480      	push	{r7}
 8002f16:	b087      	sub	sp, #28
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	2300      	movs	r3, #0
 8002f24:	617b      	str	r3, [r7, #20]
 8002f26:	2300      	movs	r3, #0
 8002f28:	607b      	str	r3, [r7, #4]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
 8002f2e:	4b1e      	ldr	r3, [pc, #120]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b04      	cmp	r3, #4
 8002f3c:	d002      	beq.n	8002f44 <HAL_RCC_GetSysClockFreq+0x30>
 8002f3e:	2b08      	cmp	r3, #8
 8002f40:	d003      	beq.n	8002f4a <HAL_RCC_GetSysClockFreq+0x36>
 8002f42:	e027      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x80>
 8002f44:	4b19      	ldr	r3, [pc, #100]	; (8002fac <HAL_RCC_GetSysClockFreq+0x98>)
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	e027      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x86>
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	0c9b      	lsrs	r3, r3, #18
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	4a17      	ldr	r2, [pc, #92]	; (8002fb0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f54:	5cd3      	ldrb	r3, [r2, r3]
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d010      	beq.n	8002f84 <HAL_RCC_GetSysClockFreq+0x70>
 8002f62:	4b11      	ldr	r3, [pc, #68]	; (8002fa8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	0c5b      	lsrs	r3, r3, #17
 8002f68:	f003 0301 	and.w	r3, r3, #1
 8002f6c:	4a11      	ldr	r2, [pc, #68]	; (8002fb4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f6e:	5cd3      	ldrb	r3, [r2, r3]
 8002f70:	60bb      	str	r3, [r7, #8]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a0d      	ldr	r2, [pc, #52]	; (8002fac <HAL_RCC_GetSysClockFreq+0x98>)
 8002f76:	fb03 f202 	mul.w	r2, r3, r2
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	e004      	b.n	8002f8e <HAL_RCC_GetSysClockFreq+0x7a>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a0c      	ldr	r2, [pc, #48]	; (8002fb8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f88:	fb02 f303 	mul.w	r3, r2, r3
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	e002      	b.n	8002f9a <HAL_RCC_GetSysClockFreq+0x86>
 8002f94:	4b05      	ldr	r3, [pc, #20]	; (8002fac <HAL_RCC_GetSysClockFreq+0x98>)
 8002f96:	613b      	str	r3, [r7, #16]
 8002f98:	bf00      	nop
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	371c      	adds	r7, #28
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	007a1200 	.word	0x007a1200
 8002fb0:	08005324 	.word	0x08005324
 8002fb4:	08005334 	.word	0x08005334
 8002fb8:	003d0900 	.word	0x003d0900

08002fbc <HAL_RCC_NMI_IRQHandler>:
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <HAL_RCC_NMI_IRQHandler+0x20>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fc8:	2b80      	cmp	r3, #128	; 0x80
 8002fca:	d104      	bne.n	8002fd6 <HAL_RCC_NMI_IRQHandler+0x1a>
 8002fcc:	f000 f828 	bl	8003020 <HAL_RCC_CSSCallback>
 8002fd0:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <HAL_RCC_NMI_IRQHandler+0x24>)
 8002fd2:	2280      	movs	r2, #128	; 0x80
 8002fd4:	701a      	strb	r2, [r3, #0]
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	4002100a 	.word	0x4002100a

08002fe4 <RCC_Delay>:
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <RCC_Delay+0x34>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <RCC_Delay+0x38>)
 8002ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff6:	0a5b      	lsrs	r3, r3, #9
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	fb02 f303 	mul.w	r3, r2, r3
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	bf00      	nop
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	1e5a      	subs	r2, r3, #1
 8003006:	60fa      	str	r2, [r7, #12]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1f9      	bne.n	8003000 <RCC_Delay+0x1c>
 800300c:	bf00      	nop
 800300e:	bf00      	nop
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	bc80      	pop	{r7}
 8003016:	4770      	bx	lr
 8003018:	20000018 	.word	0x20000018
 800301c:	10624dd3 	.word	0x10624dd3

08003020 <HAL_RCC_CSSCallback>:
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	bc80      	pop	{r7}
 800302a:	4770      	bx	lr

0800302c <HAL_SPI_Init>:
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_SPI_Init+0x12>
 800303a:	2301      	movs	r3, #1
 800303c:	e076      	b.n	800312c <HAL_SPI_Init+0x100>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	2b00      	cmp	r3, #0
 8003044:	d108      	bne.n	8003058 <HAL_SPI_Init+0x2c>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800304e:	d009      	beq.n	8003064 <HAL_SPI_Init+0x38>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	61da      	str	r2, [r3, #28]
 8003056:	e005      	b.n	8003064 <HAL_SPI_Init+0x38>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	611a      	str	r2, [r3, #16]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	615a      	str	r2, [r3, #20]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	629a      	str	r2, [r3, #40]	; 0x28
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d106      	bne.n	8003084 <HAL_SPI_Init+0x58>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7fd fa4c 	bl	800051c <HAL_SPI_MspInit>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68db      	ldr	r3, [r3, #12]
 80030b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	431a      	orrs	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030d4:	431a      	orrs	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69db      	ldr	r3, [r3, #28]
 80030da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e8:	ea42 0103 	orr.w	r1, r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	0c1a      	lsrs	r2, r3, #16
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f002 0204 	and.w	r2, r2, #4
 800310a:	605a      	str	r2, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	69da      	ldr	r2, [r3, #28]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800311a:	61da      	str	r2, [r3, #28]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	655a      	str	r2, [r3, #84]	; 0x54
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2201      	movs	r2, #1
 8003126:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800312a:	2300      	movs	r3, #0
 800312c:	4618      	mov	r0, r3
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <HAL_SPI_Transmit>:
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	603b      	str	r3, [r7, #0]
 8003140:	4613      	mov	r3, r2
 8003142:	80fb      	strh	r3, [r7, #6]
 8003144:	2300      	movs	r3, #0
 8003146:	77fb      	strb	r3, [r7, #31]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800314e:	2b01      	cmp	r3, #1
 8003150:	d101      	bne.n	8003156 <HAL_SPI_Transmit+0x22>
 8003152:	2302      	movs	r3, #2
 8003154:	e12d      	b.n	80033b2 <HAL_SPI_Transmit+0x27e>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800315e:	f7ff f89b 	bl	8002298 <HAL_GetTick>
 8003162:	61b8      	str	r0, [r7, #24]
 8003164:	88fb      	ldrh	r3, [r7, #6]
 8003166:	82fb      	strh	r3, [r7, #22]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2b01      	cmp	r3, #1
 8003172:	d002      	beq.n	800317a <HAL_SPI_Transmit+0x46>
 8003174:	2302      	movs	r3, #2
 8003176:	77fb      	strb	r3, [r7, #31]
 8003178:	e116      	b.n	80033a8 <HAL_SPI_Transmit+0x274>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d002      	beq.n	8003186 <HAL_SPI_Transmit+0x52>
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d102      	bne.n	800318c <HAL_SPI_Transmit+0x58>
 8003186:	2301      	movs	r3, #1
 8003188:	77fb      	strb	r3, [r7, #31]
 800318a:	e10d      	b.n	80033a8 <HAL_SPI_Transmit+0x274>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2203      	movs	r2, #3
 8003190:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	655a      	str	r2, [r3, #84]	; 0x54
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	631a      	str	r2, [r3, #48]	; 0x30
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	88fa      	ldrh	r2, [r7, #6]
 80031a4:	869a      	strh	r2, [r3, #52]	; 0x34
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	88fa      	ldrh	r2, [r7, #6]
 80031aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	639a      	str	r2, [r3, #56]	; 0x38
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2200      	movs	r2, #0
 80031b6:	879a      	strh	r2, [r3, #60]	; 0x3c
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	645a      	str	r2, [r3, #68]	; 0x44
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	641a      	str	r2, [r3, #64]	; 0x40
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80031d2:	d10f      	bne.n	80031f4 <HAL_SPI_Transmit+0xc0>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031e2:	601a      	str	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fe:	2b40      	cmp	r3, #64	; 0x40
 8003200:	d007      	beq.n	8003212 <HAL_SPI_Transmit+0xde>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800321a:	d14f      	bne.n	80032bc <HAL_SPI_Transmit+0x188>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <HAL_SPI_Transmit+0xf6>
 8003224:	8afb      	ldrh	r3, [r7, #22]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d142      	bne.n	80032b0 <HAL_SPI_Transmit+0x17c>
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	881a      	ldrh	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60da      	str	r2, [r3, #12]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	1c9a      	adds	r2, r3, #2
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	631a      	str	r2, [r3, #48]	; 0x30
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003244:	b29b      	uxth	r3, r3
 8003246:	3b01      	subs	r3, #1
 8003248:	b29a      	uxth	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	86da      	strh	r2, [r3, #54]	; 0x36
 800324e:	e02f      	b.n	80032b0 <HAL_SPI_Transmit+0x17c>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b02      	cmp	r3, #2
 800325c:	d112      	bne.n	8003284 <HAL_SPI_Transmit+0x150>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	881a      	ldrh	r2, [r3, #0]
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	1c9a      	adds	r2, r3, #2
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	631a      	str	r2, [r3, #48]	; 0x30
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003278:	b29b      	uxth	r3, r3
 800327a:	3b01      	subs	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	86da      	strh	r2, [r3, #54]	; 0x36
 8003282:	e015      	b.n	80032b0 <HAL_SPI_Transmit+0x17c>
 8003284:	f7ff f808 	bl	8002298 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	429a      	cmp	r2, r3
 8003292:	d803      	bhi.n	800329c <HAL_SPI_Transmit+0x168>
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329a:	d102      	bne.n	80032a2 <HAL_SPI_Transmit+0x16e>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_SPI_Transmit+0x17c>
 80032a2:	2303      	movs	r3, #3
 80032a4:	77fb      	strb	r3, [r7, #31]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2201      	movs	r2, #1
 80032aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80032ae:	e07b      	b.n	80033a8 <HAL_SPI_Transmit+0x274>
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032b4:	b29b      	uxth	r3, r3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1ca      	bne.n	8003250 <HAL_SPI_Transmit+0x11c>
 80032ba:	e050      	b.n	800335e <HAL_SPI_Transmit+0x22a>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <HAL_SPI_Transmit+0x196>
 80032c4:	8afb      	ldrh	r3, [r7, #22]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d144      	bne.n	8003354 <HAL_SPI_Transmit+0x220>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	330c      	adds	r3, #12
 80032d4:	7812      	ldrb	r2, [r2, #0]
 80032d6:	701a      	strb	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	631a      	str	r2, [r3, #48]	; 0x30
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	86da      	strh	r2, [r3, #54]	; 0x36
 80032f0:	e030      	b.n	8003354 <HAL_SPI_Transmit+0x220>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d113      	bne.n	8003328 <HAL_SPI_Transmit+0x1f4>
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	330c      	adds	r3, #12
 800330a:	7812      	ldrb	r2, [r2, #0]
 800330c:	701a      	strb	r2, [r3, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	1c5a      	adds	r2, r3, #1
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	631a      	str	r2, [r3, #48]	; 0x30
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	86da      	strh	r2, [r3, #54]	; 0x36
 8003326:	e015      	b.n	8003354 <HAL_SPI_Transmit+0x220>
 8003328:	f7fe ffb6 	bl	8002298 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d803      	bhi.n	8003340 <HAL_SPI_Transmit+0x20c>
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333e:	d102      	bne.n	8003346 <HAL_SPI_Transmit+0x212>
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d106      	bne.n	8003354 <HAL_SPI_Transmit+0x220>
 8003346:	2303      	movs	r3, #3
 8003348:	77fb      	strb	r3, [r7, #31]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003352:	e029      	b.n	80033a8 <HAL_SPI_Transmit+0x274>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1c9      	bne.n	80032f2 <HAL_SPI_Transmit+0x1be>
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	6839      	ldr	r1, [r7, #0]
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 fbcc 	bl	8003b00 <SPI_EndRxTxTransaction>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d002      	beq.n	8003374 <HAL_SPI_Transmit+0x240>
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2220      	movs	r2, #32
 8003372:	655a      	str	r2, [r3, #84]	; 0x54
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10a      	bne.n	8003392 <HAL_SPI_Transmit+0x25e>
 800337c:	2300      	movs	r3, #0
 800337e:	613b      	str	r3, [r7, #16]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	613b      	str	r3, [r7, #16]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003396:	2b00      	cmp	r3, #0
 8003398:	d002      	beq.n	80033a0 <HAL_SPI_Transmit+0x26c>
 800339a:	2301      	movs	r3, #1
 800339c:	77fb      	strb	r3, [r7, #31]
 800339e:	e003      	b.n	80033a8 <HAL_SPI_Transmit+0x274>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80033b0:	7ffb      	ldrb	r3, [r7, #31]
 80033b2:	4618      	mov	r0, r3
 80033b4:	3720      	adds	r7, #32
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_SPI_Receive>:
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b088      	sub	sp, #32
 80033be:	af02      	add	r7, sp, #8
 80033c0:	60f8      	str	r0, [r7, #12]
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	603b      	str	r3, [r7, #0]
 80033c6:	4613      	mov	r3, r2
 80033c8:	80fb      	strh	r3, [r7, #6]
 80033ca:	2300      	movs	r3, #0
 80033cc:	75fb      	strb	r3, [r7, #23]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d002      	beq.n	80033e0 <HAL_SPI_Receive+0x26>
 80033da:	2302      	movs	r3, #2
 80033dc:	75fb      	strb	r3, [r7, #23]
 80033de:	e0fb      	b.n	80035d8 <HAL_SPI_Receive+0x21e>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033e8:	d112      	bne.n	8003410 <HAL_SPI_Receive+0x56>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10e      	bne.n	8003410 <HAL_SPI_Receive+0x56>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2204      	movs	r2, #4
 80033f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80033fa:	88fa      	ldrh	r2, [r7, #6]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	68b9      	ldr	r1, [r7, #8]
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f000 f8ef 	bl	80035ea <HAL_SPI_TransmitReceive>
 800340c:	4603      	mov	r3, r0
 800340e:	e0e8      	b.n	80035e2 <HAL_SPI_Receive+0x228>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003416:	2b01      	cmp	r3, #1
 8003418:	d101      	bne.n	800341e <HAL_SPI_Receive+0x64>
 800341a:	2302      	movs	r3, #2
 800341c:	e0e1      	b.n	80035e2 <HAL_SPI_Receive+0x228>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003426:	f7fe ff37 	bl	8002298 <HAL_GetTick>
 800342a:	6138      	str	r0, [r7, #16]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d002      	beq.n	8003438 <HAL_SPI_Receive+0x7e>
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d102      	bne.n	800343e <HAL_SPI_Receive+0x84>
 8003438:	2301      	movs	r3, #1
 800343a:	75fb      	strb	r3, [r7, #23]
 800343c:	e0cc      	b.n	80035d8 <HAL_SPI_Receive+0x21e>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2204      	movs	r2, #4
 8003442:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	655a      	str	r2, [r3, #84]	; 0x54
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	639a      	str	r2, [r3, #56]	; 0x38
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	88fa      	ldrh	r2, [r7, #6]
 8003456:	879a      	strh	r2, [r3, #60]	; 0x3c
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	88fa      	ldrh	r2, [r7, #6]
 800345c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	631a      	str	r2, [r3, #48]	; 0x30
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	869a      	strh	r2, [r3, #52]	; 0x34
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	641a      	str	r2, [r3, #64]	; 0x40
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	645a      	str	r2, [r3, #68]	; 0x44
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003484:	d10f      	bne.n	80034a6 <HAL_SPI_Receive+0xec>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80034a4:	601a      	str	r2, [r3, #0]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b40      	cmp	r3, #64	; 0x40
 80034b2:	d007      	beq.n	80034c4 <HAL_SPI_Receive+0x10a>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d16a      	bne.n	80035a2 <HAL_SPI_Receive+0x1e8>
 80034cc:	e032      	b.n	8003534 <HAL_SPI_Receive+0x17a>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d115      	bne.n	8003508 <HAL_SPI_Receive+0x14e>
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f103 020c 	add.w	r2, r3, #12
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e8:	7812      	ldrb	r2, [r2, #0]
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	701a      	strb	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	639a      	str	r2, [r3, #56]	; 0x38
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	3b01      	subs	r3, #1
 8003500:	b29a      	uxth	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003506:	e015      	b.n	8003534 <HAL_SPI_Receive+0x17a>
 8003508:	f7fe fec6 	bl	8002298 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	683a      	ldr	r2, [r7, #0]
 8003514:	429a      	cmp	r2, r3
 8003516:	d803      	bhi.n	8003520 <HAL_SPI_Receive+0x166>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800351e:	d102      	bne.n	8003526 <HAL_SPI_Receive+0x16c>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d106      	bne.n	8003534 <HAL_SPI_Receive+0x17a>
 8003526:	2303      	movs	r3, #3
 8003528:	75fb      	strb	r3, [r7, #23]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2201      	movs	r2, #1
 800352e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003532:	e051      	b.n	80035d8 <HAL_SPI_Receive+0x21e>
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003538:	b29b      	uxth	r3, r3
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1c7      	bne.n	80034ce <HAL_SPI_Receive+0x114>
 800353e:	e035      	b.n	80035ac <HAL_SPI_Receive+0x1f2>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b01      	cmp	r3, #1
 800354c:	d113      	bne.n	8003576 <HAL_SPI_Receive+0x1bc>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68da      	ldr	r2, [r3, #12]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003558:	b292      	uxth	r2, r2
 800355a:	801a      	strh	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	1c9a      	adds	r2, r3, #2
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	639a      	str	r2, [r3, #56]	; 0x38
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800356a:	b29b      	uxth	r3, r3
 800356c:	3b01      	subs	r3, #1
 800356e:	b29a      	uxth	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003574:	e015      	b.n	80035a2 <HAL_SPI_Receive+0x1e8>
 8003576:	f7fe fe8f 	bl	8002298 <HAL_GetTick>
 800357a:	4602      	mov	r2, r0
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d803      	bhi.n	800358e <HAL_SPI_Receive+0x1d4>
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800358c:	d102      	bne.n	8003594 <HAL_SPI_Receive+0x1da>
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d106      	bne.n	80035a2 <HAL_SPI_Receive+0x1e8>
 8003594:	2303      	movs	r3, #3
 8003596:	75fb      	strb	r3, [r7, #23]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80035a0:	e01a      	b.n	80035d8 <HAL_SPI_Receive+0x21e>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1c9      	bne.n	8003540 <HAL_SPI_Receive+0x186>
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	6839      	ldr	r1, [r7, #0]
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 fa53 	bl	8003a5c <SPI_EndRxTransaction>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <HAL_SPI_Receive+0x208>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2220      	movs	r2, #32
 80035c0:	655a      	str	r2, [r3, #84]	; 0x54
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d002      	beq.n	80035d0 <HAL_SPI_Receive+0x216>
 80035ca:	2301      	movs	r3, #1
 80035cc:	75fb      	strb	r3, [r7, #23]
 80035ce:	e003      	b.n	80035d8 <HAL_SPI_Receive+0x21e>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80035e0:	7dfb      	ldrb	r3, [r7, #23]
 80035e2:	4618      	mov	r0, r3
 80035e4:	3718      	adds	r7, #24
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_SPI_TransmitReceive>:
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b08c      	sub	sp, #48	; 0x30
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	60f8      	str	r0, [r7, #12]
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	607a      	str	r2, [r7, #4]
 80035f6:	807b      	strh	r3, [r7, #2]
 80035f8:	2301      	movs	r3, #1
 80035fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035fc:	2300      	movs	r3, #0
 80035fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003608:	2b01      	cmp	r3, #1
 800360a:	d101      	bne.n	8003610 <HAL_SPI_TransmitReceive+0x26>
 800360c:	2302      	movs	r3, #2
 800360e:	e198      	b.n	8003942 <HAL_SPI_TransmitReceive+0x358>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003618:	f7fe fe3e 	bl	8002298 <HAL_GetTick>
 800361c:	6278      	str	r0, [r7, #36]	; 0x24
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003624:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	61fb      	str	r3, [r7, #28]
 800362e:	887b      	ldrh	r3, [r7, #2]
 8003630:	837b      	strh	r3, [r7, #26]
 8003632:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003636:	2b01      	cmp	r3, #1
 8003638:	d00f      	beq.n	800365a <HAL_SPI_TransmitReceive+0x70>
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003640:	d107      	bne.n	8003652 <HAL_SPI_TransmitReceive+0x68>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d103      	bne.n	8003652 <HAL_SPI_TransmitReceive+0x68>
 800364a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800364e:	2b04      	cmp	r3, #4
 8003650:	d003      	beq.n	800365a <HAL_SPI_TransmitReceive+0x70>
 8003652:	2302      	movs	r3, #2
 8003654:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003658:	e16d      	b.n	8003936 <HAL_SPI_TransmitReceive+0x34c>
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_SPI_TransmitReceive+0x82>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d002      	beq.n	800366c <HAL_SPI_TransmitReceive+0x82>
 8003666:	887b      	ldrh	r3, [r7, #2]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d103      	bne.n	8003674 <HAL_SPI_TransmitReceive+0x8a>
 800366c:	2301      	movs	r3, #1
 800366e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003672:	e160      	b.n	8003936 <HAL_SPI_TransmitReceive+0x34c>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b04      	cmp	r3, #4
 800367e:	d003      	beq.n	8003688 <HAL_SPI_TransmitReceive+0x9e>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2205      	movs	r2, #5
 8003684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	655a      	str	r2, [r3, #84]	; 0x54
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	639a      	str	r2, [r3, #56]	; 0x38
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	887a      	ldrh	r2, [r7, #2]
 8003698:	87da      	strh	r2, [r3, #62]	; 0x3e
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	887a      	ldrh	r2, [r7, #2]
 800369e:	879a      	strh	r2, [r3, #60]	; 0x3c
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	68ba      	ldr	r2, [r7, #8]
 80036a4:	631a      	str	r2, [r3, #48]	; 0x30
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	887a      	ldrh	r2, [r7, #2]
 80036aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	887a      	ldrh	r2, [r7, #2]
 80036b0:	869a      	strh	r2, [r3, #52]	; 0x34
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	641a      	str	r2, [r3, #64]	; 0x40
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	645a      	str	r2, [r3, #68]	; 0x44
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c8:	2b40      	cmp	r3, #64	; 0x40
 80036ca:	d007      	beq.n	80036dc <HAL_SPI_TransmitReceive+0xf2>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036da:	601a      	str	r2, [r3, #0]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036e4:	d17c      	bne.n	80037e0 <HAL_SPI_TransmitReceive+0x1f6>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d002      	beq.n	80036f4 <HAL_SPI_TransmitReceive+0x10a>
 80036ee:	8b7b      	ldrh	r3, [r7, #26]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d16a      	bne.n	80037ca <HAL_SPI_TransmitReceive+0x1e0>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f8:	881a      	ldrh	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	60da      	str	r2, [r3, #12]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003704:	1c9a      	adds	r2, r3, #2
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	631a      	str	r2, [r3, #48]	; 0x30
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	86da      	strh	r2, [r3, #54]	; 0x36
 8003718:	e057      	b.n	80037ca <HAL_SPI_TransmitReceive+0x1e0>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b02      	cmp	r3, #2
 8003726:	d11b      	bne.n	8003760 <HAL_SPI_TransmitReceive+0x176>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d016      	beq.n	8003760 <HAL_SPI_TransmitReceive+0x176>
 8003732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003734:	2b01      	cmp	r3, #1
 8003736:	d113      	bne.n	8003760 <HAL_SPI_TransmitReceive+0x176>
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800373c:	881a      	ldrh	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	60da      	str	r2, [r3, #12]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003748:	1c9a      	adds	r2, r3, #2
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003752:	b29b      	uxth	r3, r3
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	86da      	strh	r2, [r3, #54]	; 0x36
 800375c:	2300      	movs	r3, #0
 800375e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b01      	cmp	r3, #1
 800376c:	d119      	bne.n	80037a2 <HAL_SPI_TransmitReceive+0x1b8>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003772:	b29b      	uxth	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	d014      	beq.n	80037a2 <HAL_SPI_TransmitReceive+0x1b8>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003782:	b292      	uxth	r2, r2
 8003784:	801a      	strh	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378a:	1c9a      	adds	r2, r3, #2
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	639a      	str	r2, [r3, #56]	; 0x38
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b01      	subs	r3, #1
 8003798:	b29a      	uxth	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800379e:	2301      	movs	r3, #1
 80037a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037a2:	f7fe fd79 	bl	8002298 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d80b      	bhi.n	80037ca <HAL_SPI_TransmitReceive+0x1e0>
 80037b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b8:	d007      	beq.n	80037ca <HAL_SPI_TransmitReceive+0x1e0>
 80037ba:	2303      	movs	r3, #3
 80037bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80037c8:	e0b5      	b.n	8003936 <HAL_SPI_TransmitReceive+0x34c>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1a2      	bne.n	800371a <HAL_SPI_TransmitReceive+0x130>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037d8:	b29b      	uxth	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d19d      	bne.n	800371a <HAL_SPI_TransmitReceive+0x130>
 80037de:	e080      	b.n	80038e2 <HAL_SPI_TransmitReceive+0x2f8>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_SPI_TransmitReceive+0x204>
 80037e8:	8b7b      	ldrh	r3, [r7, #26]
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d16f      	bne.n	80038ce <HAL_SPI_TransmitReceive+0x2e4>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	330c      	adds	r3, #12
 80037f8:	7812      	ldrb	r2, [r2, #0]
 80037fa:	701a      	strb	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	631a      	str	r2, [r3, #48]	; 0x30
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800380a:	b29b      	uxth	r3, r3
 800380c:	3b01      	subs	r3, #1
 800380e:	b29a      	uxth	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	86da      	strh	r2, [r3, #54]	; 0x36
 8003814:	e05b      	b.n	80038ce <HAL_SPI_TransmitReceive+0x2e4>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b02      	cmp	r3, #2
 8003822:	d11c      	bne.n	800385e <HAL_SPI_TransmitReceive+0x274>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d017      	beq.n	800385e <HAL_SPI_TransmitReceive+0x274>
 800382e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003830:	2b01      	cmp	r3, #1
 8003832:	d114      	bne.n	800385e <HAL_SPI_TransmitReceive+0x274>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	330c      	adds	r3, #12
 800383e:	7812      	ldrb	r2, [r2, #0]
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	1c5a      	adds	r2, r3, #1
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	631a      	str	r2, [r3, #48]	; 0x30
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003850:	b29b      	uxth	r3, r3
 8003852:	3b01      	subs	r3, #1
 8003854:	b29a      	uxth	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	86da      	strh	r2, [r3, #54]	; 0x36
 800385a:	2300      	movs	r3, #0
 800385c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b01      	cmp	r3, #1
 800386a:	d119      	bne.n	80038a0 <HAL_SPI_TransmitReceive+0x2b6>
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003870:	b29b      	uxth	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d014      	beq.n	80038a0 <HAL_SPI_TransmitReceive+0x2b6>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68da      	ldr	r2, [r3, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003880:	b2d2      	uxtb	r2, r2
 8003882:	701a      	strb	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003888:	1c5a      	adds	r2, r3, #1
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	639a      	str	r2, [r3, #56]	; 0x38
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800389c:	2301      	movs	r3, #1
 800389e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038a0:	f7fe fcfa 	bl	8002298 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d803      	bhi.n	80038b8 <HAL_SPI_TransmitReceive+0x2ce>
 80038b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b6:	d102      	bne.n	80038be <HAL_SPI_TransmitReceive+0x2d4>
 80038b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d107      	bne.n	80038ce <HAL_SPI_TransmitReceive+0x2e4>
 80038be:	2303      	movs	r3, #3
 80038c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80038cc:	e033      	b.n	8003936 <HAL_SPI_TransmitReceive+0x34c>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d19e      	bne.n	8003816 <HAL_SPI_TransmitReceive+0x22c>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d199      	bne.n	8003816 <HAL_SPI_TransmitReceive+0x22c>
 80038e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 f90a 	bl	8003b00 <SPI_EndRxTxTransaction>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d006      	beq.n	8003900 <HAL_SPI_TransmitReceive+0x316>
 80038f2:	2301      	movs	r3, #1
 80038f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2220      	movs	r2, #32
 80038fc:	655a      	str	r2, [r3, #84]	; 0x54
 80038fe:	e01a      	b.n	8003936 <HAL_SPI_TransmitReceive+0x34c>
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10a      	bne.n	800391e <HAL_SPI_TransmitReceive+0x334>
 8003908:	2300      	movs	r3, #0
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	617b      	str	r3, [r7, #20]
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_SPI_TransmitReceive+0x344>
 8003926:	2301      	movs	r3, #1
 8003928:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800392c:	e003      	b.n	8003936 <HAL_SPI_TransmitReceive+0x34c>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2201      	movs	r2, #1
 8003932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800393e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003942:	4618      	mov	r0, r3
 8003944:	3730      	adds	r7, #48	; 0x30
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
	...

0800394c <SPI_WaitFlagStateUntilTimeout>:
 800394c:	b580      	push	{r7, lr}
 800394e:	b088      	sub	sp, #32
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	603b      	str	r3, [r7, #0]
 8003958:	4613      	mov	r3, r2
 800395a:	71fb      	strb	r3, [r7, #7]
 800395c:	f7fe fc9c 	bl	8002298 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	4413      	add	r3, r2
 800396a:	61fb      	str	r3, [r7, #28]
 800396c:	f7fe fc94 	bl	8002298 <HAL_GetTick>
 8003970:	61b8      	str	r0, [r7, #24]
 8003972:	4b39      	ldr	r3, [pc, #228]	; (8003a58 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	015b      	lsls	r3, r3, #5
 8003978:	0d1b      	lsrs	r3, r3, #20
 800397a:	69fa      	ldr	r2, [r7, #28]
 800397c:	fb02 f303 	mul.w	r3, r2, r3
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	e054      	b.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xe2>
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398a:	d050      	beq.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0xe2>
 800398c:	f7fe fc84 	bl	8002298 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	69fa      	ldr	r2, [r7, #28]
 8003998:	429a      	cmp	r2, r3
 800399a:	d902      	bls.n	80039a2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d13d      	bne.n	8003a1e <SPI_WaitFlagStateUntilTimeout+0xd2>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039ba:	d111      	bne.n	80039e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039c4:	d004      	beq.n	80039d0 <SPI_WaitFlagStateUntilTimeout+0x84>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ce:	d107      	bne.n	80039e0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039e8:	d10f      	bne.n	8003a0a <SPI_WaitFlagStateUntilTimeout+0xbe>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e017      	b.n	8003a4e <SPI_WaitFlagStateUntilTimeout+0x102>
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <SPI_WaitFlagStateUntilTimeout+0xdc>
 8003a24:	2300      	movs	r3, #0
 8003a26:	61fb      	str	r3, [r7, #28]
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	617b      	str	r3, [r7, #20]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	4013      	ands	r3, r2
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	bf0c      	ite	eq
 8003a3e:	2301      	moveq	r3, #1
 8003a40:	2300      	movne	r3, #0
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	461a      	mov	r2, r3
 8003a46:	79fb      	ldrb	r3, [r7, #7]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d19b      	bne.n	8003984 <SPI_WaitFlagStateUntilTimeout+0x38>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3720      	adds	r7, #32
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	20000018 	.word	0x20000018

08003a5c <SPI_EndRxTransaction>:
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af02      	add	r7, sp, #8
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a70:	d111      	bne.n	8003a96 <SPI_EndRxTransaction+0x3a>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a7a:	d004      	beq.n	8003a86 <SPI_EndRxTransaction+0x2a>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	689b      	ldr	r3, [r3, #8]
 8003a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a84:	d107      	bne.n	8003a96 <SPI_EndRxTransaction+0x3a>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a9e:	d117      	bne.n	8003ad0 <SPI_EndRxTransaction+0x74>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aa8:	d112      	bne.n	8003ad0 <SPI_EndRxTransaction+0x74>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f7ff ff49 	bl	800394c <SPI_WaitFlagStateUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d01a      	beq.n	8003af6 <SPI_EndRxTransaction+0x9a>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac4:	f043 0220 	orr.w	r2, r3, #32
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	655a      	str	r2, [r3, #84]	; 0x54
 8003acc:	2303      	movs	r3, #3
 8003ace:	e013      	b.n	8003af8 <SPI_EndRxTransaction+0x9c>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	2180      	movs	r1, #128	; 0x80
 8003ada:	68f8      	ldr	r0, [r7, #12]
 8003adc:	f7ff ff36 	bl	800394c <SPI_WaitFlagStateUntilTimeout>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d007      	beq.n	8003af6 <SPI_EndRxTransaction+0x9a>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aea:	f043 0220 	orr.w	r2, r3, #32
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	655a      	str	r2, [r3, #84]	; 0x54
 8003af2:	2303      	movs	r3, #3
 8003af4:	e000      	b.n	8003af8 <SPI_EndRxTransaction+0x9c>
 8003af6:	2300      	movs	r3, #0
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <SPI_EndRxTxTransaction>:
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	2200      	movs	r2, #0
 8003b14:	2180      	movs	r1, #128	; 0x80
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f7ff ff18 	bl	800394c <SPI_WaitFlagStateUntilTimeout>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d007      	beq.n	8003b32 <SPI_EndRxTxTransaction+0x32>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b26:	f043 0220 	orr.w	r2, r3, #32
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	655a      	str	r2, [r3, #84]	; 0x54
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e000      	b.n	8003b34 <SPI_EndRxTxTransaction+0x34>
 8003b32:	2300      	movs	r3, #0
 8003b34:	4618      	mov	r0, r3
 8003b36:	3710      	adds	r7, #16
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f103 0208 	add.w	r2, r3, #8
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f04f 32ff 	mov.w	r2, #4294967295
 8003b54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f103 0208 	add.w	r2, r3, #8
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f103 0208 	add.w	r2, r3, #8
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bc80      	pop	{r7}
 8003b78:	4770      	bx	lr

08003b7a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b88:	bf00      	nop
 8003b8a:	370c      	adds	r7, #12
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bc80      	pop	{r7}
 8003b90:	4770      	bx	lr

08003b92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b92:	b480      	push	{r7}
 8003b94:	b085      	sub	sp, #20
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
 8003b9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	689a      	ldr	r2, [r3, #8]
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	1c5a      	adds	r2, r3, #1
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	601a      	str	r2, [r3, #0]
}
 8003bce:	bf00      	nop
 8003bd0:	3714      	adds	r7, #20
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr

08003bd8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bee:	d103      	bne.n	8003bf8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	691b      	ldr	r3, [r3, #16]
 8003bf4:	60fb      	str	r3, [r7, #12]
 8003bf6:	e00c      	b.n	8003c12 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3308      	adds	r3, #8
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	e002      	b.n	8003c06 <vListInsert+0x2e>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	60fb      	str	r3, [r7, #12]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68ba      	ldr	r2, [r7, #8]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d2f6      	bcs.n	8003c00 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	601a      	str	r2, [r3, #0]
}
 8003c3e:	bf00      	nop
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bc80      	pop	{r7}
 8003c46:	4770      	bx	lr

08003c48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6892      	ldr	r2, [r2, #8]
 8003c5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6852      	ldr	r2, [r2, #4]
 8003c68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d103      	bne.n	8003c7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689a      	ldr	r2, [r3, #8]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	1e5a      	subs	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3714      	adds	r7, #20
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bc80      	pop	{r7}
 8003c98:	4770      	bx	lr

08003c9a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b08e      	sub	sp, #56	; 0x38
 8003c9e:	af04      	add	r7, sp, #16
 8003ca0:	60f8      	str	r0, [r7, #12]
 8003ca2:	60b9      	str	r1, [r7, #8]
 8003ca4:	607a      	str	r2, [r7, #4]
 8003ca6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10a      	bne.n	8003cc4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb2:	f383 8811 	msr	BASEPRI, r3
 8003cb6:	f3bf 8f6f 	isb	sy
 8003cba:	f3bf 8f4f 	dsb	sy
 8003cbe:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003cc0:	bf00      	nop
 8003cc2:	e7fe      	b.n	8003cc2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10a      	bne.n	8003ce0 <xTaskCreateStatic+0x46>
	__asm volatile
 8003cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cce:	f383 8811 	msr	BASEPRI, r3
 8003cd2:	f3bf 8f6f 	isb	sy
 8003cd6:	f3bf 8f4f 	dsb	sy
 8003cda:	61fb      	str	r3, [r7, #28]
}
 8003cdc:	bf00      	nop
 8003cde:	e7fe      	b.n	8003cde <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ce0:	23a0      	movs	r3, #160	; 0xa0
 8003ce2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	2ba0      	cmp	r3, #160	; 0xa0
 8003ce8:	d00a      	beq.n	8003d00 <xTaskCreateStatic+0x66>
	__asm volatile
 8003cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cee:	f383 8811 	msr	BASEPRI, r3
 8003cf2:	f3bf 8f6f 	isb	sy
 8003cf6:	f3bf 8f4f 	dsb	sy
 8003cfa:	61bb      	str	r3, [r7, #24]
}
 8003cfc:	bf00      	nop
 8003cfe:	e7fe      	b.n	8003cfe <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d01e      	beq.n	8003d44 <xTaskCreateStatic+0xaa>
 8003d06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01b      	beq.n	8003d44 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d0e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003d14:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d18:	2202      	movs	r2, #2
 8003d1a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003d1e:	2300      	movs	r3, #0
 8003d20:	9303      	str	r3, [sp, #12]
 8003d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d24:	9302      	str	r3, [sp, #8]
 8003d26:	f107 0314 	add.w	r3, r7, #20
 8003d2a:	9301      	str	r3, [sp, #4]
 8003d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	68b9      	ldr	r1, [r7, #8]
 8003d36:	68f8      	ldr	r0, [r7, #12]
 8003d38:	f000 f850 	bl	8003ddc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d3e:	f000 f8e3 	bl	8003f08 <prvAddNewTaskToReadyList>
 8003d42:	e001      	b.n	8003d48 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8003d44:	2300      	movs	r3, #0
 8003d46:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003d48:	697b      	ldr	r3, [r7, #20]
	}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3728      	adds	r7, #40	; 0x28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b08c      	sub	sp, #48	; 0x30
 8003d56:	af04      	add	r7, sp, #16
 8003d58:	60f8      	str	r0, [r7, #12]
 8003d5a:	60b9      	str	r1, [r7, #8]
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d62:	88fb      	ldrh	r3, [r7, #6]
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 feb2 	bl	8004ad0 <pvPortMalloc>
 8003d6c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00e      	beq.n	8003d92 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003d74:	20a0      	movs	r0, #160	; 0xa0
 8003d76:	f000 feab 	bl	8004ad0 <pvPortMalloc>
 8003d7a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003d7c:	69fb      	ldr	r3, [r7, #28]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	697a      	ldr	r2, [r7, #20]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
 8003d88:	e005      	b.n	8003d96 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003d8a:	6978      	ldr	r0, [r7, #20]
 8003d8c:	f000 ff64 	bl	8004c58 <vPortFree>
 8003d90:	e001      	b.n	8003d96 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003d92:	2300      	movs	r3, #0
 8003d94:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d017      	beq.n	8003dcc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003da4:	88fa      	ldrh	r2, [r7, #6]
 8003da6:	2300      	movs	r3, #0
 8003da8:	9303      	str	r3, [sp, #12]
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	9302      	str	r3, [sp, #8]
 8003dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db0:	9301      	str	r3, [sp, #4]
 8003db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 f80e 	bl	8003ddc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003dc0:	69f8      	ldr	r0, [r7, #28]
 8003dc2:	f000 f8a1 	bl	8003f08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61bb      	str	r3, [r7, #24]
 8003dca:	e002      	b.n	8003dd2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003dd2:	69bb      	ldr	r3, [r7, #24]
	}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3720      	adds	r7, #32
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
 8003de8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003df4:	3b01      	subs	r3, #1
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	f023 0307 	bic.w	r3, r3, #7
 8003e02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <prvInitialiseNewTask+0x48>
	__asm volatile
 8003e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	617b      	str	r3, [r7, #20]
}
 8003e20:	bf00      	nop
 8003e22:	e7fe      	b.n	8003e22 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e24:	2300      	movs	r3, #0
 8003e26:	61fb      	str	r3, [r7, #28]
 8003e28:	e012      	b.n	8003e50 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	4413      	add	r3, r2
 8003e30:	7819      	ldrb	r1, [r3, #0]
 8003e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	4413      	add	r3, r2
 8003e38:	3334      	adds	r3, #52	; 0x34
 8003e3a:	460a      	mov	r2, r1
 8003e3c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	4413      	add	r3, r2
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d006      	beq.n	8003e58 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	61fb      	str	r3, [r7, #28]
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	2b0f      	cmp	r3, #15
 8003e54:	d9e9      	bls.n	8003e2a <prvInitialiseNewTask+0x4e>
 8003e56:	e000      	b.n	8003e5a <prvInitialiseNewTask+0x7e>
		{
			break;
 8003e58:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e64:	2b06      	cmp	r3, #6
 8003e66:	d901      	bls.n	8003e6c <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e68:	2306      	movs	r3, #6
 8003e6a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e70:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e76:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e80:	3304      	adds	r3, #4
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7ff fe79 	bl	8003b7a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e8a:	3318      	adds	r3, #24
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff fe74 	bl	8003b7a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e96:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9a:	f1c3 0207 	rsb	r2, r3, #7
 8003e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ea4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ea6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eba:	334c      	adds	r3, #76	; 0x4c
 8003ebc:	224c      	movs	r2, #76	; 0x4c
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 ffdd 	bl	8004e80 <memset>
 8003ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec8:	4a0c      	ldr	r2, [pc, #48]	; (8003efc <prvInitialiseNewTask+0x120>)
 8003eca:	651a      	str	r2, [r3, #80]	; 0x50
 8003ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ece:	4a0c      	ldr	r2, [pc, #48]	; (8003f00 <prvInitialiseNewTask+0x124>)
 8003ed0:	655a      	str	r2, [r3, #84]	; 0x54
 8003ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ed4:	4a0b      	ldr	r2, [pc, #44]	; (8003f04 <prvInitialiseNewTask+0x128>)
 8003ed6:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	68f9      	ldr	r1, [r7, #12]
 8003edc:	69b8      	ldr	r0, [r7, #24]
 8003ede:	f000 fc47 	bl	8004770 <pxPortInitialiseStack>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ef2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ef4:	bf00      	nop
 8003ef6:	3720      	adds	r7, #32
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20001534 	.word	0x20001534
 8003f00:	2000159c 	.word	0x2000159c
 8003f04:	20001604 	.word	0x20001604

08003f08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003f10:	f000 fd1c 	bl	800494c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003f14:	4b2a      	ldr	r3, [pc, #168]	; (8003fc0 <prvAddNewTaskToReadyList+0xb8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	4a29      	ldr	r2, [pc, #164]	; (8003fc0 <prvAddNewTaskToReadyList+0xb8>)
 8003f1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003f1e:	4b29      	ldr	r3, [pc, #164]	; (8003fc4 <prvAddNewTaskToReadyList+0xbc>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003f26:	4a27      	ldr	r2, [pc, #156]	; (8003fc4 <prvAddNewTaskToReadyList+0xbc>)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003f2c:	4b24      	ldr	r3, [pc, #144]	; (8003fc0 <prvAddNewTaskToReadyList+0xb8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d110      	bne.n	8003f56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003f34:	f000 fad2 	bl	80044dc <prvInitialiseTaskLists>
 8003f38:	e00d      	b.n	8003f56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003f3a:	4b23      	ldr	r3, [pc, #140]	; (8003fc8 <prvAddNewTaskToReadyList+0xc0>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d109      	bne.n	8003f56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003f42:	4b20      	ldr	r3, [pc, #128]	; (8003fc4 <prvAddNewTaskToReadyList+0xbc>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d802      	bhi.n	8003f56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003f50:	4a1c      	ldr	r2, [pc, #112]	; (8003fc4 <prvAddNewTaskToReadyList+0xbc>)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003f56:	4b1d      	ldr	r3, [pc, #116]	; (8003fcc <prvAddNewTaskToReadyList+0xc4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	4a1b      	ldr	r2, [pc, #108]	; (8003fcc <prvAddNewTaskToReadyList+0xc4>)
 8003f5e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f64:	2201      	movs	r2, #1
 8003f66:	409a      	lsls	r2, r3
 8003f68:	4b19      	ldr	r3, [pc, #100]	; (8003fd0 <prvAddNewTaskToReadyList+0xc8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	4a18      	ldr	r2, [pc, #96]	; (8003fd0 <prvAddNewTaskToReadyList+0xc8>)
 8003f70:	6013      	str	r3, [r2, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f76:	4613      	mov	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4a15      	ldr	r2, [pc, #84]	; (8003fd4 <prvAddNewTaskToReadyList+0xcc>)
 8003f80:	441a      	add	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	3304      	adds	r3, #4
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f7ff fe02 	bl	8003b92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f8e:	f000 fd0d 	bl	80049ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f92:	4b0d      	ldr	r3, [pc, #52]	; (8003fc8 <prvAddNewTaskToReadyList+0xc0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00e      	beq.n	8003fb8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f9a:	4b0a      	ldr	r3, [pc, #40]	; (8003fc4 <prvAddNewTaskToReadyList+0xbc>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d207      	bcs.n	8003fb8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	; (8003fd8 <prvAddNewTaskToReadyList+0xd0>)
 8003faa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	f3bf 8f4f 	dsb	sy
 8003fb4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003fb8:	bf00      	nop
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	200008e8 	.word	0x200008e8
 8003fc4:	200007e8 	.word	0x200007e8
 8003fc8:	200008f4 	.word	0x200008f4
 8003fcc:	20000904 	.word	0x20000904
 8003fd0:	200008f0 	.word	0x200008f0
 8003fd4:	200007ec 	.word	0x200007ec
 8003fd8:	e000ed04 	.word	0xe000ed04

08003fdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d017      	beq.n	800401e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003fee:	4b13      	ldr	r3, [pc, #76]	; (800403c <vTaskDelay+0x60>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00a      	beq.n	800400c <vTaskDelay+0x30>
	__asm volatile
 8003ff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ffa:	f383 8811 	msr	BASEPRI, r3
 8003ffe:	f3bf 8f6f 	isb	sy
 8004002:	f3bf 8f4f 	dsb	sy
 8004006:	60bb      	str	r3, [r7, #8]
}
 8004008:	bf00      	nop
 800400a:	e7fe      	b.n	800400a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800400c:	f000 f884 	bl	8004118 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004010:	2100      	movs	r1, #0
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 fb46 	bl	80046a4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004018:	f000 f88c 	bl	8004134 <xTaskResumeAll>
 800401c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d107      	bne.n	8004034 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004024:	4b06      	ldr	r3, [pc, #24]	; (8004040 <vTaskDelay+0x64>)
 8004026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	f3bf 8f4f 	dsb	sy
 8004030:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004034:	bf00      	nop
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	20000910 	.word	0x20000910
 8004040:	e000ed04 	.word	0xe000ed04

08004044 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b08a      	sub	sp, #40	; 0x28
 8004048:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800404a:	2300      	movs	r3, #0
 800404c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800404e:	2300      	movs	r3, #0
 8004050:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004052:	463a      	mov	r2, r7
 8004054:	1d39      	adds	r1, r7, #4
 8004056:	f107 0308 	add.w	r3, r7, #8
 800405a:	4618      	mov	r0, r3
 800405c:	f7fc f880 	bl	8000160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004060:	6839      	ldr	r1, [r7, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	9202      	str	r2, [sp, #8]
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	2300      	movs	r3, #0
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2300      	movs	r3, #0
 8004070:	460a      	mov	r2, r1
 8004072:	4921      	ldr	r1, [pc, #132]	; (80040f8 <vTaskStartScheduler+0xb4>)
 8004074:	4821      	ldr	r0, [pc, #132]	; (80040fc <vTaskStartScheduler+0xb8>)
 8004076:	f7ff fe10 	bl	8003c9a <xTaskCreateStatic>
 800407a:	4603      	mov	r3, r0
 800407c:	4a20      	ldr	r2, [pc, #128]	; (8004100 <vTaskStartScheduler+0xbc>)
 800407e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004080:	4b1f      	ldr	r3, [pc, #124]	; (8004100 <vTaskStartScheduler+0xbc>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d002      	beq.n	800408e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004088:	2301      	movs	r3, #1
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	e001      	b.n	8004092 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800408e:	2300      	movs	r3, #0
 8004090:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d11b      	bne.n	80040d0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409c:	f383 8811 	msr	BASEPRI, r3
 80040a0:	f3bf 8f6f 	isb	sy
 80040a4:	f3bf 8f4f 	dsb	sy
 80040a8:	613b      	str	r3, [r7, #16]
}
 80040aa:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040ac:	4b15      	ldr	r3, [pc, #84]	; (8004104 <vTaskStartScheduler+0xc0>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	334c      	adds	r3, #76	; 0x4c
 80040b2:	4a15      	ldr	r2, [pc, #84]	; (8004108 <vTaskStartScheduler+0xc4>)
 80040b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80040b6:	4b15      	ldr	r3, [pc, #84]	; (800410c <vTaskStartScheduler+0xc8>)
 80040b8:	f04f 32ff 	mov.w	r2, #4294967295
 80040bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80040be:	4b14      	ldr	r3, [pc, #80]	; (8004110 <vTaskStartScheduler+0xcc>)
 80040c0:	2201      	movs	r2, #1
 80040c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80040c4:	4b13      	ldr	r3, [pc, #76]	; (8004114 <vTaskStartScheduler+0xd0>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80040ca:	f000 fbcd 	bl	8004868 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80040ce:	e00e      	b.n	80040ee <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d10a      	bne.n	80040ee <vTaskStartScheduler+0xaa>
	__asm volatile
 80040d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040dc:	f383 8811 	msr	BASEPRI, r3
 80040e0:	f3bf 8f6f 	isb	sy
 80040e4:	f3bf 8f4f 	dsb	sy
 80040e8:	60fb      	str	r3, [r7, #12]
}
 80040ea:	bf00      	nop
 80040ec:	e7fe      	b.n	80040ec <vTaskStartScheduler+0xa8>
}
 80040ee:	bf00      	nop
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	0800530c 	.word	0x0800530c
 80040fc:	080044ad 	.word	0x080044ad
 8004100:	2000090c 	.word	0x2000090c
 8004104:	200007e8 	.word	0x200007e8
 8004108:	200000a4 	.word	0x200000a4
 800410c:	20000908 	.word	0x20000908
 8004110:	200008f4 	.word	0x200008f4
 8004114:	200008ec 	.word	0x200008ec

08004118 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800411c:	4b04      	ldr	r3, [pc, #16]	; (8004130 <vTaskSuspendAll+0x18>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	3301      	adds	r3, #1
 8004122:	4a03      	ldr	r2, [pc, #12]	; (8004130 <vTaskSuspendAll+0x18>)
 8004124:	6013      	str	r3, [r2, #0]
}
 8004126:	bf00      	nop
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	20000910 	.word	0x20000910

08004134 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800413a:	2300      	movs	r3, #0
 800413c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800413e:	2300      	movs	r3, #0
 8004140:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004142:	4b41      	ldr	r3, [pc, #260]	; (8004248 <xTaskResumeAll+0x114>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10a      	bne.n	8004160 <xTaskResumeAll+0x2c>
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	603b      	str	r3, [r7, #0]
}
 800415c:	bf00      	nop
 800415e:	e7fe      	b.n	800415e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004160:	f000 fbf4 	bl	800494c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004164:	4b38      	ldr	r3, [pc, #224]	; (8004248 <xTaskResumeAll+0x114>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	3b01      	subs	r3, #1
 800416a:	4a37      	ldr	r2, [pc, #220]	; (8004248 <xTaskResumeAll+0x114>)
 800416c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800416e:	4b36      	ldr	r3, [pc, #216]	; (8004248 <xTaskResumeAll+0x114>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d161      	bne.n	800423a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004176:	4b35      	ldr	r3, [pc, #212]	; (800424c <xTaskResumeAll+0x118>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d05d      	beq.n	800423a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800417e:	e02e      	b.n	80041de <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004180:	4b33      	ldr	r3, [pc, #204]	; (8004250 <xTaskResumeAll+0x11c>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	3318      	adds	r3, #24
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff fd5b 	bl	8003c48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	3304      	adds	r3, #4
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff fd56 	bl	8003c48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	2201      	movs	r2, #1
 80041a2:	409a      	lsls	r2, r3
 80041a4:	4b2b      	ldr	r3, [pc, #172]	; (8004254 <xTaskResumeAll+0x120>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	4a2a      	ldr	r2, [pc, #168]	; (8004254 <xTaskResumeAll+0x120>)
 80041ac:	6013      	str	r3, [r2, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041b2:	4613      	mov	r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4a27      	ldr	r2, [pc, #156]	; (8004258 <xTaskResumeAll+0x124>)
 80041bc:	441a      	add	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	3304      	adds	r3, #4
 80041c2:	4619      	mov	r1, r3
 80041c4:	4610      	mov	r0, r2
 80041c6:	f7ff fce4 	bl	8003b92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ce:	4b23      	ldr	r3, [pc, #140]	; (800425c <xTaskResumeAll+0x128>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d302      	bcc.n	80041de <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80041d8:	4b21      	ldr	r3, [pc, #132]	; (8004260 <xTaskResumeAll+0x12c>)
 80041da:	2201      	movs	r2, #1
 80041dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80041de:	4b1c      	ldr	r3, [pc, #112]	; (8004250 <xTaskResumeAll+0x11c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1cc      	bne.n	8004180 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041ec:	f000 fa18 	bl	8004620 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80041f0:	4b1c      	ldr	r3, [pc, #112]	; (8004264 <xTaskResumeAll+0x130>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d010      	beq.n	800421e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041fc:	f000 f836 	bl	800426c <xTaskIncrementTick>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d002      	beq.n	800420c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004206:	4b16      	ldr	r3, [pc, #88]	; (8004260 <xTaskResumeAll+0x12c>)
 8004208:	2201      	movs	r2, #1
 800420a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3b01      	subs	r3, #1
 8004210:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d1f1      	bne.n	80041fc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8004218:	4b12      	ldr	r3, [pc, #72]	; (8004264 <xTaskResumeAll+0x130>)
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800421e:	4b10      	ldr	r3, [pc, #64]	; (8004260 <xTaskResumeAll+0x12c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d009      	beq.n	800423a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004226:	2301      	movs	r3, #1
 8004228:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800422a:	4b0f      	ldr	r3, [pc, #60]	; (8004268 <xTaskResumeAll+0x134>)
 800422c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	f3bf 8f4f 	dsb	sy
 8004236:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800423a:	f000 fbb7 	bl	80049ac <vPortExitCritical>

	return xAlreadyYielded;
 800423e:	68bb      	ldr	r3, [r7, #8]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	20000910 	.word	0x20000910
 800424c:	200008e8 	.word	0x200008e8
 8004250:	200008a8 	.word	0x200008a8
 8004254:	200008f0 	.word	0x200008f0
 8004258:	200007ec 	.word	0x200007ec
 800425c:	200007e8 	.word	0x200007e8
 8004260:	200008fc 	.word	0x200008fc
 8004264:	200008f8 	.word	0x200008f8
 8004268:	e000ed04 	.word	0xe000ed04

0800426c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004272:	2300      	movs	r3, #0
 8004274:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004276:	4b51      	ldr	r3, [pc, #324]	; (80043bc <xTaskIncrementTick+0x150>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	f040 808d 	bne.w	800439a <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004280:	4b4f      	ldr	r3, [pc, #316]	; (80043c0 <xTaskIncrementTick+0x154>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3301      	adds	r3, #1
 8004286:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004288:	4a4d      	ldr	r2, [pc, #308]	; (80043c0 <xTaskIncrementTick+0x154>)
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d120      	bne.n	80042d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004294:	4b4b      	ldr	r3, [pc, #300]	; (80043c4 <xTaskIncrementTick+0x158>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00a      	beq.n	80042b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800429e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042a2:	f383 8811 	msr	BASEPRI, r3
 80042a6:	f3bf 8f6f 	isb	sy
 80042aa:	f3bf 8f4f 	dsb	sy
 80042ae:	603b      	str	r3, [r7, #0]
}
 80042b0:	bf00      	nop
 80042b2:	e7fe      	b.n	80042b2 <xTaskIncrementTick+0x46>
 80042b4:	4b43      	ldr	r3, [pc, #268]	; (80043c4 <xTaskIncrementTick+0x158>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]
 80042ba:	4b43      	ldr	r3, [pc, #268]	; (80043c8 <xTaskIncrementTick+0x15c>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a41      	ldr	r2, [pc, #260]	; (80043c4 <xTaskIncrementTick+0x158>)
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	4a41      	ldr	r2, [pc, #260]	; (80043c8 <xTaskIncrementTick+0x15c>)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6013      	str	r3, [r2, #0]
 80042c8:	4b40      	ldr	r3, [pc, #256]	; (80043cc <xTaskIncrementTick+0x160>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3301      	adds	r3, #1
 80042ce:	4a3f      	ldr	r2, [pc, #252]	; (80043cc <xTaskIncrementTick+0x160>)
 80042d0:	6013      	str	r3, [r2, #0]
 80042d2:	f000 f9a5 	bl	8004620 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042d6:	4b3e      	ldr	r3, [pc, #248]	; (80043d0 <xTaskIncrementTick+0x164>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d34d      	bcc.n	800437c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042e0:	4b38      	ldr	r3, [pc, #224]	; (80043c4 <xTaskIncrementTick+0x158>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <xTaskIncrementTick+0x82>
 80042ea:	2301      	movs	r3, #1
 80042ec:	e000      	b.n	80042f0 <xTaskIncrementTick+0x84>
 80042ee:	2300      	movs	r3, #0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d004      	beq.n	80042fe <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042f4:	4b36      	ldr	r3, [pc, #216]	; (80043d0 <xTaskIncrementTick+0x164>)
 80042f6:	f04f 32ff 	mov.w	r2, #4294967295
 80042fa:	601a      	str	r2, [r3, #0]
					break;
 80042fc:	e03e      	b.n	800437c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80042fe:	4b31      	ldr	r3, [pc, #196]	; (80043c4 <xTaskIncrementTick+0x158>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	429a      	cmp	r2, r3
 8004314:	d203      	bcs.n	800431e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004316:	4a2e      	ldr	r2, [pc, #184]	; (80043d0 <xTaskIncrementTick+0x164>)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6013      	str	r3, [r2, #0]
						break;
 800431c:	e02e      	b.n	800437c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	3304      	adds	r3, #4
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff fc90 	bl	8003c48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432c:	2b00      	cmp	r3, #0
 800432e:	d004      	beq.n	800433a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	3318      	adds	r3, #24
 8004334:	4618      	mov	r0, r3
 8004336:	f7ff fc87 	bl	8003c48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800433e:	2201      	movs	r2, #1
 8004340:	409a      	lsls	r2, r3
 8004342:	4b24      	ldr	r3, [pc, #144]	; (80043d4 <xTaskIncrementTick+0x168>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4313      	orrs	r3, r2
 8004348:	4a22      	ldr	r2, [pc, #136]	; (80043d4 <xTaskIncrementTick+0x168>)
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004350:	4613      	mov	r3, r2
 8004352:	009b      	lsls	r3, r3, #2
 8004354:	4413      	add	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	4a1f      	ldr	r2, [pc, #124]	; (80043d8 <xTaskIncrementTick+0x16c>)
 800435a:	441a      	add	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	3304      	adds	r3, #4
 8004360:	4619      	mov	r1, r3
 8004362:	4610      	mov	r0, r2
 8004364:	f7ff fc15 	bl	8003b92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436c:	4b1b      	ldr	r3, [pc, #108]	; (80043dc <xTaskIncrementTick+0x170>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004372:	429a      	cmp	r2, r3
 8004374:	d3b4      	bcc.n	80042e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004376:	2301      	movs	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800437a:	e7b1      	b.n	80042e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800437c:	4b17      	ldr	r3, [pc, #92]	; (80043dc <xTaskIncrementTick+0x170>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004382:	4915      	ldr	r1, [pc, #84]	; (80043d8 <xTaskIncrementTick+0x16c>)
 8004384:	4613      	mov	r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	4413      	add	r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d907      	bls.n	80043a4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004394:	2301      	movs	r3, #1
 8004396:	617b      	str	r3, [r7, #20]
 8004398:	e004      	b.n	80043a4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800439a:	4b11      	ldr	r3, [pc, #68]	; (80043e0 <xTaskIncrementTick+0x174>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3301      	adds	r3, #1
 80043a0:	4a0f      	ldr	r2, [pc, #60]	; (80043e0 <xTaskIncrementTick+0x174>)
 80043a2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80043a4:	4b0f      	ldr	r3, [pc, #60]	; (80043e4 <xTaskIncrementTick+0x178>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d001      	beq.n	80043b0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80043ac:	2301      	movs	r3, #1
 80043ae:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80043b0:	697b      	ldr	r3, [r7, #20]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	bf00      	nop
 80043bc:	20000910 	.word	0x20000910
 80043c0:	200008ec 	.word	0x200008ec
 80043c4:	200008a0 	.word	0x200008a0
 80043c8:	200008a4 	.word	0x200008a4
 80043cc:	20000900 	.word	0x20000900
 80043d0:	20000908 	.word	0x20000908
 80043d4:	200008f0 	.word	0x200008f0
 80043d8:	200007ec 	.word	0x200007ec
 80043dc:	200007e8 	.word	0x200007e8
 80043e0:	200008f8 	.word	0x200008f8
 80043e4:	200008fc 	.word	0x200008fc

080043e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043e8:	b480      	push	{r7}
 80043ea:	b087      	sub	sp, #28
 80043ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043ee:	4b29      	ldr	r3, [pc, #164]	; (8004494 <vTaskSwitchContext+0xac>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d003      	beq.n	80043fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043f6:	4b28      	ldr	r3, [pc, #160]	; (8004498 <vTaskSwitchContext+0xb0>)
 80043f8:	2201      	movs	r2, #1
 80043fa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043fc:	e044      	b.n	8004488 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80043fe:	4b26      	ldr	r3, [pc, #152]	; (8004498 <vTaskSwitchContext+0xb0>)
 8004400:	2200      	movs	r2, #0
 8004402:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004404:	4b25      	ldr	r3, [pc, #148]	; (800449c <vTaskSwitchContext+0xb4>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	fab3 f383 	clz	r3, r3
 8004410:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004412:	7afb      	ldrb	r3, [r7, #11]
 8004414:	f1c3 031f 	rsb	r3, r3, #31
 8004418:	617b      	str	r3, [r7, #20]
 800441a:	4921      	ldr	r1, [pc, #132]	; (80044a0 <vTaskSwitchContext+0xb8>)
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	4613      	mov	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4413      	add	r3, r2
 8004424:	009b      	lsls	r3, r3, #2
 8004426:	440b      	add	r3, r1
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10a      	bne.n	8004444 <vTaskSwitchContext+0x5c>
	__asm volatile
 800442e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004432:	f383 8811 	msr	BASEPRI, r3
 8004436:	f3bf 8f6f 	isb	sy
 800443a:	f3bf 8f4f 	dsb	sy
 800443e:	607b      	str	r3, [r7, #4]
}
 8004440:	bf00      	nop
 8004442:	e7fe      	b.n	8004442 <vTaskSwitchContext+0x5a>
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	4613      	mov	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4413      	add	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4a14      	ldr	r2, [pc, #80]	; (80044a0 <vTaskSwitchContext+0xb8>)
 8004450:	4413      	add	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	605a      	str	r2, [r3, #4]
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	3308      	adds	r3, #8
 8004466:	429a      	cmp	r2, r3
 8004468:	d104      	bne.n	8004474 <vTaskSwitchContext+0x8c>
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	605a      	str	r2, [r3, #4]
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	4a0a      	ldr	r2, [pc, #40]	; (80044a4 <vTaskSwitchContext+0xbc>)
 800447c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800447e:	4b09      	ldr	r3, [pc, #36]	; (80044a4 <vTaskSwitchContext+0xbc>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	334c      	adds	r3, #76	; 0x4c
 8004484:	4a08      	ldr	r2, [pc, #32]	; (80044a8 <vTaskSwitchContext+0xc0>)
 8004486:	6013      	str	r3, [r2, #0]
}
 8004488:	bf00      	nop
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	20000910 	.word	0x20000910
 8004498:	200008fc 	.word	0x200008fc
 800449c:	200008f0 	.word	0x200008f0
 80044a0:	200007ec 	.word	0x200007ec
 80044a4:	200007e8 	.word	0x200007e8
 80044a8:	200000a4 	.word	0x200000a4

080044ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80044b4:	f000 f852 	bl	800455c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80044b8:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <prvIdleTask+0x28>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d9f9      	bls.n	80044b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80044c0:	4b05      	ldr	r3, [pc, #20]	; (80044d8 <prvIdleTask+0x2c>)
 80044c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	f3bf 8f4f 	dsb	sy
 80044cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80044d0:	e7f0      	b.n	80044b4 <prvIdleTask+0x8>
 80044d2:	bf00      	nop
 80044d4:	200007ec 	.word	0x200007ec
 80044d8:	e000ed04 	.word	0xe000ed04

080044dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044e2:	2300      	movs	r3, #0
 80044e4:	607b      	str	r3, [r7, #4]
 80044e6:	e00c      	b.n	8004502 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	4613      	mov	r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4a12      	ldr	r2, [pc, #72]	; (800453c <prvInitialiseTaskLists+0x60>)
 80044f4:	4413      	add	r3, r2
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff fb20 	bl	8003b3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	3301      	adds	r3, #1
 8004500:	607b      	str	r3, [r7, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b06      	cmp	r3, #6
 8004506:	d9ef      	bls.n	80044e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004508:	480d      	ldr	r0, [pc, #52]	; (8004540 <prvInitialiseTaskLists+0x64>)
 800450a:	f7ff fb17 	bl	8003b3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800450e:	480d      	ldr	r0, [pc, #52]	; (8004544 <prvInitialiseTaskLists+0x68>)
 8004510:	f7ff fb14 	bl	8003b3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004514:	480c      	ldr	r0, [pc, #48]	; (8004548 <prvInitialiseTaskLists+0x6c>)
 8004516:	f7ff fb11 	bl	8003b3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800451a:	480c      	ldr	r0, [pc, #48]	; (800454c <prvInitialiseTaskLists+0x70>)
 800451c:	f7ff fb0e 	bl	8003b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004520:	480b      	ldr	r0, [pc, #44]	; (8004550 <prvInitialiseTaskLists+0x74>)
 8004522:	f7ff fb0b 	bl	8003b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <prvInitialiseTaskLists+0x78>)
 8004528:	4a05      	ldr	r2, [pc, #20]	; (8004540 <prvInitialiseTaskLists+0x64>)
 800452a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800452c:	4b0a      	ldr	r3, [pc, #40]	; (8004558 <prvInitialiseTaskLists+0x7c>)
 800452e:	4a05      	ldr	r2, [pc, #20]	; (8004544 <prvInitialiseTaskLists+0x68>)
 8004530:	601a      	str	r2, [r3, #0]
}
 8004532:	bf00      	nop
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	200007ec 	.word	0x200007ec
 8004540:	20000878 	.word	0x20000878
 8004544:	2000088c 	.word	0x2000088c
 8004548:	200008a8 	.word	0x200008a8
 800454c:	200008bc 	.word	0x200008bc
 8004550:	200008d4 	.word	0x200008d4
 8004554:	200008a0 	.word	0x200008a0
 8004558:	200008a4 	.word	0x200008a4

0800455c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004562:	e019      	b.n	8004598 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004564:	f000 f9f2 	bl	800494c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004568:	4b10      	ldr	r3, [pc, #64]	; (80045ac <prvCheckTasksWaitingTermination+0x50>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	3304      	adds	r3, #4
 8004574:	4618      	mov	r0, r3
 8004576:	f7ff fb67 	bl	8003c48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800457a:	4b0d      	ldr	r3, [pc, #52]	; (80045b0 <prvCheckTasksWaitingTermination+0x54>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	3b01      	subs	r3, #1
 8004580:	4a0b      	ldr	r2, [pc, #44]	; (80045b0 <prvCheckTasksWaitingTermination+0x54>)
 8004582:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004584:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <prvCheckTasksWaitingTermination+0x58>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	3b01      	subs	r3, #1
 800458a:	4a0a      	ldr	r2, [pc, #40]	; (80045b4 <prvCheckTasksWaitingTermination+0x58>)
 800458c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800458e:	f000 fa0d 	bl	80049ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f810 	bl	80045b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <prvCheckTasksWaitingTermination+0x58>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1e1      	bne.n	8004564 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	3708      	adds	r7, #8
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	200008bc 	.word	0x200008bc
 80045b0:	200008e8 	.word	0x200008e8
 80045b4:	200008d0 	.word	0x200008d0

080045b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	334c      	adds	r3, #76	; 0x4c
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 fc63 	bl	8004e90 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d108      	bne.n	80045e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 fb3d 	bl	8004c58 <vPortFree>
				vPortFree( pxTCB );
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 fb3a 	bl	8004c58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80045e4:	e018      	b.n	8004618 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d103      	bne.n	80045f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 fb31 	bl	8004c58 <vPortFree>
	}
 80045f6:	e00f      	b.n	8004618 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d00a      	beq.n	8004618 <prvDeleteTCB+0x60>
	__asm volatile
 8004602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004606:	f383 8811 	msr	BASEPRI, r3
 800460a:	f3bf 8f6f 	isb	sy
 800460e:	f3bf 8f4f 	dsb	sy
 8004612:	60fb      	str	r3, [r7, #12]
}
 8004614:	bf00      	nop
 8004616:	e7fe      	b.n	8004616 <prvDeleteTCB+0x5e>
	}
 8004618:	bf00      	nop
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004626:	4b0e      	ldr	r3, [pc, #56]	; (8004660 <prvResetNextTaskUnblockTime+0x40>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d101      	bne.n	8004634 <prvResetNextTaskUnblockTime+0x14>
 8004630:	2301      	movs	r3, #1
 8004632:	e000      	b.n	8004636 <prvResetNextTaskUnblockTime+0x16>
 8004634:	2300      	movs	r3, #0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d004      	beq.n	8004644 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800463a:	4b0a      	ldr	r3, [pc, #40]	; (8004664 <prvResetNextTaskUnblockTime+0x44>)
 800463c:	f04f 32ff 	mov.w	r2, #4294967295
 8004640:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004642:	e008      	b.n	8004656 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004644:	4b06      	ldr	r3, [pc, #24]	; (8004660 <prvResetNextTaskUnblockTime+0x40>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	4a04      	ldr	r2, [pc, #16]	; (8004664 <prvResetNextTaskUnblockTime+0x44>)
 8004654:	6013      	str	r3, [r2, #0]
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	bc80      	pop	{r7}
 800465e:	4770      	bx	lr
 8004660:	200008a0 	.word	0x200008a0
 8004664:	20000908 	.word	0x20000908

08004668 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800466e:	4b0b      	ldr	r3, [pc, #44]	; (800469c <xTaskGetSchedulerState+0x34>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d102      	bne.n	800467c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004676:	2301      	movs	r3, #1
 8004678:	607b      	str	r3, [r7, #4]
 800467a:	e008      	b.n	800468e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800467c:	4b08      	ldr	r3, [pc, #32]	; (80046a0 <xTaskGetSchedulerState+0x38>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d102      	bne.n	800468a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004684:	2302      	movs	r3, #2
 8004686:	607b      	str	r3, [r7, #4]
 8004688:	e001      	b.n	800468e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800468a:	2300      	movs	r3, #0
 800468c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800468e:	687b      	ldr	r3, [r7, #4]
	}
 8004690:	4618      	mov	r0, r3
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	bc80      	pop	{r7}
 8004698:	4770      	bx	lr
 800469a:	bf00      	nop
 800469c:	200008f4 	.word	0x200008f4
 80046a0:	20000910 	.word	0x20000910

080046a4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80046ae:	4b29      	ldr	r3, [pc, #164]	; (8004754 <prvAddCurrentTaskToDelayedList+0xb0>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046b4:	4b28      	ldr	r3, [pc, #160]	; (8004758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	3304      	adds	r3, #4
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7ff fac4 	bl	8003c48 <uxListRemove>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d10b      	bne.n	80046de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80046c6:	4b24      	ldr	r3, [pc, #144]	; (8004758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	2201      	movs	r2, #1
 80046ce:	fa02 f303 	lsl.w	r3, r2, r3
 80046d2:	43da      	mvns	r2, r3
 80046d4:	4b21      	ldr	r3, [pc, #132]	; (800475c <prvAddCurrentTaskToDelayedList+0xb8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4013      	ands	r3, r2
 80046da:	4a20      	ldr	r2, [pc, #128]	; (800475c <prvAddCurrentTaskToDelayedList+0xb8>)
 80046dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e4:	d10a      	bne.n	80046fc <prvAddCurrentTaskToDelayedList+0x58>
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046ec:	4b1a      	ldr	r3, [pc, #104]	; (8004758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	3304      	adds	r3, #4
 80046f2:	4619      	mov	r1, r3
 80046f4:	481a      	ldr	r0, [pc, #104]	; (8004760 <prvAddCurrentTaskToDelayedList+0xbc>)
 80046f6:	f7ff fa4c 	bl	8003b92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80046fa:	e026      	b.n	800474a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4413      	add	r3, r2
 8004702:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004704:	4b14      	ldr	r3, [pc, #80]	; (8004758 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800470c:	68ba      	ldr	r2, [r7, #8]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	429a      	cmp	r2, r3
 8004712:	d209      	bcs.n	8004728 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004714:	4b13      	ldr	r3, [pc, #76]	; (8004764 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b0f      	ldr	r3, [pc, #60]	; (8004758 <prvAddCurrentTaskToDelayedList+0xb4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3304      	adds	r3, #4
 800471e:	4619      	mov	r1, r3
 8004720:	4610      	mov	r0, r2
 8004722:	f7ff fa59 	bl	8003bd8 <vListInsert>
}
 8004726:	e010      	b.n	800474a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004728:	4b0f      	ldr	r3, [pc, #60]	; (8004768 <prvAddCurrentTaskToDelayedList+0xc4>)
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <prvAddCurrentTaskToDelayedList+0xb4>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	3304      	adds	r3, #4
 8004732:	4619      	mov	r1, r3
 8004734:	4610      	mov	r0, r2
 8004736:	f7ff fa4f 	bl	8003bd8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800473a:	4b0c      	ldr	r3, [pc, #48]	; (800476c <prvAddCurrentTaskToDelayedList+0xc8>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	429a      	cmp	r2, r3
 8004742:	d202      	bcs.n	800474a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004744:	4a09      	ldr	r2, [pc, #36]	; (800476c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	6013      	str	r3, [r2, #0]
}
 800474a:	bf00      	nop
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	200008ec 	.word	0x200008ec
 8004758:	200007e8 	.word	0x200007e8
 800475c:	200008f0 	.word	0x200008f0
 8004760:	200008d4 	.word	0x200008d4
 8004764:	200008a4 	.word	0x200008a4
 8004768:	200008a0 	.word	0x200008a0
 800476c:	20000908 	.word	0x20000908

08004770 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	3b04      	subs	r3, #4
 8004780:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004788:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	3b04      	subs	r3, #4
 800478e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f023 0201 	bic.w	r2, r3, #1
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	3b04      	subs	r3, #4
 800479e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047a0:	4a08      	ldr	r2, [pc, #32]	; (80047c4 <pxPortInitialiseStack+0x54>)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	3b14      	subs	r3, #20
 80047aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	3b20      	subs	r3, #32
 80047b6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80047b8:	68fb      	ldr	r3, [r7, #12]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr
 80047c4:	080047c9 	.word	0x080047c9

080047c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80047c8:	b480      	push	{r7}
 80047ca:	b085      	sub	sp, #20
 80047cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80047d2:	4b12      	ldr	r3, [pc, #72]	; (800481c <prvTaskExitError+0x54>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047da:	d00a      	beq.n	80047f2 <prvTaskExitError+0x2a>
	__asm volatile
 80047dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e0:	f383 8811 	msr	BASEPRI, r3
 80047e4:	f3bf 8f6f 	isb	sy
 80047e8:	f3bf 8f4f 	dsb	sy
 80047ec:	60fb      	str	r3, [r7, #12]
}
 80047ee:	bf00      	nop
 80047f0:	e7fe      	b.n	80047f0 <prvTaskExitError+0x28>
	__asm volatile
 80047f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f6:	f383 8811 	msr	BASEPRI, r3
 80047fa:	f3bf 8f6f 	isb	sy
 80047fe:	f3bf 8f4f 	dsb	sy
 8004802:	60bb      	str	r3, [r7, #8]
}
 8004804:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004806:	bf00      	nop
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0fc      	beq.n	8004808 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800480e:	bf00      	nop
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	bc80      	pop	{r7}
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	20000054 	.word	0x20000054

08004820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004820:	4b07      	ldr	r3, [pc, #28]	; (8004840 <pxCurrentTCBConst2>)
 8004822:	6819      	ldr	r1, [r3, #0]
 8004824:	6808      	ldr	r0, [r1, #0]
 8004826:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800482a:	f380 8809 	msr	PSP, r0
 800482e:	f3bf 8f6f 	isb	sy
 8004832:	f04f 0000 	mov.w	r0, #0
 8004836:	f380 8811 	msr	BASEPRI, r0
 800483a:	f04e 0e0d 	orr.w	lr, lr, #13
 800483e:	4770      	bx	lr

08004840 <pxCurrentTCBConst2>:
 8004840:	200007e8 	.word	0x200007e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004844:	bf00      	nop
 8004846:	bf00      	nop

08004848 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004848:	4806      	ldr	r0, [pc, #24]	; (8004864 <prvPortStartFirstTask+0x1c>)
 800484a:	6800      	ldr	r0, [r0, #0]
 800484c:	6800      	ldr	r0, [r0, #0]
 800484e:	f380 8808 	msr	MSP, r0
 8004852:	b662      	cpsie	i
 8004854:	b661      	cpsie	f
 8004856:	f3bf 8f4f 	dsb	sy
 800485a:	f3bf 8f6f 	isb	sy
 800485e:	df00      	svc	0
 8004860:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004862:	bf00      	nop
 8004864:	e000ed08 	.word	0xe000ed08

08004868 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800486e:	4b32      	ldr	r3, [pc, #200]	; (8004938 <xPortStartScheduler+0xd0>)
 8004870:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	781b      	ldrb	r3, [r3, #0]
 8004876:	b2db      	uxtb	r3, r3
 8004878:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	22ff      	movs	r2, #255	; 0xff
 800487e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	b2db      	uxtb	r3, r3
 8004886:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004888:	78fb      	ldrb	r3, [r7, #3]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004890:	b2da      	uxtb	r2, r3
 8004892:	4b2a      	ldr	r3, [pc, #168]	; (800493c <xPortStartScheduler+0xd4>)
 8004894:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004896:	4b2a      	ldr	r3, [pc, #168]	; (8004940 <xPortStartScheduler+0xd8>)
 8004898:	2207      	movs	r2, #7
 800489a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800489c:	e009      	b.n	80048b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800489e:	4b28      	ldr	r3, [pc, #160]	; (8004940 <xPortStartScheduler+0xd8>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	3b01      	subs	r3, #1
 80048a4:	4a26      	ldr	r2, [pc, #152]	; (8004940 <xPortStartScheduler+0xd8>)
 80048a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80048a8:	78fb      	ldrb	r3, [r7, #3]
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ba:	2b80      	cmp	r3, #128	; 0x80
 80048bc:	d0ef      	beq.n	800489e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80048be:	4b20      	ldr	r3, [pc, #128]	; (8004940 <xPortStartScheduler+0xd8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f1c3 0307 	rsb	r3, r3, #7
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d00a      	beq.n	80048e0 <xPortStartScheduler+0x78>
	__asm volatile
 80048ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ce:	f383 8811 	msr	BASEPRI, r3
 80048d2:	f3bf 8f6f 	isb	sy
 80048d6:	f3bf 8f4f 	dsb	sy
 80048da:	60bb      	str	r3, [r7, #8]
}
 80048dc:	bf00      	nop
 80048de:	e7fe      	b.n	80048de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048e0:	4b17      	ldr	r3, [pc, #92]	; (8004940 <xPortStartScheduler+0xd8>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	021b      	lsls	r3, r3, #8
 80048e6:	4a16      	ldr	r2, [pc, #88]	; (8004940 <xPortStartScheduler+0xd8>)
 80048e8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80048ea:	4b15      	ldr	r3, [pc, #84]	; (8004940 <xPortStartScheduler+0xd8>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048f2:	4a13      	ldr	r2, [pc, #76]	; (8004940 <xPortStartScheduler+0xd8>)
 80048f4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048fe:	4b11      	ldr	r3, [pc, #68]	; (8004944 <xPortStartScheduler+0xdc>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a10      	ldr	r2, [pc, #64]	; (8004944 <xPortStartScheduler+0xdc>)
 8004904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004908:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800490a:	4b0e      	ldr	r3, [pc, #56]	; (8004944 <xPortStartScheduler+0xdc>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a0d      	ldr	r2, [pc, #52]	; (8004944 <xPortStartScheduler+0xdc>)
 8004910:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004914:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004916:	f000 f8b9 	bl	8004a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800491a:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <xPortStartScheduler+0xe0>)
 800491c:	2200      	movs	r2, #0
 800491e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004920:	f7ff ff92 	bl	8004848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004924:	f7ff fd60 	bl	80043e8 <vTaskSwitchContext>
	prvTaskExitError();
 8004928:	f7ff ff4e 	bl	80047c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3710      	adds	r7, #16
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	e000e400 	.word	0xe000e400
 800493c:	20000914 	.word	0x20000914
 8004940:	20000918 	.word	0x20000918
 8004944:	e000ed20 	.word	0xe000ed20
 8004948:	20000054 	.word	0x20000054

0800494c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
	__asm volatile
 8004952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	607b      	str	r3, [r7, #4]
}
 8004964:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004966:	4b0f      	ldr	r3, [pc, #60]	; (80049a4 <vPortEnterCritical+0x58>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3301      	adds	r3, #1
 800496c:	4a0d      	ldr	r2, [pc, #52]	; (80049a4 <vPortEnterCritical+0x58>)
 800496e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004970:	4b0c      	ldr	r3, [pc, #48]	; (80049a4 <vPortEnterCritical+0x58>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d10f      	bne.n	8004998 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004978:	4b0b      	ldr	r3, [pc, #44]	; (80049a8 <vPortEnterCritical+0x5c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00a      	beq.n	8004998 <vPortEnterCritical+0x4c>
	__asm volatile
 8004982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004986:	f383 8811 	msr	BASEPRI, r3
 800498a:	f3bf 8f6f 	isb	sy
 800498e:	f3bf 8f4f 	dsb	sy
 8004992:	603b      	str	r3, [r7, #0]
}
 8004994:	bf00      	nop
 8004996:	e7fe      	b.n	8004996 <vPortEnterCritical+0x4a>
	}
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	bc80      	pop	{r7}
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000054 	.word	0x20000054
 80049a8:	e000ed04 	.word	0xe000ed04

080049ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049b2:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <vPortExitCritical+0x4c>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10a      	bne.n	80049d0 <vPortExitCritical+0x24>
	__asm volatile
 80049ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	607b      	str	r3, [r7, #4]
}
 80049cc:	bf00      	nop
 80049ce:	e7fe      	b.n	80049ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80049d0:	4b09      	ldr	r3, [pc, #36]	; (80049f8 <vPortExitCritical+0x4c>)
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3b01      	subs	r3, #1
 80049d6:	4a08      	ldr	r2, [pc, #32]	; (80049f8 <vPortExitCritical+0x4c>)
 80049d8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049da:	4b07      	ldr	r3, [pc, #28]	; (80049f8 <vPortExitCritical+0x4c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d105      	bne.n	80049ee <vPortExitCritical+0x42>
 80049e2:	2300      	movs	r3, #0
 80049e4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049ec:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80049ee:	bf00      	nop
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr
 80049f8:	20000054 	.word	0x20000054
 80049fc:	00000000 	.word	0x00000000

08004a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a00:	f3ef 8009 	mrs	r0, PSP
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	4b0d      	ldr	r3, [pc, #52]	; (8004a40 <pxCurrentTCBConst>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a10:	6010      	str	r0, [r2, #0]
 8004a12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004a16:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a1a:	f380 8811 	msr	BASEPRI, r0
 8004a1e:	f7ff fce3 	bl	80043e8 <vTaskSwitchContext>
 8004a22:	f04f 0000 	mov.w	r0, #0
 8004a26:	f380 8811 	msr	BASEPRI, r0
 8004a2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004a2e:	6819      	ldr	r1, [r3, #0]
 8004a30:	6808      	ldr	r0, [r1, #0]
 8004a32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a36:	f380 8809 	msr	PSP, r0
 8004a3a:	f3bf 8f6f 	isb	sy
 8004a3e:	4770      	bx	lr

08004a40 <pxCurrentTCBConst>:
 8004a40:	200007e8 	.word	0x200007e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop

08004a48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	607b      	str	r3, [r7, #4]
}
 8004a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a62:	f7ff fc03 	bl	800426c <xTaskIncrementTick>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a6c:	4b06      	ldr	r3, [pc, #24]	; (8004a88 <xPortSysTickHandler+0x40>)
 8004a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	2300      	movs	r3, #0
 8004a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	f383 8811 	msr	BASEPRI, r3
}
 8004a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a80:	bf00      	nop
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	e000ed04 	.word	0xe000ed04

08004a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a90:	4b0a      	ldr	r3, [pc, #40]	; (8004abc <vPortSetupTimerInterrupt+0x30>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a96:	4b0a      	ldr	r3, [pc, #40]	; (8004ac0 <vPortSetupTimerInterrupt+0x34>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a9c:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <vPortSetupTimerInterrupt+0x38>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a09      	ldr	r2, [pc, #36]	; (8004ac8 <vPortSetupTimerInterrupt+0x3c>)
 8004aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004aa6:	099b      	lsrs	r3, r3, #6
 8004aa8:	4a08      	ldr	r2, [pc, #32]	; (8004acc <vPortSetupTimerInterrupt+0x40>)
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004aae:	4b03      	ldr	r3, [pc, #12]	; (8004abc <vPortSetupTimerInterrupt+0x30>)
 8004ab0:	2207      	movs	r2, #7
 8004ab2:	601a      	str	r2, [r3, #0]
}
 8004ab4:	bf00      	nop
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr
 8004abc:	e000e010 	.word	0xe000e010
 8004ac0:	e000e018 	.word	0xe000e018
 8004ac4:	20000018 	.word	0x20000018
 8004ac8:	10624dd3 	.word	0x10624dd3
 8004acc:	e000e014 	.word	0xe000e014

08004ad0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b08a      	sub	sp, #40	; 0x28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004adc:	f7ff fb1c 	bl	8004118 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004ae0:	4b58      	ldr	r3, [pc, #352]	; (8004c44 <pvPortMalloc+0x174>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d101      	bne.n	8004aec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004ae8:	f000 f910 	bl	8004d0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004aec:	4b56      	ldr	r3, [pc, #344]	; (8004c48 <pvPortMalloc+0x178>)
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4013      	ands	r3, r2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f040 808e 	bne.w	8004c16 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d01d      	beq.n	8004b3c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004b00:	2208      	movs	r2, #8
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4413      	add	r3, r2
 8004b06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f003 0307 	and.w	r3, r3, #7
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d014      	beq.n	8004b3c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f023 0307 	bic.w	r3, r3, #7
 8004b18:	3308      	adds	r3, #8
 8004b1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <pvPortMalloc+0x6c>
	__asm volatile
 8004b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2a:	f383 8811 	msr	BASEPRI, r3
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f3bf 8f4f 	dsb	sy
 8004b36:	617b      	str	r3, [r7, #20]
}
 8004b38:	bf00      	nop
 8004b3a:	e7fe      	b.n	8004b3a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d069      	beq.n	8004c16 <pvPortMalloc+0x146>
 8004b42:	4b42      	ldr	r3, [pc, #264]	; (8004c4c <pvPortMalloc+0x17c>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d864      	bhi.n	8004c16 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b4c:	4b40      	ldr	r3, [pc, #256]	; (8004c50 <pvPortMalloc+0x180>)
 8004b4e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b50:	4b3f      	ldr	r3, [pc, #252]	; (8004c50 <pvPortMalloc+0x180>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b56:	e004      	b.n	8004b62 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d903      	bls.n	8004b74 <pvPortMalloc+0xa4>
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1f1      	bne.n	8004b58 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004b74:	4b33      	ldr	r3, [pc, #204]	; (8004c44 <pvPortMalloc+0x174>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d04b      	beq.n	8004c16 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2208      	movs	r2, #8
 8004b84:	4413      	add	r3, r2
 8004b86:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	685a      	ldr	r2, [r3, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	1ad2      	subs	r2, r2, r3
 8004b98:	2308      	movs	r3, #8
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d91f      	bls.n	8004be0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f003 0307 	and.w	r3, r3, #7
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <pvPortMalloc+0xf8>
	__asm volatile
 8004bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bb6:	f383 8811 	msr	BASEPRI, r3
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	613b      	str	r3, [r7, #16]
}
 8004bc4:	bf00      	nop
 8004bc6:	e7fe      	b.n	8004bc6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	1ad2      	subs	r2, r2, r3
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004bda:	69b8      	ldr	r0, [r7, #24]
 8004bdc:	f000 f8f8 	bl	8004dd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004be0:	4b1a      	ldr	r3, [pc, #104]	; (8004c4c <pvPortMalloc+0x17c>)
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	4a18      	ldr	r2, [pc, #96]	; (8004c4c <pvPortMalloc+0x17c>)
 8004bec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bee:	4b17      	ldr	r3, [pc, #92]	; (8004c4c <pvPortMalloc+0x17c>)
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	4b18      	ldr	r3, [pc, #96]	; (8004c54 <pvPortMalloc+0x184>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d203      	bcs.n	8004c02 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004bfa:	4b14      	ldr	r3, [pc, #80]	; (8004c4c <pvPortMalloc+0x17c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a15      	ldr	r2, [pc, #84]	; (8004c54 <pvPortMalloc+0x184>)
 8004c00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	685a      	ldr	r2, [r3, #4]
 8004c06:	4b10      	ldr	r3, [pc, #64]	; (8004c48 <pvPortMalloc+0x178>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	431a      	orrs	r2, r3
 8004c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004c16:	f7ff fa8d 	bl	8004134 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00a      	beq.n	8004c3a <pvPortMalloc+0x16a>
	__asm volatile
 8004c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	60fb      	str	r3, [r7, #12]
}
 8004c36:	bf00      	nop
 8004c38:	e7fe      	b.n	8004c38 <pvPortMalloc+0x168>
	return pvReturn;
 8004c3a:	69fb      	ldr	r3, [r7, #28]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3728      	adds	r7, #40	; 0x28
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	20001524 	.word	0x20001524
 8004c48:	20001530 	.word	0x20001530
 8004c4c:	20001528 	.word	0x20001528
 8004c50:	2000151c 	.word	0x2000151c
 8004c54:	2000152c 	.word	0x2000152c

08004c58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d048      	beq.n	8004cfc <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004c6a:	2308      	movs	r3, #8
 8004c6c:	425b      	negs	r3, r3
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4413      	add	r3, r2
 8004c72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	4b21      	ldr	r3, [pc, #132]	; (8004d04 <vPortFree+0xac>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4013      	ands	r3, r2
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10a      	bne.n	8004c9c <vPortFree+0x44>
	__asm volatile
 8004c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c8a:	f383 8811 	msr	BASEPRI, r3
 8004c8e:	f3bf 8f6f 	isb	sy
 8004c92:	f3bf 8f4f 	dsb	sy
 8004c96:	60fb      	str	r3, [r7, #12]
}
 8004c98:	bf00      	nop
 8004c9a:	e7fe      	b.n	8004c9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00a      	beq.n	8004cba <vPortFree+0x62>
	__asm volatile
 8004ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca8:	f383 8811 	msr	BASEPRI, r3
 8004cac:	f3bf 8f6f 	isb	sy
 8004cb0:	f3bf 8f4f 	dsb	sy
 8004cb4:	60bb      	str	r3, [r7, #8]
}
 8004cb6:	bf00      	nop
 8004cb8:	e7fe      	b.n	8004cb8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	4b11      	ldr	r3, [pc, #68]	; (8004d04 <vPortFree+0xac>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d019      	beq.n	8004cfc <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d115      	bne.n	8004cfc <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	4b0b      	ldr	r3, [pc, #44]	; (8004d04 <vPortFree+0xac>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	401a      	ands	r2, r3
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004ce0:	f7ff fa1a 	bl	8004118 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	4b07      	ldr	r3, [pc, #28]	; (8004d08 <vPortFree+0xb0>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4413      	add	r3, r2
 8004cee:	4a06      	ldr	r2, [pc, #24]	; (8004d08 <vPortFree+0xb0>)
 8004cf0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004cf2:	6938      	ldr	r0, [r7, #16]
 8004cf4:	f000 f86c 	bl	8004dd0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004cf8:	f7ff fa1c 	bl	8004134 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004cfc:	bf00      	nop
 8004cfe:	3718      	adds	r7, #24
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	20001530 	.word	0x20001530
 8004d08:	20001528 	.word	0x20001528

08004d0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d12:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004d16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004d18:	4b27      	ldr	r3, [pc, #156]	; (8004db8 <prvHeapInit+0xac>)
 8004d1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f003 0307 	and.w	r3, r3, #7
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00c      	beq.n	8004d40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	3307      	adds	r3, #7
 8004d2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0307 	bic.w	r3, r3, #7
 8004d32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d34:	68ba      	ldr	r2, [r7, #8]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	4a1f      	ldr	r2, [pc, #124]	; (8004db8 <prvHeapInit+0xac>)
 8004d3c:	4413      	add	r3, r2
 8004d3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d44:	4a1d      	ldr	r2, [pc, #116]	; (8004dbc <prvHeapInit+0xb0>)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d4a:	4b1c      	ldr	r3, [pc, #112]	; (8004dbc <prvHeapInit+0xb0>)
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	4413      	add	r3, r2
 8004d56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004d58:	2208      	movs	r2, #8
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	1a9b      	subs	r3, r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0307 	bic.w	r3, r3, #7
 8004d66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	4a15      	ldr	r2, [pc, #84]	; (8004dc0 <prvHeapInit+0xb4>)
 8004d6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004d6e:	4b14      	ldr	r3, [pc, #80]	; (8004dc0 <prvHeapInit+0xb4>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2200      	movs	r2, #0
 8004d74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004d76:	4b12      	ldr	r3, [pc, #72]	; (8004dc0 <prvHeapInit+0xb4>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	1ad2      	subs	r2, r2, r3
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d8c:	4b0c      	ldr	r3, [pc, #48]	; (8004dc0 <prvHeapInit+0xb4>)
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	4a0a      	ldr	r2, [pc, #40]	; (8004dc4 <prvHeapInit+0xb8>)
 8004d9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	4a09      	ldr	r2, [pc, #36]	; (8004dc8 <prvHeapInit+0xbc>)
 8004da2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004da4:	4b09      	ldr	r3, [pc, #36]	; (8004dcc <prvHeapInit+0xc0>)
 8004da6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004daa:	601a      	str	r2, [r3, #0]
}
 8004dac:	bf00      	nop
 8004dae:	3714      	adds	r7, #20
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	2000091c 	.word	0x2000091c
 8004dbc:	2000151c 	.word	0x2000151c
 8004dc0:	20001524 	.word	0x20001524
 8004dc4:	2000152c 	.word	0x2000152c
 8004dc8:	20001528 	.word	0x20001528
 8004dcc:	20001530 	.word	0x20001530

08004dd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004dd8:	4b27      	ldr	r3, [pc, #156]	; (8004e78 <prvInsertBlockIntoFreeList+0xa8>)
 8004dda:	60fb      	str	r3, [r7, #12]
 8004ddc:	e002      	b.n	8004de4 <prvInsertBlockIntoFreeList+0x14>
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d8f7      	bhi.n	8004dde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	4413      	add	r3, r2
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d108      	bne.n	8004e12 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	685a      	ldr	r2, [r3, #4]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	441a      	add	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	68ba      	ldr	r2, [r7, #8]
 8004e1c:	441a      	add	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d118      	bne.n	8004e58 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	4b14      	ldr	r3, [pc, #80]	; (8004e7c <prvInsertBlockIntoFreeList+0xac>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d00d      	beq.n	8004e4e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	441a      	add	r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	e008      	b.n	8004e60 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e4e:	4b0b      	ldr	r3, [pc, #44]	; (8004e7c <prvInsertBlockIntoFreeList+0xac>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	e003      	b.n	8004e60 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d002      	beq.n	8004e6e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e6e:	bf00      	nop
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bc80      	pop	{r7}
 8004e76:	4770      	bx	lr
 8004e78:	2000151c 	.word	0x2000151c
 8004e7c:	20001524 	.word	0x20001524

08004e80 <memset>:
 8004e80:	4603      	mov	r3, r0
 8004e82:	4402      	add	r2, r0
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d100      	bne.n	8004e8a <memset+0xa>
 8004e88:	4770      	bx	lr
 8004e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e8e:	e7f9      	b.n	8004e84 <memset+0x4>

08004e90 <_reclaim_reent>:
 8004e90:	4b29      	ldr	r3, [pc, #164]	; (8004f38 <_reclaim_reent+0xa8>)
 8004e92:	b570      	push	{r4, r5, r6, lr}
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4604      	mov	r4, r0
 8004e98:	4283      	cmp	r3, r0
 8004e9a:	d04b      	beq.n	8004f34 <_reclaim_reent+0xa4>
 8004e9c:	69c3      	ldr	r3, [r0, #28]
 8004e9e:	b143      	cbz	r3, 8004eb2 <_reclaim_reent+0x22>
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d144      	bne.n	8004f30 <_reclaim_reent+0xa0>
 8004ea6:	69e3      	ldr	r3, [r4, #28]
 8004ea8:	6819      	ldr	r1, [r3, #0]
 8004eaa:	b111      	cbz	r1, 8004eb2 <_reclaim_reent+0x22>
 8004eac:	4620      	mov	r0, r4
 8004eae:	f000 f86b 	bl	8004f88 <_free_r>
 8004eb2:	6961      	ldr	r1, [r4, #20]
 8004eb4:	b111      	cbz	r1, 8004ebc <_reclaim_reent+0x2c>
 8004eb6:	4620      	mov	r0, r4
 8004eb8:	f000 f866 	bl	8004f88 <_free_r>
 8004ebc:	69e1      	ldr	r1, [r4, #28]
 8004ebe:	b111      	cbz	r1, 8004ec6 <_reclaim_reent+0x36>
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	f000 f861 	bl	8004f88 <_free_r>
 8004ec6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004ec8:	b111      	cbz	r1, 8004ed0 <_reclaim_reent+0x40>
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f000 f85c 	bl	8004f88 <_free_r>
 8004ed0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ed2:	b111      	cbz	r1, 8004eda <_reclaim_reent+0x4a>
 8004ed4:	4620      	mov	r0, r4
 8004ed6:	f000 f857 	bl	8004f88 <_free_r>
 8004eda:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004edc:	b111      	cbz	r1, 8004ee4 <_reclaim_reent+0x54>
 8004ede:	4620      	mov	r0, r4
 8004ee0:	f000 f852 	bl	8004f88 <_free_r>
 8004ee4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004ee6:	b111      	cbz	r1, 8004eee <_reclaim_reent+0x5e>
 8004ee8:	4620      	mov	r0, r4
 8004eea:	f000 f84d 	bl	8004f88 <_free_r>
 8004eee:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004ef0:	b111      	cbz	r1, 8004ef8 <_reclaim_reent+0x68>
 8004ef2:	4620      	mov	r0, r4
 8004ef4:	f000 f848 	bl	8004f88 <_free_r>
 8004ef8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004efa:	b111      	cbz	r1, 8004f02 <_reclaim_reent+0x72>
 8004efc:	4620      	mov	r0, r4
 8004efe:	f000 f843 	bl	8004f88 <_free_r>
 8004f02:	6a23      	ldr	r3, [r4, #32]
 8004f04:	b1b3      	cbz	r3, 8004f34 <_reclaim_reent+0xa4>
 8004f06:	4620      	mov	r0, r4
 8004f08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004f0c:	4718      	bx	r3
 8004f0e:	5949      	ldr	r1, [r1, r5]
 8004f10:	b941      	cbnz	r1, 8004f24 <_reclaim_reent+0x94>
 8004f12:	3504      	adds	r5, #4
 8004f14:	69e3      	ldr	r3, [r4, #28]
 8004f16:	2d80      	cmp	r5, #128	; 0x80
 8004f18:	68d9      	ldr	r1, [r3, #12]
 8004f1a:	d1f8      	bne.n	8004f0e <_reclaim_reent+0x7e>
 8004f1c:	4620      	mov	r0, r4
 8004f1e:	f000 f833 	bl	8004f88 <_free_r>
 8004f22:	e7c0      	b.n	8004ea6 <_reclaim_reent+0x16>
 8004f24:	680e      	ldr	r6, [r1, #0]
 8004f26:	4620      	mov	r0, r4
 8004f28:	f000 f82e 	bl	8004f88 <_free_r>
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	e7ef      	b.n	8004f10 <_reclaim_reent+0x80>
 8004f30:	2500      	movs	r5, #0
 8004f32:	e7ef      	b.n	8004f14 <_reclaim_reent+0x84>
 8004f34:	bd70      	pop	{r4, r5, r6, pc}
 8004f36:	bf00      	nop
 8004f38:	200000a4 	.word	0x200000a4

08004f3c <__libc_init_array>:
 8004f3c:	b570      	push	{r4, r5, r6, lr}
 8004f3e:	2600      	movs	r6, #0
 8004f40:	4d0c      	ldr	r5, [pc, #48]	; (8004f74 <__libc_init_array+0x38>)
 8004f42:	4c0d      	ldr	r4, [pc, #52]	; (8004f78 <__libc_init_array+0x3c>)
 8004f44:	1b64      	subs	r4, r4, r5
 8004f46:	10a4      	asrs	r4, r4, #2
 8004f48:	42a6      	cmp	r6, r4
 8004f4a:	d109      	bne.n	8004f60 <__libc_init_array+0x24>
 8004f4c:	f000 f870 	bl	8005030 <_init>
 8004f50:	2600      	movs	r6, #0
 8004f52:	4d0a      	ldr	r5, [pc, #40]	; (8004f7c <__libc_init_array+0x40>)
 8004f54:	4c0a      	ldr	r4, [pc, #40]	; (8004f80 <__libc_init_array+0x44>)
 8004f56:	1b64      	subs	r4, r4, r5
 8004f58:	10a4      	asrs	r4, r4, #2
 8004f5a:	42a6      	cmp	r6, r4
 8004f5c:	d105      	bne.n	8004f6a <__libc_init_array+0x2e>
 8004f5e:	bd70      	pop	{r4, r5, r6, pc}
 8004f60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f64:	4798      	blx	r3
 8004f66:	3601      	adds	r6, #1
 8004f68:	e7ee      	b.n	8004f48 <__libc_init_array+0xc>
 8004f6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f6e:	4798      	blx	r3
 8004f70:	3601      	adds	r6, #1
 8004f72:	e7f2      	b.n	8004f5a <__libc_init_array+0x1e>
 8004f74:	08005338 	.word	0x08005338
 8004f78:	08005338 	.word	0x08005338
 8004f7c:	08005338 	.word	0x08005338
 8004f80:	0800533c 	.word	0x0800533c

08004f84 <__retarget_lock_acquire_recursive>:
 8004f84:	4770      	bx	lr

08004f86 <__retarget_lock_release_recursive>:
 8004f86:	4770      	bx	lr

08004f88 <_free_r>:
 8004f88:	b538      	push	{r3, r4, r5, lr}
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	2900      	cmp	r1, #0
 8004f8e:	d040      	beq.n	8005012 <_free_r+0x8a>
 8004f90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f94:	1f0c      	subs	r4, r1, #4
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	bfb8      	it	lt
 8004f9a:	18e4      	addlt	r4, r4, r3
 8004f9c:	f000 f83c 	bl	8005018 <__malloc_lock>
 8004fa0:	4a1c      	ldr	r2, [pc, #112]	; (8005014 <_free_r+0x8c>)
 8004fa2:	6813      	ldr	r3, [r2, #0]
 8004fa4:	b933      	cbnz	r3, 8004fb4 <_free_r+0x2c>
 8004fa6:	6063      	str	r3, [r4, #4]
 8004fa8:	6014      	str	r4, [r2, #0]
 8004faa:	4628      	mov	r0, r5
 8004fac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fb0:	f000 b838 	b.w	8005024 <__malloc_unlock>
 8004fb4:	42a3      	cmp	r3, r4
 8004fb6:	d908      	bls.n	8004fca <_free_r+0x42>
 8004fb8:	6820      	ldr	r0, [r4, #0]
 8004fba:	1821      	adds	r1, r4, r0
 8004fbc:	428b      	cmp	r3, r1
 8004fbe:	bf01      	itttt	eq
 8004fc0:	6819      	ldreq	r1, [r3, #0]
 8004fc2:	685b      	ldreq	r3, [r3, #4]
 8004fc4:	1809      	addeq	r1, r1, r0
 8004fc6:	6021      	streq	r1, [r4, #0]
 8004fc8:	e7ed      	b.n	8004fa6 <_free_r+0x1e>
 8004fca:	461a      	mov	r2, r3
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	b10b      	cbz	r3, 8004fd4 <_free_r+0x4c>
 8004fd0:	42a3      	cmp	r3, r4
 8004fd2:	d9fa      	bls.n	8004fca <_free_r+0x42>
 8004fd4:	6811      	ldr	r1, [r2, #0]
 8004fd6:	1850      	adds	r0, r2, r1
 8004fd8:	42a0      	cmp	r0, r4
 8004fda:	d10b      	bne.n	8004ff4 <_free_r+0x6c>
 8004fdc:	6820      	ldr	r0, [r4, #0]
 8004fde:	4401      	add	r1, r0
 8004fe0:	1850      	adds	r0, r2, r1
 8004fe2:	4283      	cmp	r3, r0
 8004fe4:	6011      	str	r1, [r2, #0]
 8004fe6:	d1e0      	bne.n	8004faa <_free_r+0x22>
 8004fe8:	6818      	ldr	r0, [r3, #0]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	4408      	add	r0, r1
 8004fee:	6010      	str	r0, [r2, #0]
 8004ff0:	6053      	str	r3, [r2, #4]
 8004ff2:	e7da      	b.n	8004faa <_free_r+0x22>
 8004ff4:	d902      	bls.n	8004ffc <_free_r+0x74>
 8004ff6:	230c      	movs	r3, #12
 8004ff8:	602b      	str	r3, [r5, #0]
 8004ffa:	e7d6      	b.n	8004faa <_free_r+0x22>
 8004ffc:	6820      	ldr	r0, [r4, #0]
 8004ffe:	1821      	adds	r1, r4, r0
 8005000:	428b      	cmp	r3, r1
 8005002:	bf01      	itttt	eq
 8005004:	6819      	ldreq	r1, [r3, #0]
 8005006:	685b      	ldreq	r3, [r3, #4]
 8005008:	1809      	addeq	r1, r1, r0
 800500a:	6021      	streq	r1, [r4, #0]
 800500c:	6063      	str	r3, [r4, #4]
 800500e:	6054      	str	r4, [r2, #4]
 8005010:	e7cb      	b.n	8004faa <_free_r+0x22>
 8005012:	bd38      	pop	{r3, r4, r5, pc}
 8005014:	20001670 	.word	0x20001670

08005018 <__malloc_lock>:
 8005018:	4801      	ldr	r0, [pc, #4]	; (8005020 <__malloc_lock+0x8>)
 800501a:	f7ff bfb3 	b.w	8004f84 <__retarget_lock_acquire_recursive>
 800501e:	bf00      	nop
 8005020:	2000166c 	.word	0x2000166c

08005024 <__malloc_unlock>:
 8005024:	4801      	ldr	r0, [pc, #4]	; (800502c <__malloc_unlock+0x8>)
 8005026:	f7ff bfae 	b.w	8004f86 <__retarget_lock_release_recursive>
 800502a:	bf00      	nop
 800502c:	2000166c 	.word	0x2000166c

08005030 <_init>:
 8005030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005032:	bf00      	nop
 8005034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005036:	bc08      	pop	{r3}
 8005038:	469e      	mov	lr, r3
 800503a:	4770      	bx	lr

0800503c <_fini>:
 800503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800503e:	bf00      	nop
 8005040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005042:	bc08      	pop	{r3}
 8005044:	469e      	mov	lr, r3
 8005046:	4770      	bx	lr
