Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Feb 20 15:36:18 2017
| Host         : GILAMONSTER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           30 |
| No           | No                    | Yes                    |              12 |            7 |
| No           | Yes                   | No                     |              54 |           24 |
| Yes          | No                    | No                     |              23 |           13 |
| Yes          | No                    | Yes                    |              10 |            7 |
| Yes          | Yes                   | No                     |              35 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                 Enable Signal                                |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                              | system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0                |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/affine_rotation_generator_0/U0/p_0_out                              | system_i/affine_rotation_generator_0/U0/cosine[24]_i_1_n_0 |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                              | system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0          |                6 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/vga_sync_0/U0/sel                                                   | system_i/inverter_0/x_not                                  |                7 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                              | system_i/inverter_0/x_not                                  |                7 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                              | system_i/vga_sync_0/U0/active                              |                8 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/affine_rotation_generator_0/U0/p_0_out                              |                                                            |               13 |             23 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/affine_rotation_generator_0/U0/counter0_inferred__0/i__carry__2_n_0 | system_i/inverter_0/x_not                                  |               19 |             31 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                              | system_i/affine_rotation_generator_0/U0/counter[0]_i_1_n_0 |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                              |                                                            |                6 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                              |                                                            |               24 |             66 |
+-----------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 6      |                     1 |
| 10     |                     1 |
| 12     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


