Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 22 20:50:00 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file logicagenerale_control_sets_placed.rpt
| Design       : logicagenerale
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |            2 |
|      3 |            1 |
|      5 |            1 |
|      6 |            1 |
|      7 |            2 |
|      9 |            1 |
|     10 |            2 |
|     11 |            1 |
|     12 |            1 |
|     13 |            3 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           31 |
| No           | No                    | Yes                    |              37 |           12 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |              29 |           17 |
| Yes          | No                    | Yes                    |             264 |           94 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------------------+---------------------------------------+------------------+----------------+
|            Clock Signal           |          Enable Signal         |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------------------+---------------------------------------+------------------+----------------+
|  ck_IBUF_BUFG                     |                                | MOVIMENTO/s_i_1_n_0                   |                1 |              1 |
|  ck_IBUF_BUFG                     |                                | MOVIMENTO/r_i_1_n_0                   |                1 |              1 |
|  ck_IBUF_BUFG                     |                                | MOVIMENTO/AR[0]                       |                1 |              1 |
|  VGA/vgaclock/inst/clk_out1       |                                |                                       |                1 |              1 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/sincH7_out          | MOVIMENTO/AR[0]                       |                1 |              1 |
|  MOVIMENTO/writeRAM_reg_i_2_n_0   |                                |                                       |                1 |              1 |
|  VGA/enROM_reg_i_1_n_0            |                                | VGA/enROM_reg_i_2_n_0                 |                1 |              1 |
|  ck_IBUF_BUFG                     | PRESCALER/lunghezza0           | SEG/blank2                            |                1 |              2 |
|  ck_IBUF_BUFG                     | MOVIMENTO/u_i_2_n_0            | MOVIMENTO/u_i_1_n_0                   |                1 |              2 |
|  MOVIMENTO/dataRAM_reg[2]_i_2_n_0 |                                | MOVIMENTO/dataRAM_reg[2]_i_3_n_0      |                1 |              3 |
|  ck_IBUF_BUFG                     |                                | MOVIMENTO/present_state[1]_i_1__0_n_0 |                2 |              5 |
|  ck_IBUF_BUFG                     | MOVIMENTO/testaV0              | MOVIMENTO/AR[0]                       |                2 |              6 |
|  ck_IBUF_BUFG                     | PRESCALER/lunghezza0           | MOVIMENTO/present_state[1]_i_1__0_n_0 |                3 |              7 |
|  ck_IBUF_BUFG                     | MOVIMENTO/testaH0              | MOVIMENTO/AR[0]                       |                4 |              7 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/addressV[8]_i_1_n_0 | MOVIMENTO/AR[0]                       |                4 |              9 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/addressH[9]_i_1_n_0 | MOVIMENTO/AR[0]                       |                4 |             10 |
|  VGA/vgaclock/inst/clk_out1       | VGA/vgacmd/vcount              | MOVIMENTO/AR[0]                       |                2 |             10 |
|  VGA/vgaclock/inst/clk_out1       |                                | MOVIMENTO/AR[0]                       |                4 |             11 |
|  enable1hz_BUFG                   |                                |                                       |                5 |             12 |
|  ck_IBUF_BUFG                     | PRESCALER/coda_reg[12][0]      |                                       |               13 |             13 |
|  MOVIMENTO/addRAM_reg[12]_i_2_n_0 |                                |                                       |                6 |             13 |
|  VGA/enROM_reg_i_1_n_0            |                                |                                       |                6 |             13 |
|  ck_IBUF_BUFG                     | MOVIMENTO/E[0]                 |                                       |                4 |             16 |
|  ck_IBUF_BUFG                     |                                | SEG/blank2                            |                5 |             20 |
|  ck_IBUF_BUFG                     |                                |                                       |               12 |             35 |
|  ck_IBUF_BUFG                     | enable1hz_BUFG                 | MOVIMENTO/AR[0]                       |               15 |             38 |
|  ck_IBUF_BUFG                     | enable1hz_BUFG                 | MOVIMENTO/present_state[1]_i_1__0_n_0 |               27 |             81 |
|  ck_IBUF_BUFG                     | enable1hz_BUFG                 | MOVIMENTO/serpente[0][12]_i_2_n_0     |               31 |             93 |
+-----------------------------------+--------------------------------+---------------------------------------+------------------+----------------+


