TimeQuest Timing Analyzer report for WH4574_USART
Tue Jan 07 04:54:11 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Slow Corner Signal Integrity Metrics
 42. Fast Corner Signal Integrity Metrics
 43. Setup Transfers
 44. Hold Transfers
 45. Recovery Transfers
 46. Removal Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths
 50. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name      ; WH4574_USART                                     ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C10E144C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; CLK50MHZ                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK50MHZ }                  ;
; WH4574_CONTROL:inst12|SEL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { WH4574_CONTROL:inst12|SEL } ;
; WH4574_COUNT26:inst|Q     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { WH4574_COUNT26:inst|Q }     ;
; wh4574_div1k:inst4|co     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wh4574_div1k:inst4|co }     ;
; wh4574_div1k:inst4|count2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wh4574_div1k:inst4|count2 } ;
; WH4574_DIV50:inst1|Q      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { WH4574_DIV50:inst1|Q }      ;
; WH4574_DIVTO1:inst8|Q     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { WH4574_DIVTO1:inst8|Q }     ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                       ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note                                                          ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; 201.49 MHz ; 201.49 MHz      ; WH4574_DIVTO1:inst8|Q     ;                                                               ;
; 216.97 MHz ; 216.97 MHz      ; WH4574_COUNT26:inst|Q     ;                                                               ;
; 284.98 MHz ; 250.0 MHz       ; CLK50MHZ                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 298.24 MHz ; 298.24 MHz      ; WH4574_CONTROL:inst12|SEL ;                                                               ;
; 559.6 MHz  ; 350.02 MHz      ; WH4574_DIV50:inst1|Q      ; limit due to minimum period restriction (tmin)                ;
; 689.18 MHz ; 350.02 MHz      ; wh4574_div1k:inst4|count2 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; WH4574_DIVTO1:inst8|Q     ; -3.963 ; -75.670       ;
; WH4574_COUNT26:inst|Q     ; -3.609 ; -61.012       ;
; CLK50MHZ                  ; -2.509 ; -33.471       ;
; WH4574_CONTROL:inst12|SEL ; -2.353 ; -40.266       ;
; WH4574_DIV50:inst1|Q      ; -0.787 ; -3.090        ;
; wh4574_div1k:inst4|count2 ; -0.451 ; -1.375        ;
; wh4574_div1k:inst4|co     ; 0.029  ; 0.000         ;
+---------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; WH4574_DIVTO1:inst8|Q     ; -0.399 ; -2.435        ;
; WH4574_CONTROL:inst12|SEL ; -0.341 ; -1.971        ;
; WH4574_COUNT26:inst|Q     ; -0.179 ; -0.537        ;
; wh4574_div1k:inst4|co     ; 0.001  ; 0.000         ;
; CLK50MHZ                  ; 0.452  ; 0.000         ;
; WH4574_DIV50:inst1|Q      ; 0.454  ; 0.000         ;
; wh4574_div1k:inst4|count2 ; 0.454  ; 0.000         ;
+---------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; WH4574_COUNT26:inst|Q ; -2.428 ; -2.428        ;
; WH4574_DIVTO1:inst8|Q ; -0.374 ; -0.374        ;
+-----------------------+--------+---------------+


+-----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary         ;
+-----------------------+-------+---------------+
; Clock                 ; Slack ; End Point TNS ;
+-----------------------+-------+---------------+
; WH4574_DIVTO1:inst8|Q ; 0.551 ; 0.000         ;
; WH4574_COUNT26:inst|Q ; 1.079 ; 0.000         ;
+-----------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                                               ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type       ; Clock                     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate  ; CLK50MHZ                  ; Rise       ; CLK50MHZ                         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[1] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[1] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[2] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[2] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[3] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[3] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[4] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[4] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[5] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[5] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[6] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[6] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[7] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[7] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[1]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[1]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[2]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[2]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[3]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[3]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[4]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[4]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[5]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[5]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[6]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[6]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[7]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[7]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SEL        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[0]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[0]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[1]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[1]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[2]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[2]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[3]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[3]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[4]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[4]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[0]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[1]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[2]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[3]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[4]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|Q            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[0]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[1]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[2]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[0]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[1]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[2]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[3]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[4]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[5]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|Q             ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[0]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[1]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[2]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|Q            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|S            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[0]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[1]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[2]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[3]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[4]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[5]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|Q~_emulated   ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|co            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[0]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[10]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[11]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[12]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[13]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[14]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[1]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[2]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[3]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[4]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[5]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[6]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[7]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[8]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[9]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|co     ; Rise       ; wh4574_div1k:inst4|count2        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[0]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[1]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[2]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[3]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[4]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[5]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[6]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[7]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[0]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[1]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[2]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[3]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[4]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[5]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[6]          ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; 2.923 ; 3.191 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; -1.753 ; -1.994 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 13.027 ; 12.604 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 12.760 ; 12.383 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 11.092 ; 11.092 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 11.092 ; 11.092 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 11.620 ; 11.374 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 11.092 ; 11.092 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 7.833  ; 7.601  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 10.691 ; 10.691 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 10.691 ; 10.691 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 10.983 ; 10.825 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 7.592  ; 7.406  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 7.616  ; 7.424  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 7.656  ; 7.454  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 12.415 ; 11.992 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 11.865 ; 11.407 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 8.660  ; 8.396  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 7.822  ; 7.822  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 7.822  ; 7.822  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 7.822  ; 7.822  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 7.822  ; 7.822  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 7.131  ; 6.943  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 7.481  ; 7.481  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 7.481  ; 7.481  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 7.322  ; 7.322  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 7.373  ; 7.192  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 7.395  ; 7.210  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 7.434  ; 7.238  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 11.262 ; 10.804 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                        ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note                                                          ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; 216.59 MHz ; 216.59 MHz      ; WH4574_DIVTO1:inst8|Q     ;                                                               ;
; 228.05 MHz ; 228.05 MHz      ; WH4574_COUNT26:inst|Q     ;                                                               ;
; 299.31 MHz ; 250.0 MHz       ; CLK50MHZ                  ; limit due to minimum period restriction (max I/O toggle rate) ;
; 319.28 MHz ; 319.28 MHz      ; WH4574_CONTROL:inst12|SEL ;                                                               ;
; 619.96 MHz ; 350.02 MHz      ; WH4574_DIV50:inst1|Q      ; limit due to minimum period restriction (tmin)                ;
; 745.71 MHz ; 350.02 MHz      ; wh4574_div1k:inst4|count2 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; WH4574_DIVTO1:inst8|Q     ; -3.617 ; -69.717       ;
; WH4574_COUNT26:inst|Q     ; -3.385 ; -54.612       ;
; CLK50MHZ                  ; -2.341 ; -28.789       ;
; WH4574_CONTROL:inst12|SEL ; -2.132 ; -36.128       ;
; WH4574_DIV50:inst1|Q      ; -0.613 ; -2.299        ;
; wh4574_div1k:inst4|count2 ; -0.341 ; -0.871        ;
; wh4574_div1k:inst4|co     ; 0.115  ; 0.000         ;
+---------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; WH4574_CONTROL:inst12|SEL ; -0.371 ; -2.120        ;
; WH4574_DIVTO1:inst8|Q     ; -0.290 ; -1.767        ;
; WH4574_COUNT26:inst|Q     ; -0.059 ; -0.177        ;
; wh4574_div1k:inst4|co     ; -0.012 ; -0.012        ;
; CLK50MHZ                  ; 0.400  ; 0.000         ;
; wh4574_div1k:inst4|count2 ; 0.402  ; 0.000         ;
; WH4574_DIV50:inst1|Q      ; 0.403  ; 0.000         ;
+---------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary          ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; WH4574_COUNT26:inst|Q ; -2.246 ; -2.246        ;
; WH4574_DIVTO1:inst8|Q ; -0.205 ; -0.205        ;
+-----------------------+--------+---------------+


+-----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary          ;
+-----------------------+-------+---------------+
; Clock                 ; Slack ; End Point TNS ;
+-----------------------+-------+---------------+
; WH4574_DIVTO1:inst8|Q ; 0.524 ; 0.000         ;
; WH4574_COUNT26:inst|Q ; 1.039 ; 0.000         ;
+-----------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                                                ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type       ; Clock                     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate  ; CLK50MHZ                  ; Rise       ; CLK50MHZ                         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[1] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[1] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[2] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[2] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[3] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[3] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[4] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[4] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[5] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[5] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[6] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[6] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[7] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[7] ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[1]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[1]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[2]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[2]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[3]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[3]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[4]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[4]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[5]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[5]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[6]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[6]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[7]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[7]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SEL        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[0]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[0]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[1]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[1]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[2]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[2]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[3]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[3]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[4]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[4]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[0]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[1]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[2]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[3]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[4]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|Q            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[0]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[1]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[2]       ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[0]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[1]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[2]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[3]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[4]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[5]         ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|Q             ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[0]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[1]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[2]        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|Q            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|S            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[0]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[1]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[2]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[3]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[4]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[5]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|Q~_emulated   ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|co            ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[0]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[10]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[11]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[12]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[13]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[14]    ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[1]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[2]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[3]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[4]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[5]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[6]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[7]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[8]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[9]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; wh4574_div1k:inst4|co     ; Rise       ; wh4574_div1k:inst4|count2        ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[0]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[1]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[2]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[3]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[4]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[5]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[6]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[7]     ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[0]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[1]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[2]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[3]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[4]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[5]          ;
; -1.857 ; 1.000        ; 2.857          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[6]          ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; 2.638 ; 2.782 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; -1.574 ; -1.681 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 12.503 ; 11.774 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 12.259 ; 11.589 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 10.341 ; 10.188 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 10.337 ; 10.188 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 11.033 ; 10.656 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 10.334 ; 10.188 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 7.424  ; 7.143  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 9.798  ; 9.798  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 9.899  ; 9.798  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 10.336 ; 10.172 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 7.282  ; 6.962  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 7.302  ; 6.986  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 7.344  ; 7.013  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 11.902 ; 11.173 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 11.398 ; 10.694 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 8.286  ; 7.883  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 7.277  ; 7.277  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 7.277  ; 7.277  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 7.277  ; 7.277  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 7.277  ; 7.277  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 6.822  ; 6.565  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 6.973  ; 6.973  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 6.973  ; 6.973  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 6.843  ; 6.843  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 7.077  ; 6.768  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 7.095  ; 6.790  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 7.135  ; 6.817  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 10.807 ; 10.103 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; WH4574_DIVTO1:inst8|Q     ; -1.168 ; -13.181       ;
; WH4574_COUNT26:inst|Q     ; -1.016 ; -9.149        ;
; CLK50MHZ                  ; -0.522 ; -3.710        ;
; WH4574_CONTROL:inst12|SEL ; -0.454 ; -4.030        ;
; WH4574_DIV50:inst1|Q      ; 0.231  ; 0.000         ;
; wh4574_div1k:inst4|co     ; 0.301  ; 0.000         ;
; wh4574_div1k:inst4|count2 ; 0.369  ; 0.000         ;
+---------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; WH4574_COUNT26:inst|Q     ; -0.278 ; -0.834        ;
; WH4574_DIVTO1:inst8|Q     ; -0.252 ; -1.557        ;
; WH4574_CONTROL:inst12|SEL ; -0.139 ; -0.803        ;
; wh4574_div1k:inst4|co     ; -0.014 ; -0.014        ;
; CLK50MHZ                  ; 0.186  ; 0.000         ;
; wh4574_div1k:inst4|count2 ; 0.186  ; 0.000         ;
; WH4574_DIV50:inst1|Q      ; 0.187  ; 0.000         ;
+---------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary          ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; WH4574_COUNT26:inst|Q ; -0.589 ; -0.589        ;
; WH4574_DIVTO1:inst8|Q ; 0.011  ; 0.000         ;
+-----------------------+--------+---------------+


+-----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary          ;
+-----------------------+-------+---------------+
; Clock                 ; Slack ; End Point TNS ;
+-----------------------+-------+---------------+
; WH4574_DIVTO1:inst8|Q ; 0.226 ; 0.000         ;
; WH4574_COUNT26:inst|Q ; 0.410 ; 0.000         ;
+-----------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                                                ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type       ; Clock                     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; 0.000 ; Port Rate  ; CLK50MHZ                  ; Rise       ; CLK50MHZ                         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[1] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[1] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[2] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[2] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[3] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[3] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[4] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[4] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[5] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[5] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[6] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[6] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[7] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|DATA_IN[7] ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[1]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[1]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[2]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[2]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[3]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[3]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[4]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[4]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[5]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[5]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[6]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[6]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|SBUF[7]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SBUF[7]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|SEL        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[0]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[0]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[1]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[1]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[2]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[2]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[3]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[3]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_CONTROL:inst12|SEL ; Rise       ; WH4574_CONTROL:inst12|S[4]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_CONTROL:inst12|S[4]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[0]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[1]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[2]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[3]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|CC[4]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIV50:inst1|Q      ; Rise       ; WH4574_COUNT26:inst|Q            ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[0]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[1]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; WH4574_DISPLAY8:inst6|s[2]       ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[0]         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[1]         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[2]         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[3]         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[4]         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|CC[5]         ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; WH4574_DIV50:inst1|Q             ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[0]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[1]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|CC[2]        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|Q            ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; wh4574_div1k:inst4|count2 ; Rise       ; WH4574_DIVTO1:inst8|S            ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[0]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[1]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[2]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[3]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[4]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|C[5]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_DIVTO1:inst8|Q     ; Rise       ; WH4574_SEL2:inst11|Q~_emulated   ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|co            ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[0]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[10]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[11]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[12]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[13]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[14]    ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[1]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[2]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[3]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[4]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[5]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[6]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[7]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[8]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; CLK50MHZ                  ; Rise       ; wh4574_div1k:inst4|count1[9]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; wh4574_div1k:inst4|co     ; Rise       ; wh4574_div1k:inst4|count2        ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[0]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[1]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[2]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[3]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[4]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[5]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[6]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|data_out[7]     ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[0]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[1]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[2]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[3]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[4]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[5]          ;
; -1.000 ; 1.000        ; 2.000          ; 0.000 ; Min Period ; WH4574_COUNT26:inst|Q     ; Rise       ; wh4574_sci:inst5|dfb[6]          ;
+--------+--------------+----------------+-------+------------+---------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; 1.411 ; 2.028 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; -0.915 ; -1.538 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 5.702 ; 5.934 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 5.745 ; 5.920 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 5.863 ; 5.863 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 5.863 ; 5.863 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 5.863 ; 5.863 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 5.863 ; 5.863 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 3.624 ; 3.637 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 5.689 ; 5.689 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 5.689 ; 5.689 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 5.598 ; 5.598 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 3.510 ; 3.626 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 3.516 ; 3.635 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 3.530 ; 3.659 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 5.454 ; 5.686 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 5.208 ; 5.420 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 3.954 ; 4.073 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 3.772 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 3.778 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 3.748 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 3.822 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 3.292 ; 3.341 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 3.511 ; 3.568 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 3.641 ; 3.693 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 3.606 ; 3.628 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 3.413 ; 3.525 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 3.419 ; 3.534 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 3.433 ; 3.557 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 4.963 ; 5.175 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+----------------------------+----------+--------+----------+---------+---------------------+
; Clock                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack           ; -3.963   ; -0.399 ; -2.428   ; 0.0     ; -3.000              ;
;  CLK50MHZ                  ; -2.509   ; 0.186  ; N/A      ; N/A     ; N/A                 ;
;  WH4574_CONTROL:inst12|SEL ; -2.353   ; -0.371 ; N/A      ; N/A     ; N/A                 ;
;  WH4574_COUNT26:inst|Q     ; -3.609   ; -0.278 ; -2.428   ; 0.410   ; N/A                 ;
;  WH4574_DIV50:inst1|Q      ; -0.787   ; 0.187  ; N/A      ; N/A     ; N/A                 ;
;  WH4574_DIVTO1:inst8|Q     ; -3.963   ; -0.399 ; -0.374   ; 0.226   ; N/A                 ;
;  wh4574_div1k:inst4|co     ; 0.029    ; -0.014 ; N/A      ; N/A     ; N/A                 ;
;  wh4574_div1k:inst4|count2 ; -0.451   ; 0.186  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS            ; -214.884 ; -4.943 ; -2.802   ; 0.0     ; N/A                 ;
;  CLK50MHZ                  ; -33.471  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  WH4574_CONTROL:inst12|SEL ; -40.266  ; -2.120 ; N/A      ; N/A     ; N/A                 ;
;  WH4574_COUNT26:inst|Q     ; -61.012  ; -0.834 ; -2.428   ; 0.000   ; N/A                 ;
;  WH4574_DIV50:inst1|Q      ; -3.090   ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  WH4574_DIVTO1:inst8|Q     ; -75.670  ; -2.435 ; -0.374   ; 0.000   ; N/A                 ;
;  wh4574_div1k:inst4|co     ; 0.000    ; -0.014 ; N/A      ; N/A     ; N/A                 ;
;  wh4574_div1k:inst4|count2 ; -1.375   ; 0.000  ; N/A      ; N/A     ; N/A                 ;
+----------------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+-------+-------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; 2.923 ; 3.191 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; RXD       ; WH4574_COUNT26:inst|Q ; -0.915 ; -1.538 ; Rise       ; WH4574_COUNT26:inst|Q ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 13.027 ; 12.604 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 12.760 ; 12.383 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 11.092 ; 11.092 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 11.092 ; 11.092 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 11.620 ; 11.374 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 11.092 ; 11.092 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 7.833  ; 7.601  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 10.691 ; 10.691 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 10.691 ; 10.691 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 10.983 ; 10.825 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 7.592  ; 7.406  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 7.616  ; 7.424  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 7.656  ; 7.454  ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 12.415 ; 11.992 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; TXD       ; WH4574_CONTROL:inst12|SEL ; 5.208 ; 5.420 ; Rise       ; WH4574_CONTROL:inst12|SEL ;
; TXD       ; WH4574_COUNT26:inst|Q     ; 3.954 ; 4.073 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_a     ; WH4574_COUNT26:inst|Q     ; 3.772 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_b     ; WH4574_COUNT26:inst|Q     ; 3.778 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_c     ; WH4574_COUNT26:inst|Q     ; 3.748 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_d     ; WH4574_COUNT26:inst|Q     ; 3.822 ; 3.844 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_dp    ; WH4574_COUNT26:inst|Q     ; 3.292 ; 3.341 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_e     ; WH4574_COUNT26:inst|Q     ; 3.511 ; 3.568 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_f     ; WH4574_COUNT26:inst|Q     ; 3.641 ; 3.693 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_g     ; WH4574_COUNT26:inst|Q     ; 3.606 ; 3.628 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sa    ; WH4574_COUNT26:inst|Q     ; 3.413 ; 3.525 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sb    ; WH4574_COUNT26:inst|Q     ; 3.419 ; 3.534 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; led_sc    ; WH4574_COUNT26:inst|Q     ; 3.433 ; 3.557 ; Rise       ; WH4574_COUNT26:inst|Q     ;
; TXD       ; WH4574_DIVTO1:inst8|Q     ; 4.963 ; 5.175 ; Rise       ; WH4574_DIVTO1:inst8|Q     ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; led_sa        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_sb        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_sc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_a         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_b         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_c         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_d         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_e         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_f         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_g         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led_dp        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK50MHZ                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_sa        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_sb        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_sc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_a         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_c         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_d         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_e         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_f         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led_dp        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00733 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-010 s                 ; 8.21e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00733 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-010 s                ; 8.21e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_sa        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_sb        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_sc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_a         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_b         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_c         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_d         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_e         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_f         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_g         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led_dp        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; TXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0357 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0357 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.0119 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.97e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.0119 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.97e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                   ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; CLK50MHZ                  ; CLK50MHZ                  ; 272      ; 0        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_CONTROL:inst12|SEL ; 157      ; 0        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_CONTROL:inst12|SEL ; 158      ; 1        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_COUNT26:inst|Q     ; 22       ; 11       ; 0        ; 0        ;
; WH4574_COUNT26:inst|Q     ; WH4574_COUNT26:inst|Q     ; 208      ; 0        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_COUNT26:inst|Q     ; 22       ; 11       ; 0        ; 0        ;
; wh4574_div1k:inst4|count2 ; wh4574_div1k:inst4|co     ; 1        ; 1        ; 0        ; 0        ;
; wh4574_div1k:inst4|count2 ; wh4574_div1k:inst4|count2 ; 14       ; 0        ; 0        ; 0        ;
; WH4574_DIV50:inst1|Q      ; WH4574_DIV50:inst1|Q      ; 25       ; 0        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_DIVTO1:inst8|Q     ; 170      ; 6        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_DIVTO1:inst8|Q     ; 215      ; 1        ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                    ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; CLK50MHZ                  ; CLK50MHZ                  ; 272      ; 0        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_CONTROL:inst12|SEL ; 157      ; 0        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_CONTROL:inst12|SEL ; 158      ; 1        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_COUNT26:inst|Q     ; 22       ; 11       ; 0        ; 0        ;
; WH4574_COUNT26:inst|Q     ; WH4574_COUNT26:inst|Q     ; 208      ; 0        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_COUNT26:inst|Q     ; 22       ; 11       ; 0        ; 0        ;
; wh4574_div1k:inst4|count2 ; wh4574_div1k:inst4|co     ; 1        ; 1        ; 0        ; 0        ;
; wh4574_div1k:inst4|count2 ; wh4574_div1k:inst4|count2 ; 14       ; 0        ; 0        ; 0        ;
; WH4574_DIV50:inst1|Q      ; WH4574_DIV50:inst1|Q      ; 25       ; 0        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_DIVTO1:inst8|Q     ; 170      ; 6        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_DIVTO1:inst8|Q     ; 215      ; 1        ; 0        ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                            ;
+---------------------------+-----------------------+----------+----------+----------+----------+
; From Clock                ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+-----------------------+----------+----------+----------+----------+
; WH4574_CONTROL:inst12|SEL ; WH4574_COUNT26:inst|Q ; 2        ; 1        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_COUNT26:inst|Q ; 2        ; 1        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_DIVTO1:inst8|Q ; 1        ; 1        ; 0        ; 0        ;
+---------------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Removal Transfers                                                                             ;
+---------------------------+-----------------------+----------+----------+----------+----------+
; From Clock                ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+-----------------------+----------+----------+----------+----------+
; WH4574_CONTROL:inst12|SEL ; WH4574_COUNT26:inst|Q ; 2        ; 1        ; 0        ; 0        ;
; WH4574_DIVTO1:inst8|Q     ; WH4574_COUNT26:inst|Q ; 2        ; 1        ; 0        ; 0        ;
; WH4574_CONTROL:inst12|SEL ; WH4574_DIVTO1:inst8|Q ; 1        ; 1        ; 0        ; 0        ;
+---------------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 94    ; 94   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Jan 07 04:54:05 2014
Info: Command: quartus_sta WH4574_USART -c WH4574_USART
Info: qsta_default_script.tcl version: #3
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst11|Q~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'WH4574_USART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name WH4574_COUNT26:inst|Q WH4574_COUNT26:inst|Q
    Info: create_clock -period 1.000 -name WH4574_DIV50:inst1|Q WH4574_DIV50:inst1|Q
    Info: create_clock -period 1.000 -name WH4574_CONTROL:inst12|SEL WH4574_CONTROL:inst12|SEL
    Info: create_clock -period 1.000 -name wh4574_div1k:inst4|count2 wh4574_div1k:inst4|count2
    Info: create_clock -period 1.000 -name WH4574_DIVTO1:inst8|Q WH4574_DIVTO1:inst8|Q
    Info: create_clock -period 1.000 -name CLK50MHZ CLK50MHZ
    Info: create_clock -period 1.000 -name wh4574_div1k:inst4|co wh4574_div1k:inst4|co
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst11|Q~head_lut  from: dataa  to: combout
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From WH4574_COUNT26:inst|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Fall) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_COUNT26:inst|Q (Fall) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_DIV50:inst1|Q (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to WH4574_DIV50:inst1|Q (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to WH4574_DIV50:inst1|Q (Fall) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_CONTROL:inst12|SEL (Fall) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_CONTROL:inst12|SEL (Fall) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|count2 (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|count2 (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|count2 (Fall) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|count2 (Fall) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Fall) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to WH4574_DIVTO1:inst8|Q (Fall) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to CLK50MHZ (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to wh4574_div1k:inst4|co (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.963
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.963       -75.670 WH4574_DIVTO1:inst8|Q 
    Info:    -3.609       -61.012 WH4574_COUNT26:inst|Q 
    Info:    -2.509       -33.471 CLK50MHZ 
    Info:    -2.353       -40.266 WH4574_CONTROL:inst12|SEL 
    Info:    -0.787        -3.090 WH4574_DIV50:inst1|Q 
    Info:    -0.451        -1.375 wh4574_div1k:inst4|count2 
    Info:     0.029         0.000 wh4574_div1k:inst4|co 
Info: Worst-case hold slack is -0.399
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.399        -2.435 WH4574_DIVTO1:inst8|Q 
    Info:    -0.341        -1.971 WH4574_CONTROL:inst12|SEL 
    Info:    -0.179        -0.537 WH4574_COUNT26:inst|Q 
    Info:     0.001         0.000 wh4574_div1k:inst4|co 
    Info:     0.452         0.000 CLK50MHZ 
    Info:     0.454         0.000 WH4574_DIV50:inst1|Q 
    Info:     0.454         0.000 wh4574_div1k:inst4|count2 
Info: Worst-case recovery slack is -2.428
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.428        -2.428 WH4574_COUNT26:inst|Q 
    Info:    -0.374        -0.374 WH4574_DIVTO1:inst8|Q 
Info: Worst-case removal slack is 0.551
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.551         0.000 WH4574_DIVTO1:inst8|Q 
    Info:     1.079         0.000 WH4574_COUNT26:inst|Q 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst11|Q~head_lut  from: dataa  to: combout
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From WH4574_COUNT26:inst|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Fall) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_COUNT26:inst|Q (Fall) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_DIV50:inst1|Q (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to WH4574_DIV50:inst1|Q (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to WH4574_DIV50:inst1|Q (Fall) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_CONTROL:inst12|SEL (Fall) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_CONTROL:inst12|SEL (Fall) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|count2 (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|count2 (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|count2 (Fall) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|count2 (Fall) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Fall) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to WH4574_DIVTO1:inst8|Q (Fall) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to CLK50MHZ (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to wh4574_div1k:inst4|co (Fall) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.617
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.617       -69.717 WH4574_DIVTO1:inst8|Q 
    Info:    -3.385       -54.612 WH4574_COUNT26:inst|Q 
    Info:    -2.341       -28.789 CLK50MHZ 
    Info:    -2.132       -36.128 WH4574_CONTROL:inst12|SEL 
    Info:    -0.613        -2.299 WH4574_DIV50:inst1|Q 
    Info:    -0.341        -0.871 wh4574_div1k:inst4|count2 
    Info:     0.115         0.000 wh4574_div1k:inst4|co 
Info: Worst-case hold slack is -0.371
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.371        -2.120 WH4574_CONTROL:inst12|SEL 
    Info:    -0.290        -1.767 WH4574_DIVTO1:inst8|Q 
    Info:    -0.059        -0.177 WH4574_COUNT26:inst|Q 
    Info:    -0.012        -0.012 wh4574_div1k:inst4|co 
    Info:     0.400         0.000 CLK50MHZ 
    Info:     0.402         0.000 wh4574_div1k:inst4|count2 
    Info:     0.403         0.000 WH4574_DIV50:inst1|Q 
Info: Worst-case recovery slack is -2.246
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.246        -2.246 WH4574_COUNT26:inst|Q 
    Info:    -0.205        -0.205 WH4574_DIVTO1:inst8|Q 
Info: Worst-case removal slack is 0.524
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.524         0.000 WH4574_DIVTO1:inst8|Q 
    Info:     1.039         0.000 WH4574_COUNT26:inst|Q 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst11|Q~head_lut  from: dataa  to: combout
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From WH4574_COUNT26:inst|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Fall) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_COUNT26:inst|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_COUNT26:inst|Q (Fall) (setup and hold)
    Critical Warning: From WH4574_DIV50:inst1|Q (Rise) to WH4574_DIV50:inst1|Q (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to WH4574_DIV50:inst1|Q (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to WH4574_DIV50:inst1|Q (Fall) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_CONTROL:inst12|SEL (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_CONTROL:inst12|SEL (Fall) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_CONTROL:inst12|SEL (Fall) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|count2 (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|count2 (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|count2 (Fall) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|count2 (Fall) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_CONTROL:inst12|SEL (Fall) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Rise) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From WH4574_DIVTO1:inst8|Q (Fall) to WH4574_DIVTO1:inst8|Q (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to WH4574_DIVTO1:inst8|Q (Fall) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to CLK50MHZ (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Rise) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From wh4574_div1k:inst4|count2 (Fall) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to wh4574_div1k:inst4|co (Rise) (setup and hold)
    Critical Warning: From CLK50MHZ (Rise) to wh4574_div1k:inst4|co (Fall) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.168
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.168       -13.181 WH4574_DIVTO1:inst8|Q 
    Info:    -1.016        -9.149 WH4574_COUNT26:inst|Q 
    Info:    -0.522        -3.710 CLK50MHZ 
    Info:    -0.454        -4.030 WH4574_CONTROL:inst12|SEL 
    Info:     0.231         0.000 WH4574_DIV50:inst1|Q 
    Info:     0.301         0.000 wh4574_div1k:inst4|co 
    Info:     0.369         0.000 wh4574_div1k:inst4|count2 
Info: Worst-case hold slack is -0.278
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.278        -0.834 WH4574_COUNT26:inst|Q 
    Info:    -0.252        -1.557 WH4574_DIVTO1:inst8|Q 
    Info:    -0.139        -0.803 WH4574_CONTROL:inst12|SEL 
    Info:    -0.014        -0.014 wh4574_div1k:inst4|co 
    Info:     0.186         0.000 CLK50MHZ 
    Info:     0.186         0.000 wh4574_div1k:inst4|count2 
    Info:     0.187         0.000 WH4574_DIV50:inst1|Q 
Info: Worst-case recovery slack is -0.589
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.589        -0.589 WH4574_COUNT26:inst|Q 
    Info:     0.011         0.000 WH4574_DIVTO1:inst8|Q 
Info: Worst-case removal slack is 0.226
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.226         0.000 WH4574_DIVTO1:inst8|Q 
    Info:     0.410         0.000 WH4574_COUNT26:inst|Q 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Tue Jan 07 04:54:11 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


