{"data": [{"Result ID": 838, "Algorithm": "morus1280128v2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.1, "LUTs": "3,406", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 706, "Algorithm": "aegis128l", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.342, "Auth-Only TP (Mbits/s)": "70,927", "Enc/Auth TP (Mbits/s)": "70,927", "Dec/Auth TP (Mbits/s)": "70,927", "Freq (MHz)": 277.1, "LUTs": "7,592", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3hp, caesar1, caesar2, caesar3r2hp", "Megafunctions or Primitives": "No"}, {"Result ID": 834, "Algorithm": "acorn128v3", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "32-bit", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.086, "Auth-Only TP (Mbits/s)": "11,303", "Enc/Auth TP (Mbits/s)": "11,303", "Dec/Auth TP (Mbits/s)": "11,303", "Freq (MHz)": 353.2, "LUTs": "1,244", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 708, "Algorithm": "tiaoxinv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.418, "Auth-Only TP (Mbits/s)": "52,838", "Enc/Auth TP (Mbits/s)": "52,838", "Dec/Auth TP (Mbits/s)": "52,838", "Freq (MHz)": 206.4, "LUTs": "7,123", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3hp, caesar2, caesar3r2hp", "Megafunctions or Primitives": "No"}, {"Result ID": 814, "Algorithm": "ketjeminorv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.591, "Auth-Only TP (Mbits/s)": "20,082", "Enc/Auth TP (Mbits/s)": "20,082", "Dec/Auth TP (Mbits/s)": "20,082", "Freq (MHz)": 156.9, "LUTs": "3,592", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Ketje-Keyak Team", "Primary Designer Name(s)": "Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, Gilles Van Assche, Ronny Van Keer", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 771, "Algorithm": "norx3241v3", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.203, "Auth-Only TP (Mbits/s)": "15,182", "Enc/Auth TP (Mbits/s)": "15,182", "Dec/Auth TP (Mbits/s)": "15,182", "Freq (MHz)": 158.2, "LUTs": "2,918", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 770, "Algorithm": "norx6441v3", "Key Size (bits)": 256, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 4.463, "Auth-Only TP (Mbits/s)": "24,524", "Enc/Auth TP (Mbits/s)": "24,524", "Dec/Auth TP (Mbits/s)": "24,524", "Freq (MHz)": 127.7, "LUTs": "5,495", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 818, "Algorithm": "ketjemajorv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 4.263, "Auth-Only TP (Mbits/s)": "24,850", "Enc/Auth TP (Mbits/s)": "24,850", "Dec/Auth TP (Mbits/s)": "24,850", "Freq (MHz)": 97.1, "LUTs": "5,829", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Ketje-Keyak Team", "Primary Designer Name(s)": "Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, Gilles Van Assche, Ronny Van Keer", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 786, "Algorithm": "norx3261v3", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 3.439, "Auth-Only TP (Mbits/s)": "10,058", "Enc/Auth TP (Mbits/s)": "10,058", "Dec/Auth TP (Mbits/s)": "10,058", "Freq (MHz)": 157.2, "LUTs": "2,925", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 765, "Algorithm": "ascon128av12", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 3.213, "Auth-Only TP (Mbits/s)": "5,099", "Enc/Auth TP (Mbits/s)": "5,099", "Dec/Auth TP (Mbits/s)": "5,099", "Freq (MHz)": 358.6, "LUTs": "1,587", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3lw, caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 822, "Algorithm": "ketjesrv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 3.033, "Auth-Only TP (Mbits/s)": "5,772", "Enc/Auth TP (Mbits/s)": "5,772", "Dec/Auth TP (Mbits/s)": "5,772", "Freq (MHz)": 180.4, "LUTs": "1,903", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Ketje-Keyak Team", "Primary Designer Name(s)": "Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, Gilles Van Assche, Ronny Van Keer", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 879, "Algorithm": "aes128otrcv3", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Unrolled x6", "Primary Opt Target": "Throughput", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 3.011, "Auth-Only TP (Mbits/s)": "21,472", "Enc/Auth TP (Mbits/s)": "21,472", "Dec/Auth TP (Mbits/s)": "21,472", "Freq (MHz)": 335.5, "LUTs": "7,131", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "NEC, Tohoko University, YDK Tech.", "Primary Designer Name(s)": "Kazuhiko Minematsu, Naofumi Homma, Rei Ueno, Tomonori Iida, Eita Kobayashi", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 785, "Algorithm": "norx6461v3", "Key Size (bits)": 256, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 2.871, "Auth-Only TP (Mbits/s)": "15,756", "Enc/Auth TP (Mbits/s)": "15,756", "Dec/Auth TP (Mbits/s)": "15,756", "Freq (MHz)": 123.1, "LUTs": "5,487", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 762, "Algorithm": "ascon128v12", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 2.447, "Auth-Only TP (Mbits/s)": "3,118", "Enc/Auth TP (Mbits/s)": "3,118", "Dec/Auth TP (Mbits/s)": "3,118", "Freq (MHz)": 341.1, "LUTs": "1,274", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3lw, caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 810, "Algorithm": "ketjejrv2", "Key Size (bits)": 96, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 2.292, "Auth-Only TP (Mbits/s)": "2,832", "Enc/Auth TP (Mbits/s)": "2,832", "Dec/Auth TP (Mbits/s)": "2,832", "Freq (MHz)": 177, "LUTs": "1,236", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Ketje-Keyak Team", "Primary Designer Name(s)": "Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, Gilles Van Assche, Ronny Van Keer", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 877, "Algorithm": "aes128otrpv3", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Unrolled x4", "Primary Opt Target": "Throughput", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 1.878, "Auth-Only TP (Mbits/s)": "14,357", "Enc/Auth TP (Mbits/s)": "14,357", "Dec/Auth TP (Mbits/s)": "14,357", "Freq (MHz)": 336.5, "LUTs": "7,645", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "NEC, Tohoko University, YDK Tech.", "Primary Designer Name(s)": "Kazuhiko Minematsu, Naofumi Homma, Rei Ueno, Tomonori Iida, Eita Kobayashi", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 709, "Algorithm": "aes128n12t8silcv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 1.318, "Auth-Only TP (Mbits/s)": "4,040", "Enc/Auth TP (Mbits/s)": "4,040", "Dec/Auth TP (Mbits/s)": "4,040", "Freq (MHz)": 315.7, "LUTs": "3,066", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar2, caesar3r2lw, caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 257, "Algorithm": "riverkeyakv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 1.19, "Auth-Only TP (Mbits/s)": "7,417", "Enc/Auth TP (Mbits/s)": "7,417", "Dec/Auth TP (Mbits/s)": "7,417", "Freq (MHz)": 163.6, "LUTs": "6,234", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Ketje-Keyak Team", "Primary Designer Name(s)": "Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, Gilles Van Assche, Ronny Van Keer", "group": "caesar2, caesar3r2dd, caesar3r3dd", "Megafunctions or Primitives": "No"}, {"Result ID": 707, "Algorithm": "aesjambuv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 1.089, "Auth-Only TP (Mbits/s)": "1,999", "Enc/Auth TP (Mbits/s)": "1,999", "Dec/Auth TP (Mbits/s)": "1,999", "Freq (MHz)": 312.4, "LUTs": "1,836", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar2, caesar3r2dd, caesar3r3dd", "Megafunctions or Primitives": "No"}, {"Result ID": 301, "Algorithm": "aes128gcmv1", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 1.02, "Auth-Only TP (Mbits/s)": "3,239", "Enc/Auth TP (Mbits/s)": "3,239", "Dec/Auth TP (Mbits/s)": "3,239", "Freq (MHz)": 278.3, "LUTs": "3,175", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "standards", "Megafunctions or Primitives": "No"}, {"Result ID": 769, "Algorithm": "deoxysi128v141", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.908, "Auth-Only TP (Mbits/s)": "2,870", "Enc/Auth TP (Mbits/s)": "2,870", "Dec/Auth TP (Mbits/s)": "2,870", "Freq (MHz)": 336.4, "LUTs": "3,162", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 852, "Algorithm": "jambusimon96v2", "Key Size (bits)": 96, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Unrolled x4", "Primary Opt Target": "Throughput", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.899, "Auth-Only TP (Mbits/s)": "931", "Enc/Auth TP (Mbits/s)": "931", "Dec/Auth TP (Mbits/s)": "931", "Freq (MHz)": 252.1, "LUTs": "1,035", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3lw, caesar3r2lw, caesar2", "Megafunctions or Primitives": "No"}, {"Result ID": 238, "Algorithm": "aes128n8t8clocv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.744, "Auth-Only TP (Mbits/s)": "2,963", "Enc/Auth TP (Mbits/s)": "2,963", "Dec/Auth TP (Mbits/s)": "2,963", "Freq (MHz)": 254.6, "LUTs": "3,983", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Farnoud Farahmand", "group": "caesar2, caesar3r2lw, caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 262, "Algorithm": "aeadaes128ocbtaglen128v1", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.735, "Auth-Only TP (Mbits/s)": "3,122", "Enc/Auth TP (Mbits/s)": "3,122", "Dec/Auth TP (Mbits/s)": "3,122", "Freq (MHz)": 292.7, "LUTs": "4,249", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar1, caesar2, caesar3r3hp, caesar3r2hp", "Megafunctions or Primitives": "No"}, {"Result ID": 236, "Algorithm": "aes128n12t8clocv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.729, "Auth-Only TP (Mbits/s)": "2,996", "Enc/Auth TP (Mbits/s)": "2,996", "Dec/Auth TP (Mbits/s)": "2,996", "Freq (MHz)": 257.5, "LUTs": "4,110", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Farnoud Farahmand", "group": "caesar2, caesar3r2lw, caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 772, "Algorithm": "aezv5", "Key Size (bits)": 384, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.689, "Auth-Only TP (Mbits/s)": "3,262", "Enc/Auth TP (Mbits/s)": "3,262", "Dec/Auth TP (Mbits/s)": "3,262", "Freq (MHz)": 318.6, "LUTs": "4,734", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CERG, GMU USA", "Primary Designer Name(s)": "Ekawat \"Ice\" Homsirikamol", "group": "caesar3r3dd", "Megafunctions or Primitives": "No"}, {"Result ID": 256, "Algorithm": "lakekeyakv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.635, "Auth-Only TP (Mbits/s)": "12,603", "Enc/Auth TP (Mbits/s)": "12,603", "Dec/Auth TP (Mbits/s)": "12,603", "Freq (MHz)": 112.5, "LUTs": "19,860", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Ketje-Keyak Team", "Primary Designer Name(s)": "Guido Bertoni, Joan Daemen, Micha\u00ebl Peeters, Gilles Van Assche, Ronny Van Keer", "group": "caesar2, caesar3r2dd, caesar3r3dd", "Megafunctions or Primitives": "No"}, {"Result ID": 223, "Algorithm": "aes128otrpv2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.537, "Auth-Only TP (Mbits/s)": "2,741", "Enc/Auth TP (Mbits/s)": "2,741", "Dec/Auth TP (Mbits/s)": "2,741", "Freq (MHz)": 256.9, "LUTs": "5,102", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "NEC, Japan", "Primary Designer Name(s)": "Kazuhiko Minematsu", "group": "caesar2, caesar3r2hp, caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 793, "Algorithm": "colm0v1", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.401, "Auth-Only TP (Mbits/s)": "3,095", "Enc/Auth TP (Mbits/s)": "3,095", "Dec/Auth TP (Mbits/s)": "3,095", "Freq (MHz)": 241.8, "LUTs": "7,718", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "Lab Hubert Curien, St. Etienne, France", "Primary Designer Name(s)": "Cuauhtemoc Mancillas Lopez", "group": "caesar3r3dd", "Megafunctions or Primitives": "No"}, {"Result ID": 868, "Algorithm": "present80n6t4silcv3", "Key Size (bits)": 80, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.269, "Auth-Only TP (Mbits/s)": "407", "Enc/Auth TP (Mbits/s)": "407", "Dec/Auth TP (Mbits/s)": "407", "Freq (MHz)": 407, "LUTs": "1,514", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CLOC-SILC Team", "Primary Designer Name(s)": "Tetsu Iwata, Kazuhiko Minematsu, Jian Guo, Sumio Morioka, Eita Kobayashi", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 864, "Algorithm": "twine80n6t4clocv3", "Key Size (bits)": 80, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.203, "Auth-Only TP (Mbits/s)": "343", "Enc/Auth TP (Mbits/s)": "343", "Dec/Auth TP (Mbits/s)": "343", "Freq (MHz)": 375.5, "LUTs": "1,689", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CLOC-SILC Team", "Primary Designer Name(s)": "Tetsu Iwata, Kazuhiko Minematsu, Jian Guo, Sumio Morioka, Eita Kobayashi", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 866, "Algorithm": "led80n6t4silcv3", "Key Size (bits)": 80, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 0.145, "Auth-Only TP (Mbits/s)": "245", "Enc/Auth TP (Mbits/s)": "245", "Dec/Auth TP (Mbits/s)": "245", "Freq (MHz)": 374.5, "LUTs": "1,685", "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CLOC-SILC Team", "Primary Designer Name(s)": "Tetsu Iwata, Kazuhiko Minematsu, Jian Guo, Sumio Morioka, Eita Kobayashi", "group": "caesar3r3lw", "Megafunctions or Primitives": "No"}, {"Result ID": 500, "Algorithm": "a_fake_alg0", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.1, "LUTs": 2320, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 501, "Algorithm": "b_fake_alg1", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.5, "LUTs": 2094, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 502, "Algorithm": "c_fake_alg2", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 86.5, "LUTs": 1873, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 503, "Algorithm": "d_fake_alg3", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.5, "LUTs": 1043, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 504, "Algorithm": "e_fake_alg4", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.0, "LUTs": 1242, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 505, "Algorithm": "f_fake_alg5", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.5, "LUTs": 2225, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 506, "Algorithm": "g_fake_alg6", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.1, "LUTs": 2795, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 507, "Algorithm": "h_fake_alg7", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 266.6, "LUTs": 2465, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 508, "Algorithm": "i_fake_alg8", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.8, "LUTs": 2381, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 509, "Algorithm": "j_fake_alg9", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.2, "LUTs": 1885, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 510, "Algorithm": "k_fake_alg10", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 142.6, "LUTs": 1065, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 511, "Algorithm": "l_fake_alg11", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.4, "LUTs": 1352, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 512, "Algorithm": "m_fake_alg12", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 266.7, "LUTs": 2019, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 513, "Algorithm": "n_fake_alg13", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.8, "LUTs": 1705, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 514, "Algorithm": "o_fake_alg14", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.7, "LUTs": 1751, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 515, "Algorithm": "p_fake_alg15", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.5, "LUTs": 1272, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 516, "Algorithm": "q_fake_alg16", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.0, "LUTs": 1517, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 517, "Algorithm": "r_fake_alg17", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.5, "LUTs": 2523, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 518, "Algorithm": "s_fake_alg18", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.2, "LUTs": 2435, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 519, "Algorithm": "t_fake_alg19", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.9, "LUTs": 2549, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 520, "Algorithm": "u_fake_alg20", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.8, "LUTs": 2143, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 521, "Algorithm": "v_fake_alg21", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.8, "LUTs": 2713, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 522, "Algorithm": "w_fake_alg22", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.0, "LUTs": 1487, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 523, "Algorithm": "x_fake_alg23", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.7, "LUTs": 1106, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 524, "Algorithm": "y_fake_alg24", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 208.6, "LUTs": 776, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 525, "Algorithm": "z_fake_alg25", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.3, "LUTs": 1065, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 526, "Algorithm": "a_fake_alg26", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.8, "LUTs": 736, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 527, "Algorithm": "b_fake_alg27", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.5, "LUTs": 1051, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 528, "Algorithm": "c_fake_alg28", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.6, "LUTs": 819, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 529, "Algorithm": "d_fake_alg29", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.3, "LUTs": 795, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 530, "Algorithm": "e_fake_alg30", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.7, "LUTs": 2772, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 531, "Algorithm": "f_fake_alg31", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.7, "LUTs": 1544, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 532, "Algorithm": "g_fake_alg32", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 100.9, "LUTs": 915, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 533, "Algorithm": "h_fake_alg33", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.7, "LUTs": 2727, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 534, "Algorithm": "i_fake_alg34", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.8, "LUTs": 1370, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 535, "Algorithm": "j_fake_alg35", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.2, "LUTs": 736, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 536, "Algorithm": "k_fake_alg36", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.9, "LUTs": 2252, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 537, "Algorithm": "l_fake_alg37", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 63.9, "LUTs": 720, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 538, "Algorithm": "m_fake_alg38", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.1, "LUTs": 890, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 539, "Algorithm": "n_fake_alg39", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.3, "LUTs": 954, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 540, "Algorithm": "o_fake_alg40", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.8, "LUTs": 2353, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 541, "Algorithm": "p_fake_alg41", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.4, "LUTs": 2608, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 542, "Algorithm": "q_fake_alg42", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.5, "LUTs": 2949, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 543, "Algorithm": "r_fake_alg43", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.9, "LUTs": 897, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 544, "Algorithm": "s_fake_alg44", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.2, "LUTs": 1276, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 545, "Algorithm": "t_fake_alg45", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 264.6, "LUTs": 2144, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 546, "Algorithm": "u_fake_alg46", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.5, "LUTs": 1092, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 547, "Algorithm": "v_fake_alg47", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.3, "LUTs": 1148, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 548, "Algorithm": "w_fake_alg48", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 75.4, "LUTs": 857, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 549, "Algorithm": "x_fake_alg49", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.7, "LUTs": 1763, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 550, "Algorithm": "y_fake_alg50", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.7, "LUTs": 1208, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 551, "Algorithm": "z_fake_alg51", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.1, "LUTs": 2152, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 552, "Algorithm": "a_fake_alg52", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.1, "LUTs": 2246, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 553, "Algorithm": "b_fake_alg53", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.6, "LUTs": 1833, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 554, "Algorithm": "c_fake_alg54", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.4, "LUTs": 1048, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 555, "Algorithm": "d_fake_alg55", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.9, "LUTs": 1300, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 556, "Algorithm": "e_fake_alg56", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.7, "LUTs": 1407, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 557, "Algorithm": "f_fake_alg57", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.6, "LUTs": 1653, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 558, "Algorithm": "g_fake_alg58", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.1, "LUTs": 2472, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 559, "Algorithm": "h_fake_alg59", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 100.8, "LUTs": 1143, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 560, "Algorithm": "i_fake_alg60", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.7, "LUTs": 1047, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 561, "Algorithm": "j_fake_alg61", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.2, "LUTs": 1562, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 562, "Algorithm": "k_fake_alg62", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.7, "LUTs": 2555, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 563, "Algorithm": "l_fake_alg63", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.6, "LUTs": 2210, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 564, "Algorithm": "m_fake_alg64", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.3, "LUTs": 1913, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 565, "Algorithm": "n_fake_alg65", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.3, "LUTs": 1664, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 566, "Algorithm": "o_fake_alg66", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.8, "LUTs": 2144, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 567, "Algorithm": "p_fake_alg67", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.9, "LUTs": 1945, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 568, "Algorithm": "q_fake_alg68", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.1, "LUTs": 2878, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 569, "Algorithm": "r_fake_alg69", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.2, "LUTs": 1652, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 570, "Algorithm": "s_fake_alg70", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.2, "LUTs": 2259, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 571, "Algorithm": "t_fake_alg71", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 151.6, "LUTs": 965, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 572, "Algorithm": "u_fake_alg72", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 117.9, "LUTs": 2070, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 573, "Algorithm": "v_fake_alg73", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.5, "LUTs": 2930, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 574, "Algorithm": "w_fake_alg74", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.5, "LUTs": 2691, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 575, "Algorithm": "x_fake_alg75", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.0, "LUTs": 2930, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 576, "Algorithm": "y_fake_alg76", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.0, "LUTs": 1786, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 577, "Algorithm": "z_fake_alg77", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.9, "LUTs": 1695, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 578, "Algorithm": "a_fake_alg78", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.4, "LUTs": 778, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 579, "Algorithm": "b_fake_alg79", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.8, "LUTs": 1882, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 580, "Algorithm": "c_fake_alg80", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.3, "LUTs": 1087, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 581, "Algorithm": "d_fake_alg81", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.6, "LUTs": 1591, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 582, "Algorithm": "e_fake_alg82", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.0, "LUTs": 1465, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 583, "Algorithm": "f_fake_alg83", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.1, "LUTs": 1147, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 584, "Algorithm": "g_fake_alg84", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 74.3, "LUTs": 1733, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 585, "Algorithm": "h_fake_alg85", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.8, "LUTs": 2792, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 586, "Algorithm": "i_fake_alg86", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.4, "LUTs": 1625, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 587, "Algorithm": "j_fake_alg87", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.7, "LUTs": 1162, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 588, "Algorithm": "k_fake_alg88", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.9, "LUTs": 1605, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 589, "Algorithm": "l_fake_alg89", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.6, "LUTs": 2846, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 590, "Algorithm": "m_fake_alg90", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.4, "LUTs": 2127, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 591, "Algorithm": "n_fake_alg91", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.1, "LUTs": 2735, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 592, "Algorithm": "o_fake_alg92", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.5, "LUTs": 1911, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 593, "Algorithm": "p_fake_alg93", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 258.3, "LUTs": 1569, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 594, "Algorithm": "q_fake_alg94", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.0, "LUTs": 2840, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 595, "Algorithm": "r_fake_alg95", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.1, "LUTs": 1431, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 596, "Algorithm": "s_fake_alg96", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.7, "LUTs": 2853, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 597, "Algorithm": "t_fake_alg97", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.2, "LUTs": 1441, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 598, "Algorithm": "u_fake_alg98", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.8, "LUTs": 821, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 599, "Algorithm": "v_fake_alg99", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.4, "LUTs": 2550, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 600, "Algorithm": "w_fake_alg100", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.7, "LUTs": 870, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 601, "Algorithm": "x_fake_alg101", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.6, "LUTs": 1148, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 602, "Algorithm": "y_fake_alg102", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.4, "LUTs": 2910, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 603, "Algorithm": "z_fake_alg103", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 86.2, "LUTs": 2060, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 604, "Algorithm": "a_fake_alg104", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.3, "LUTs": 1408, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 605, "Algorithm": "b_fake_alg105", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 288.1, "LUTs": 2454, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 606, "Algorithm": "c_fake_alg106", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.1, "LUTs": 1052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 607, "Algorithm": "d_fake_alg107", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 200.4, "LUTs": 1458, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 608, "Algorithm": "e_fake_alg108", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.3, "LUTs": 879, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 609, "Algorithm": "f_fake_alg109", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.4, "LUTs": 2446, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 610, "Algorithm": "g_fake_alg110", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.3, "LUTs": 2479, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 611, "Algorithm": "h_fake_alg111", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.3, "LUTs": 902, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 612, "Algorithm": "i_fake_alg112", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.6, "LUTs": 2203, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 613, "Algorithm": "j_fake_alg113", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.5, "LUTs": 2648, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 614, "Algorithm": "k_fake_alg114", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 151.9, "LUTs": 1206, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 615, "Algorithm": "l_fake_alg115", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.9, "LUTs": 986, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 616, "Algorithm": "m_fake_alg116", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 63.9, "LUTs": 890, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 617, "Algorithm": "n_fake_alg117", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 151.9, "LUTs": 2376, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 618, "Algorithm": "o_fake_alg118", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 263.4, "LUTs": 2267, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 619, "Algorithm": "p_fake_alg119", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.5, "LUTs": 866, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 620, "Algorithm": "q_fake_alg120", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.0, "LUTs": 2529, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 621, "Algorithm": "r_fake_alg121", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 100.6, "LUTs": 2481, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 622, "Algorithm": "s_fake_alg122", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 121.7, "LUTs": 2186, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 623, "Algorithm": "t_fake_alg123", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.7, "LUTs": 1576, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 624, "Algorithm": "u_fake_alg124", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.9, "LUTs": 1078, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 625, "Algorithm": "v_fake_alg125", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.2, "LUTs": 2756, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 626, "Algorithm": "w_fake_alg126", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 285.9, "LUTs": 2476, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 627, "Algorithm": "x_fake_alg127", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.5, "LUTs": 1990, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 628, "Algorithm": "y_fake_alg128", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.2, "LUTs": 2679, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 629, "Algorithm": "z_fake_alg129", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.2, "LUTs": 2435, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 630, "Algorithm": "a_fake_alg130", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.4, "LUTs": 1683, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 631, "Algorithm": "b_fake_alg131", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.4, "LUTs": 1232, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 632, "Algorithm": "c_fake_alg132", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.7, "LUTs": 1221, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 633, "Algorithm": "d_fake_alg133", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 77.6, "LUTs": 942, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 634, "Algorithm": "e_fake_alg134", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.4, "LUTs": 2160, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 635, "Algorithm": "f_fake_alg135", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.8, "LUTs": 2784, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 636, "Algorithm": "g_fake_alg136", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.7, "LUTs": 1682, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 637, "Algorithm": "h_fake_alg137", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.6, "LUTs": 1151, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 638, "Algorithm": "i_fake_alg138", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.0, "LUTs": 2989, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 639, "Algorithm": "j_fake_alg139", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.7, "LUTs": 1326, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 640, "Algorithm": "k_fake_alg140", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.1, "LUTs": 2997, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 641, "Algorithm": "l_fake_alg141", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.6, "LUTs": 1860, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 642, "Algorithm": "m_fake_alg142", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.9, "LUTs": 733, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 643, "Algorithm": "n_fake_alg143", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.7, "LUTs": 2892, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 644, "Algorithm": "o_fake_alg144", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.2, "LUTs": 1217, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 645, "Algorithm": "p_fake_alg145", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.6, "LUTs": 2252, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 646, "Algorithm": "q_fake_alg146", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.3, "LUTs": 1268, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 647, "Algorithm": "r_fake_alg147", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.8, "LUTs": 1007, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 648, "Algorithm": "s_fake_alg148", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.2, "LUTs": 2907, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 649, "Algorithm": "t_fake_alg149", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.3, "LUTs": 2895, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 650, "Algorithm": "u_fake_alg150", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.3, "LUTs": 2390, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 651, "Algorithm": "v_fake_alg151", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.1, "LUTs": 1869, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 652, "Algorithm": "w_fake_alg152", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.9, "LUTs": 1129, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 653, "Algorithm": "x_fake_alg153", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.4, "LUTs": 2215, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 654, "Algorithm": "y_fake_alg154", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.3, "LUTs": 1312, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 655, "Algorithm": "z_fake_alg155", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.3, "LUTs": 1839, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 656, "Algorithm": "a_fake_alg156", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.9, "LUTs": 1736, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 657, "Algorithm": "b_fake_alg157", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.1, "LUTs": 2106, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 658, "Algorithm": "c_fake_alg158", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.2, "LUTs": 2097, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 659, "Algorithm": "d_fake_alg159", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.9, "LUTs": 1548, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 660, "Algorithm": "e_fake_alg160", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.2, "LUTs": 839, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 661, "Algorithm": "f_fake_alg161", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.9, "LUTs": 2941, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 662, "Algorithm": "g_fake_alg162", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.4, "LUTs": 2817, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 663, "Algorithm": "h_fake_alg163", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.3, "LUTs": 2338, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 664, "Algorithm": "i_fake_alg164", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.4, "LUTs": 2365, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 665, "Algorithm": "j_fake_alg165", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.2, "LUTs": 1045, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 666, "Algorithm": "k_fake_alg166", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.9, "LUTs": 2768, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 667, "Algorithm": "l_fake_alg167", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.8, "LUTs": 1186, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 668, "Algorithm": "m_fake_alg168", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.2, "LUTs": 1328, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 669, "Algorithm": "n_fake_alg169", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.4, "LUTs": 2760, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 670, "Algorithm": "o_fake_alg170", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.9, "LUTs": 1006, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 671, "Algorithm": "p_fake_alg171", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.1, "LUTs": 2912, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 672, "Algorithm": "q_fake_alg172", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.3, "LUTs": 1515, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 673, "Algorithm": "r_fake_alg173", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 226.7, "LUTs": 2575, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 674, "Algorithm": "s_fake_alg174", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 207.1, "LUTs": 1192, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 675, "Algorithm": "t_fake_alg175", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 204.8, "LUTs": 2884, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 676, "Algorithm": "u_fake_alg176", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.4, "LUTs": 2545, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 677, "Algorithm": "v_fake_alg177", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 185.3, "LUTs": 1789, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 678, "Algorithm": "w_fake_alg178", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.2, "LUTs": 2783, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 679, "Algorithm": "x_fake_alg179", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.1, "LUTs": 2726, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 680, "Algorithm": "y_fake_alg180", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 274.5, "LUTs": 2301, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 681, "Algorithm": "z_fake_alg181", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.6, "LUTs": 1005, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 682, "Algorithm": "a_fake_alg182", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 185.4, "LUTs": 1216, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 683, "Algorithm": "b_fake_alg183", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.5, "LUTs": 2514, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 684, "Algorithm": "c_fake_alg184", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.8, "LUTs": 754, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 685, "Algorithm": "d_fake_alg185", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.5, "LUTs": 2152, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 686, "Algorithm": "e_fake_alg186", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.9, "LUTs": 1642, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 687, "Algorithm": "f_fake_alg187", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.4, "LUTs": 1840, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 688, "Algorithm": "g_fake_alg188", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.1, "LUTs": 1115, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 689, "Algorithm": "h_fake_alg189", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 84.3, "LUTs": 2576, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 690, "Algorithm": "i_fake_alg190", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.9, "LUTs": 2193, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 691, "Algorithm": "j_fake_alg191", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.3, "LUTs": 2853, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 692, "Algorithm": "k_fake_alg192", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 204.9, "LUTs": 2797, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 693, "Algorithm": "l_fake_alg193", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.7, "LUTs": 2163, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 694, "Algorithm": "m_fake_alg194", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.8, "LUTs": 1073, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 695, "Algorithm": "n_fake_alg195", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.0, "LUTs": 2777, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 696, "Algorithm": "o_fake_alg196", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.8, "LUTs": 2822, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 697, "Algorithm": "p_fake_alg197", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 204.4, "LUTs": 1253, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 698, "Algorithm": "q_fake_alg198", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.8, "LUTs": 1258, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 699, "Algorithm": "r_fake_alg199", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.6, "LUTs": 2937, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 700, "Algorithm": "s_fake_alg200", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.0, "LUTs": 2865, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 701, "Algorithm": "t_fake_alg201", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.2, "LUTs": 1863, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 702, "Algorithm": "u_fake_alg202", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.9, "LUTs": 2153, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 703, "Algorithm": "v_fake_alg203", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.9, "LUTs": 2686, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 704, "Algorithm": "w_fake_alg204", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.4, "LUTs": 2730, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 705, "Algorithm": "x_fake_alg205", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.8, "LUTs": 1744, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 706, "Algorithm": "y_fake_alg206", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.4, "LUTs": 1965, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 707, "Algorithm": "z_fake_alg207", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.7, "LUTs": 2453, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 708, "Algorithm": "a_fake_alg208", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.3, "LUTs": 2314, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 709, "Algorithm": "b_fake_alg209", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 266.9, "LUTs": 994, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 710, "Algorithm": "c_fake_alg210", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.3, "LUTs": 1298, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 711, "Algorithm": "d_fake_alg211", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.0, "LUTs": 1926, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 712, "Algorithm": "e_fake_alg212", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.4, "LUTs": 881, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 713, "Algorithm": "f_fake_alg213", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.9, "LUTs": 1090, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 714, "Algorithm": "g_fake_alg214", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.3, "LUTs": 2140, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 715, "Algorithm": "h_fake_alg215", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.2, "LUTs": 1338, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 716, "Algorithm": "i_fake_alg216", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.8, "LUTs": 2433, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 717, "Algorithm": "j_fake_alg217", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.6, "LUTs": 1030, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 718, "Algorithm": "k_fake_alg218", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.8, "LUTs": 1840, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 719, "Algorithm": "l_fake_alg219", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 53.5, "LUTs": 979, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 720, "Algorithm": "m_fake_alg220", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.5, "LUTs": 2022, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 721, "Algorithm": "n_fake_alg221", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.8, "LUTs": 1897, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 722, "Algorithm": "o_fake_alg222", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.9, "LUTs": 2864, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 723, "Algorithm": "p_fake_alg223", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.0, "LUTs": 2099, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 724, "Algorithm": "q_fake_alg224", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 154.9, "LUTs": 2058, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 725, "Algorithm": "r_fake_alg225", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 243.7, "LUTs": 2641, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 726, "Algorithm": "s_fake_alg226", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.2, "LUTs": 2180, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 727, "Algorithm": "t_fake_alg227", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 208.8, "LUTs": 2327, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 728, "Algorithm": "u_fake_alg228", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.9, "LUTs": 1371, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 729, "Algorithm": "v_fake_alg229", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.3, "LUTs": 1136, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 730, "Algorithm": "w_fake_alg230", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.9, "LUTs": 2671, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 731, "Algorithm": "x_fake_alg231", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.0, "LUTs": 2305, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 732, "Algorithm": "y_fake_alg232", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.6, "LUTs": 1540, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 733, "Algorithm": "z_fake_alg233", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.0, "LUTs": 2446, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 734, "Algorithm": "a_fake_alg234", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.8, "LUTs": 2984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 735, "Algorithm": "b_fake_alg235", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 142.3, "LUTs": 2725, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 736, "Algorithm": "c_fake_alg236", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.0, "LUTs": 2125, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 737, "Algorithm": "d_fake_alg237", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.7, "LUTs": 2417, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 738, "Algorithm": "e_fake_alg238", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.7, "LUTs": 2744, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 739, "Algorithm": "f_fake_alg239", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.8, "LUTs": 2020, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 740, "Algorithm": "g_fake_alg240", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.4, "LUTs": 1338, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 741, "Algorithm": "h_fake_alg241", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.9, "LUTs": 2239, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 742, "Algorithm": "i_fake_alg242", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.8, "LUTs": 2326, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 743, "Algorithm": "j_fake_alg243", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.7, "LUTs": 2372, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 744, "Algorithm": "k_fake_alg244", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.3, "LUTs": 1895, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 745, "Algorithm": "l_fake_alg245", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.3, "LUTs": 2260, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 746, "Algorithm": "m_fake_alg246", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.5, "LUTs": 2164, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 747, "Algorithm": "n_fake_alg247", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.0, "LUTs": 2744, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 748, "Algorithm": "o_fake_alg248", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 100.0, "LUTs": 826, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 749, "Algorithm": "p_fake_alg249", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.6, "LUTs": 2608, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 750, "Algorithm": "q_fake_alg250", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 147.1, "LUTs": 2458, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 751, "Algorithm": "r_fake_alg251", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.9, "LUTs": 2826, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 752, "Algorithm": "s_fake_alg252", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.0, "LUTs": 733, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 753, "Algorithm": "t_fake_alg253", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.8, "LUTs": 1608, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 754, "Algorithm": "u_fake_alg254", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.0, "LUTs": 2763, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 755, "Algorithm": "v_fake_alg255", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.5, "LUTs": 1002, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 756, "Algorithm": "w_fake_alg256", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.0, "LUTs": 1818, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 757, "Algorithm": "x_fake_alg257", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.3, "LUTs": 2641, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 758, "Algorithm": "y_fake_alg258", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 58.7, "LUTs": 1775, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 759, "Algorithm": "z_fake_alg259", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.7, "LUTs": 1626, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 760, "Algorithm": "a_fake_alg260", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.8, "LUTs": 1252, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 761, "Algorithm": "b_fake_alg261", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.6, "LUTs": 2737, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 762, "Algorithm": "c_fake_alg262", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.0, "LUTs": 1444, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 763, "Algorithm": "d_fake_alg263", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.3, "LUTs": 1033, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 764, "Algorithm": "e_fake_alg264", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.1, "LUTs": 2577, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 765, "Algorithm": "f_fake_alg265", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.7, "LUTs": 1039, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 766, "Algorithm": "g_fake_alg266", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.9, "LUTs": 1448, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 767, "Algorithm": "h_fake_alg267", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 93.3, "LUTs": 1214, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 768, "Algorithm": "i_fake_alg268", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.3, "LUTs": 2344, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 769, "Algorithm": "j_fake_alg269", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 87.7, "LUTs": 2046, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 770, "Algorithm": "k_fake_alg270", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.2, "LUTs": 1138, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 771, "Algorithm": "l_fake_alg271", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.5, "LUTs": 2527, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 772, "Algorithm": "m_fake_alg272", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.7, "LUTs": 1122, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 773, "Algorithm": "n_fake_alg273", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.7, "LUTs": 1052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 774, "Algorithm": "o_fake_alg274", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.8, "LUTs": 1738, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 775, "Algorithm": "p_fake_alg275", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.7, "LUTs": 1895, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 776, "Algorithm": "q_fake_alg276", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.4, "LUTs": 2926, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 777, "Algorithm": "r_fake_alg277", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.8, "LUTs": 902, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 778, "Algorithm": "s_fake_alg278", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.9, "LUTs": 2036, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 779, "Algorithm": "t_fake_alg279", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 230.3, "LUTs": 2204, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 780, "Algorithm": "u_fake_alg280", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.9, "LUTs": 1035, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 781, "Algorithm": "v_fake_alg281", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.0, "LUTs": 2446, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 782, "Algorithm": "w_fake_alg282", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.2, "LUTs": 2783, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 783, "Algorithm": "x_fake_alg283", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.6, "LUTs": 2697, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 784, "Algorithm": "y_fake_alg284", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.7, "LUTs": 1417, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 785, "Algorithm": "z_fake_alg285", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 154.3, "LUTs": 746, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 786, "Algorithm": "a_fake_alg286", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.1, "LUTs": 2864, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 787, "Algorithm": "b_fake_alg287", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.6, "LUTs": 2474, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 788, "Algorithm": "c_fake_alg288", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 245.1, "LUTs": 2942, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 789, "Algorithm": "d_fake_alg289", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.2, "LUTs": 792, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 790, "Algorithm": "e_fake_alg290", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.7, "LUTs": 1689, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 791, "Algorithm": "f_fake_alg291", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.8, "LUTs": 906, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 792, "Algorithm": "g_fake_alg292", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.3, "LUTs": 1475, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 793, "Algorithm": "h_fake_alg293", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.9, "LUTs": 2707, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 794, "Algorithm": "i_fake_alg294", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.3, "LUTs": 2350, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 795, "Algorithm": "j_fake_alg295", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.9, "LUTs": 1737, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 796, "Algorithm": "k_fake_alg296", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.0, "LUTs": 2535, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 797, "Algorithm": "l_fake_alg297", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.3, "LUTs": 1648, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 798, "Algorithm": "m_fake_alg298", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.8, "LUTs": 967, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 799, "Algorithm": "n_fake_alg299", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.8, "LUTs": 1591, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 800, "Algorithm": "o_fake_alg300", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 243.3, "LUTs": 2651, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 801, "Algorithm": "p_fake_alg301", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.3, "LUTs": 2086, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 802, "Algorithm": "q_fake_alg302", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.7, "LUTs": 1370, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 803, "Algorithm": "r_fake_alg303", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.7, "LUTs": 2131, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 804, "Algorithm": "s_fake_alg304", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.0, "LUTs": 1125, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 805, "Algorithm": "t_fake_alg305", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.7, "LUTs": 1758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 806, "Algorithm": "u_fake_alg306", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 209.6, "LUTs": 2412, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 807, "Algorithm": "v_fake_alg307", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 280.7, "LUTs": 1706, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 808, "Algorithm": "w_fake_alg308", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.8, "LUTs": 2192, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 809, "Algorithm": "x_fake_alg309", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 288.8, "LUTs": 1559, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 810, "Algorithm": "y_fake_alg310", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.2, "LUTs": 766, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 811, "Algorithm": "z_fake_alg311", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.6, "LUTs": 1374, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 812, "Algorithm": "a_fake_alg312", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.5, "LUTs": 982, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 813, "Algorithm": "b_fake_alg313", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.4, "LUTs": 2382, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 814, "Algorithm": "c_fake_alg314", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.0, "LUTs": 1273, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 815, "Algorithm": "d_fake_alg315", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.5, "LUTs": 2099, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 816, "Algorithm": "e_fake_alg316", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.7, "LUTs": 1855, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 817, "Algorithm": "f_fake_alg317", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.2, "LUTs": 2790, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 818, "Algorithm": "g_fake_alg318", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.3, "LUTs": 1769, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 819, "Algorithm": "h_fake_alg319", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.0, "LUTs": 2691, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 820, "Algorithm": "i_fake_alg320", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.9, "LUTs": 1663, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 821, "Algorithm": "j_fake_alg321", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.1, "LUTs": 2906, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 822, "Algorithm": "k_fake_alg322", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.9, "LUTs": 1563, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 823, "Algorithm": "l_fake_alg323", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.5, "LUTs": 2453, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 824, "Algorithm": "m_fake_alg324", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 184.6, "LUTs": 793, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 825, "Algorithm": "n_fake_alg325", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.5, "LUTs": 1339, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 826, "Algorithm": "o_fake_alg326", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.5, "LUTs": 2228, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 827, "Algorithm": "p_fake_alg327", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.5, "LUTs": 878, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 828, "Algorithm": "q_fake_alg328", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.3, "LUTs": 1066, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 829, "Algorithm": "r_fake_alg329", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.4, "LUTs": 1604, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 830, "Algorithm": "s_fake_alg330", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.5, "LUTs": 2329, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 831, "Algorithm": "t_fake_alg331", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.9, "LUTs": 2627, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 832, "Algorithm": "u_fake_alg332", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.5, "LUTs": 2241, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 833, "Algorithm": "v_fake_alg333", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 207.1, "LUTs": 1562, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 834, "Algorithm": "w_fake_alg334", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.5, "LUTs": 2101, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 835, "Algorithm": "x_fake_alg335", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.4, "LUTs": 2039, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 836, "Algorithm": "y_fake_alg336", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.9, "LUTs": 1202, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 837, "Algorithm": "z_fake_alg337", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.0, "LUTs": 2308, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 838, "Algorithm": "a_fake_alg338", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 242.3, "LUTs": 1329, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 839, "Algorithm": "b_fake_alg339", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.5, "LUTs": 1534, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 840, "Algorithm": "c_fake_alg340", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 274.5, "LUTs": 1142, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 841, "Algorithm": "d_fake_alg341", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 291.3, "LUTs": 1796, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 842, "Algorithm": "e_fake_alg342", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.1, "LUTs": 1090, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 843, "Algorithm": "f_fake_alg343", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.1, "LUTs": 2793, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 844, "Algorithm": "g_fake_alg344", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.5, "LUTs": 2866, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 845, "Algorithm": "h_fake_alg345", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.8, "LUTs": 2811, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 846, "Algorithm": "i_fake_alg346", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.0, "LUTs": 2902, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 847, "Algorithm": "j_fake_alg347", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.3, "LUTs": 1934, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 848, "Algorithm": "k_fake_alg348", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.1, "LUTs": 2806, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 849, "Algorithm": "l_fake_alg349", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 280.3, "LUTs": 1516, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 850, "Algorithm": "m_fake_alg350", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.9, "LUTs": 2729, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 851, "Algorithm": "n_fake_alg351", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 180.5, "LUTs": 1476, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 852, "Algorithm": "o_fake_alg352", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.7, "LUTs": 2130, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 853, "Algorithm": "p_fake_alg353", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.7, "LUTs": 2029, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 854, "Algorithm": "q_fake_alg354", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.6, "LUTs": 2339, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 855, "Algorithm": "r_fake_alg355", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 124.9, "LUTs": 2659, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 856, "Algorithm": "s_fake_alg356", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.0, "LUTs": 1883, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 857, "Algorithm": "t_fake_alg357", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.5, "LUTs": 1352, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 858, "Algorithm": "u_fake_alg358", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.1, "LUTs": 1152, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 859, "Algorithm": "v_fake_alg359", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.8, "LUTs": 2450, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 860, "Algorithm": "w_fake_alg360", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.1, "LUTs": 2331, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 861, "Algorithm": "x_fake_alg361", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.6, "LUTs": 2721, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 862, "Algorithm": "y_fake_alg362", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.5, "LUTs": 2657, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 863, "Algorithm": "z_fake_alg363", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.0, "LUTs": 1437, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 864, "Algorithm": "a_fake_alg364", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.0, "LUTs": 1637, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 865, "Algorithm": "b_fake_alg365", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.7, "LUTs": 1364, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 866, "Algorithm": "c_fake_alg366", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.0, "LUTs": 2614, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 867, "Algorithm": "d_fake_alg367", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 264.3, "LUTs": 1874, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 868, "Algorithm": "e_fake_alg368", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.2, "LUTs": 1256, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 869, "Algorithm": "f_fake_alg369", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 78.6, "LUTs": 1328, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 870, "Algorithm": "g_fake_alg370", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.2, "LUTs": 2798, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 871, "Algorithm": "h_fake_alg371", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.5, "LUTs": 1533, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 872, "Algorithm": "i_fake_alg372", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.6, "LUTs": 859, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 873, "Algorithm": "j_fake_alg373", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 274.5, "LUTs": 1871, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 874, "Algorithm": "k_fake_alg374", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.3, "LUTs": 1928, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 875, "Algorithm": "l_fake_alg375", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.6, "LUTs": 1190, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 876, "Algorithm": "m_fake_alg376", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.0, "LUTs": 1963, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 877, "Algorithm": "n_fake_alg377", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.8, "LUTs": 2985, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 878, "Algorithm": "o_fake_alg378", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.4, "LUTs": 1223, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 879, "Algorithm": "p_fake_alg379", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.4, "LUTs": 1512, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 880, "Algorithm": "q_fake_alg380", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 75.3, "LUTs": 769, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 881, "Algorithm": "r_fake_alg381", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 117.9, "LUTs": 2818, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 882, "Algorithm": "s_fake_alg382", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.9, "LUTs": 771, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 883, "Algorithm": "t_fake_alg383", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.9, "LUTs": 2565, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 884, "Algorithm": "u_fake_alg384", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.2, "LUTs": 2663, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 885, "Algorithm": "v_fake_alg385", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.1, "LUTs": 871, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 886, "Algorithm": "w_fake_alg386", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.4, "LUTs": 1948, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 887, "Algorithm": "x_fake_alg387", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 230.3, "LUTs": 1336, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 888, "Algorithm": "y_fake_alg388", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.3, "LUTs": 725, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 889, "Algorithm": "z_fake_alg389", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.0, "LUTs": 1647, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 890, "Algorithm": "a_fake_alg390", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.8, "LUTs": 1650, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 891, "Algorithm": "b_fake_alg391", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.6, "LUTs": 1054, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 892, "Algorithm": "c_fake_alg392", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.4, "LUTs": 1584, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 893, "Algorithm": "d_fake_alg393", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.3, "LUTs": 1723, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 894, "Algorithm": "e_fake_alg394", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.6, "LUTs": 1670, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 895, "Algorithm": "f_fake_alg395", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 166.7, "LUTs": 1768, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 896, "Algorithm": "g_fake_alg396", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.2, "LUTs": 2321, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 897, "Algorithm": "h_fake_alg397", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.0, "LUTs": 2086, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 898, "Algorithm": "i_fake_alg398", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 59.4, "LUTs": 2359, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 899, "Algorithm": "j_fake_alg399", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.4, "LUTs": 2938, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 900, "Algorithm": "k_fake_alg400", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.6, "LUTs": 2729, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 901, "Algorithm": "l_fake_alg401", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 154.5, "LUTs": 2017, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 902, "Algorithm": "m_fake_alg402", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.0, "LUTs": 2021, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 903, "Algorithm": "n_fake_alg403", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.2, "LUTs": 2352, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 904, "Algorithm": "o_fake_alg404", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.0, "LUTs": 1183, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 905, "Algorithm": "p_fake_alg405", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.6, "LUTs": 2107, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 906, "Algorithm": "q_fake_alg406", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.8, "LUTs": 2883, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 907, "Algorithm": "r_fake_alg407", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 87.1, "LUTs": 1479, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 908, "Algorithm": "s_fake_alg408", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.7, "LUTs": 2120, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 909, "Algorithm": "t_fake_alg409", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 298.4, "LUTs": 2425, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 910, "Algorithm": "u_fake_alg410", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.5, "LUTs": 1331, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 911, "Algorithm": "v_fake_alg411", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.3, "LUTs": 2903, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 912, "Algorithm": "w_fake_alg412", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.6, "LUTs": 1286, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 913, "Algorithm": "x_fake_alg413", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 226.2, "LUTs": 1382, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 914, "Algorithm": "y_fake_alg414", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.7, "LUTs": 985, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 915, "Algorithm": "z_fake_alg415", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.3, "LUTs": 1812, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 916, "Algorithm": "a_fake_alg416", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.4, "LUTs": 805, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 917, "Algorithm": "b_fake_alg417", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 131.5, "LUTs": 2434, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 918, "Algorithm": "c_fake_alg418", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 289.8, "LUTs": 2455, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 919, "Algorithm": "d_fake_alg419", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.4, "LUTs": 1173, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 920, "Algorithm": "e_fake_alg420", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.0, "LUTs": 1345, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 921, "Algorithm": "f_fake_alg421", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.2, "LUTs": 856, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 922, "Algorithm": "g_fake_alg422", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 184.7, "LUTs": 1224, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 923, "Algorithm": "h_fake_alg423", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 209.8, "LUTs": 879, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 924, "Algorithm": "i_fake_alg424", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.8, "LUTs": 1224, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 925, "Algorithm": "j_fake_alg425", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.2, "LUTs": 1629, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 926, "Algorithm": "k_fake_alg426", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.7, "LUTs": 1609, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 927, "Algorithm": "l_fake_alg427", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 131.7, "LUTs": 813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 928, "Algorithm": "m_fake_alg428", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.6, "LUTs": 1614, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 929, "Algorithm": "n_fake_alg429", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.4, "LUTs": 2978, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 930, "Algorithm": "o_fake_alg430", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.0, "LUTs": 1763, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 931, "Algorithm": "p_fake_alg431", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.4, "LUTs": 941, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 932, "Algorithm": "q_fake_alg432", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.9, "LUTs": 749, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 933, "Algorithm": "r_fake_alg433", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.1, "LUTs": 2220, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 934, "Algorithm": "s_fake_alg434", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.8, "LUTs": 2048, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 935, "Algorithm": "t_fake_alg435", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.7, "LUTs": 1854, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 936, "Algorithm": "u_fake_alg436", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.4, "LUTs": 843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 937, "Algorithm": "v_fake_alg437", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 245.1, "LUTs": 2792, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 938, "Algorithm": "w_fake_alg438", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.3, "LUTs": 1187, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 939, "Algorithm": "x_fake_alg439", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.8, "LUTs": 2948, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 940, "Algorithm": "y_fake_alg440", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 78.9, "LUTs": 1919, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 941, "Algorithm": "z_fake_alg441", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 208.6, "LUTs": 2572, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 942, "Algorithm": "a_fake_alg442", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 177.9, "LUTs": 854, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 943, "Algorithm": "b_fake_alg443", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.6, "LUTs": 722, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 944, "Algorithm": "c_fake_alg444", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.7, "LUTs": 1510, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 945, "Algorithm": "d_fake_alg445", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 117.2, "LUTs": 941, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 946, "Algorithm": "e_fake_alg446", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.6, "LUTs": 879, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 947, "Algorithm": "f_fake_alg447", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.6, "LUTs": 1748, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 948, "Algorithm": "g_fake_alg448", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.3, "LUTs": 2648, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 949, "Algorithm": "h_fake_alg449", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.4, "LUTs": 2969, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 950, "Algorithm": "i_fake_alg450", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.0, "LUTs": 2472, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 951, "Algorithm": "j_fake_alg451", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.3, "LUTs": 1612, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 952, "Algorithm": "k_fake_alg452", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.8, "LUTs": 923, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 953, "Algorithm": "l_fake_alg453", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 222.9, "LUTs": 1123, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 954, "Algorithm": "m_fake_alg454", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.6, "LUTs": 2819, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 955, "Algorithm": "n_fake_alg455", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.0, "LUTs": 2331, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 956, "Algorithm": "o_fake_alg456", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 154.0, "LUTs": 1807, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 957, "Algorithm": "p_fake_alg457", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.2, "LUTs": 2269, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 958, "Algorithm": "q_fake_alg458", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.6, "LUTs": 1656, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 959, "Algorithm": "r_fake_alg459", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.5, "LUTs": 999, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 960, "Algorithm": "s_fake_alg460", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.1, "LUTs": 1242, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 961, "Algorithm": "t_fake_alg461", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 52.7, "LUTs": 2094, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 962, "Algorithm": "u_fake_alg462", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.1, "LUTs": 1301, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 963, "Algorithm": "v_fake_alg463", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.6, "LUTs": 2994, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 964, "Algorithm": "w_fake_alg464", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 121.3, "LUTs": 2242, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 965, "Algorithm": "x_fake_alg465", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.4, "LUTs": 2817, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 966, "Algorithm": "y_fake_alg466", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 297.3, "LUTs": 2984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 967, "Algorithm": "z_fake_alg467", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.0, "LUTs": 1618, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 968, "Algorithm": "a_fake_alg468", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 117.5, "LUTs": 2343, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 969, "Algorithm": "b_fake_alg469", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 137.0, "LUTs": 1260, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 970, "Algorithm": "c_fake_alg470", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.8, "LUTs": 941, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 971, "Algorithm": "d_fake_alg471", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.2, "LUTs": 2771, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 972, "Algorithm": "e_fake_alg472", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 124.9, "LUTs": 1304, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 973, "Algorithm": "f_fake_alg473", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.5, "LUTs": 2103, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 974, "Algorithm": "g_fake_alg474", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 75.1, "LUTs": 1289, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 975, "Algorithm": "h_fake_alg475", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.1, "LUTs": 763, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 976, "Algorithm": "i_fake_alg476", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.5, "LUTs": 1329, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 977, "Algorithm": "j_fake_alg477", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.7, "LUTs": 2786, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 978, "Algorithm": "k_fake_alg478", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.6, "LUTs": 2373, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 979, "Algorithm": "l_fake_alg479", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.4, "LUTs": 1675, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 980, "Algorithm": "m_fake_alg480", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.4, "LUTs": 2802, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 981, "Algorithm": "n_fake_alg481", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.9, "LUTs": 1372, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 982, "Algorithm": "o_fake_alg482", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 177.4, "LUTs": 2952, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 983, "Algorithm": "p_fake_alg483", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.3, "LUTs": 2700, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 984, "Algorithm": "q_fake_alg484", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.0, "LUTs": 2723, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 985, "Algorithm": "r_fake_alg485", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.4, "LUTs": 1834, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 986, "Algorithm": "s_fake_alg486", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.2, "LUTs": 2499, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 987, "Algorithm": "t_fake_alg487", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.3, "LUTs": 1047, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 988, "Algorithm": "u_fake_alg488", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.5, "LUTs": 2378, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 989, "Algorithm": "v_fake_alg489", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.1, "LUTs": 2386, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 990, "Algorithm": "w_fake_alg490", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.6, "LUTs": 1479, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 991, "Algorithm": "x_fake_alg491", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.9, "LUTs": 2643, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 992, "Algorithm": "y_fake_alg492", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.0, "LUTs": 1480, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 993, "Algorithm": "z_fake_alg493", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.4, "LUTs": 1830, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 994, "Algorithm": "a_fake_alg494", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.5, "LUTs": 2184, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 995, "Algorithm": "b_fake_alg495", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.1, "LUTs": 875, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 996, "Algorithm": "c_fake_alg496", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.0, "LUTs": 1881, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 997, "Algorithm": "d_fake_alg497", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.8, "LUTs": 855, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 998, "Algorithm": "e_fake_alg498", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.8, "LUTs": 1770, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 999, "Algorithm": "f_fake_alg499", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 184.3, "LUTs": 1773, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1000, "Algorithm": "g_fake_alg500", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.7, "LUTs": 2646, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1001, "Algorithm": "h_fake_alg501", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.7, "LUTs": 1482, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1002, "Algorithm": "i_fake_alg502", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 174.5, "LUTs": 2699, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1003, "Algorithm": "j_fake_alg503", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.0, "LUTs": 881, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1004, "Algorithm": "k_fake_alg504", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.5, "LUTs": 2677, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1005, "Algorithm": "l_fake_alg505", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.1, "LUTs": 2984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1006, "Algorithm": "m_fake_alg506", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.5, "LUTs": 776, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1007, "Algorithm": "n_fake_alg507", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.9, "LUTs": 1877, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1008, "Algorithm": "o_fake_alg508", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.2, "LUTs": 2844, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1009, "Algorithm": "p_fake_alg509", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.3, "LUTs": 1802, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1010, "Algorithm": "q_fake_alg510", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.2, "LUTs": 1301, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1011, "Algorithm": "r_fake_alg511", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.6, "LUTs": 2281, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1012, "Algorithm": "s_fake_alg512", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.1, "LUTs": 853, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1013, "Algorithm": "t_fake_alg513", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.5, "LUTs": 2225, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1014, "Algorithm": "u_fake_alg514", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.8, "LUTs": 1221, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1015, "Algorithm": "v_fake_alg515", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.2, "LUTs": 2500, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1016, "Algorithm": "w_fake_alg516", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.7, "LUTs": 908, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1017, "Algorithm": "x_fake_alg517", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.1, "LUTs": 2761, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1018, "Algorithm": "y_fake_alg518", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.6, "LUTs": 1966, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1019, "Algorithm": "z_fake_alg519", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.4, "LUTs": 2864, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1020, "Algorithm": "a_fake_alg520", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 93.9, "LUTs": 1870, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1021, "Algorithm": "b_fake_alg521", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.0, "LUTs": 1118, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1022, "Algorithm": "c_fake_alg522", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.7, "LUTs": 2867, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1023, "Algorithm": "d_fake_alg523", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 53.2, "LUTs": 1962, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1024, "Algorithm": "e_fake_alg524", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.1, "LUTs": 1716, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1025, "Algorithm": "f_fake_alg525", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.7, "LUTs": 2603, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1026, "Algorithm": "g_fake_alg526", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.3, "LUTs": 912, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1027, "Algorithm": "h_fake_alg527", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.8, "LUTs": 2535, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1028, "Algorithm": "i_fake_alg528", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.3, "LUTs": 1695, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1029, "Algorithm": "j_fake_alg529", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 124.9, "LUTs": 1121, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1030, "Algorithm": "k_fake_alg530", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.0, "LUTs": 2196, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1031, "Algorithm": "l_fake_alg531", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.2, "LUTs": 2586, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1032, "Algorithm": "m_fake_alg532", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 107.1, "LUTs": 2147, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1033, "Algorithm": "n_fake_alg533", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.9, "LUTs": 2485, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1034, "Algorithm": "o_fake_alg534", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 93.5, "LUTs": 1223, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1035, "Algorithm": "p_fake_alg535", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.3, "LUTs": 1614, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1036, "Algorithm": "q_fake_alg536", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.2, "LUTs": 1258, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1037, "Algorithm": "r_fake_alg537", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.7, "LUTs": 2109, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1038, "Algorithm": "s_fake_alg538", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.0, "LUTs": 971, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1039, "Algorithm": "t_fake_alg539", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.3, "LUTs": 2905, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1040, "Algorithm": "u_fake_alg540", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.1, "LUTs": 964, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1041, "Algorithm": "v_fake_alg541", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.2, "LUTs": 2875, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1042, "Algorithm": "w_fake_alg542", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.4, "LUTs": 2869, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1043, "Algorithm": "x_fake_alg543", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.1, "LUTs": 2389, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1044, "Algorithm": "y_fake_alg544", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 107.6, "LUTs": 1238, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1045, "Algorithm": "z_fake_alg545", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.2, "LUTs": 2065, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1046, "Algorithm": "a_fake_alg546", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.7, "LUTs": 1732, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1047, "Algorithm": "b_fake_alg547", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.5, "LUTs": 1938, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1048, "Algorithm": "c_fake_alg548", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.8, "LUTs": 2653, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1049, "Algorithm": "d_fake_alg549", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.7, "LUTs": 1226, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1050, "Algorithm": "e_fake_alg550", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.9, "LUTs": 2133, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1051, "Algorithm": "f_fake_alg551", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.6, "LUTs": 1037, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1052, "Algorithm": "g_fake_alg552", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.8, "LUTs": 2499, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1053, "Algorithm": "h_fake_alg553", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 172.2, "LUTs": 1014, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1054, "Algorithm": "i_fake_alg554", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.4, "LUTs": 2654, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1055, "Algorithm": "j_fake_alg555", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.0, "LUTs": 2302, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1056, "Algorithm": "k_fake_alg556", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.1, "LUTs": 2869, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1057, "Algorithm": "l_fake_alg557", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 245.6, "LUTs": 1358, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1058, "Algorithm": "m_fake_alg558", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.1, "LUTs": 1449, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1059, "Algorithm": "n_fake_alg559", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 124.4, "LUTs": 1514, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1060, "Algorithm": "o_fake_alg560", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 261.6, "LUTs": 1633, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1061, "Algorithm": "p_fake_alg561", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 243.5, "LUTs": 2095, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1062, "Algorithm": "q_fake_alg562", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 264.0, "LUTs": 2070, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1063, "Algorithm": "r_fake_alg563", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.6, "LUTs": 2492, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1064, "Algorithm": "s_fake_alg564", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.6, "LUTs": 1067, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1065, "Algorithm": "t_fake_alg565", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.1, "LUTs": 2757, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1066, "Algorithm": "u_fake_alg566", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.7, "LUTs": 1389, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1067, "Algorithm": "v_fake_alg567", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.0, "LUTs": 810, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1068, "Algorithm": "w_fake_alg568", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.6, "LUTs": 1852, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1069, "Algorithm": "x_fake_alg569", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.5, "LUTs": 2637, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1070, "Algorithm": "y_fake_alg570", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.4, "LUTs": 983, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1071, "Algorithm": "z_fake_alg571", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.3, "LUTs": 2747, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1072, "Algorithm": "a_fake_alg572", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.1, "LUTs": 1378, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1073, "Algorithm": "b_fake_alg573", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.1, "LUTs": 1688, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1074, "Algorithm": "c_fake_alg574", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.6, "LUTs": 2540, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1075, "Algorithm": "d_fake_alg575", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.1, "LUTs": 2980, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1076, "Algorithm": "e_fake_alg576", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.1, "LUTs": 2404, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1077, "Algorithm": "f_fake_alg577", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.7, "LUTs": 2563, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1078, "Algorithm": "g_fake_alg578", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.3, "LUTs": 2798, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1079, "Algorithm": "h_fake_alg579", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.6, "LUTs": 1923, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1080, "Algorithm": "i_fake_alg580", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.2, "LUTs": 755, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1081, "Algorithm": "j_fake_alg581", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 220.0, "LUTs": 896, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1082, "Algorithm": "k_fake_alg582", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.0, "LUTs": 1362, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1083, "Algorithm": "l_fake_alg583", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.9, "LUTs": 1342, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1084, "Algorithm": "m_fake_alg584", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.2, "LUTs": 931, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1085, "Algorithm": "n_fake_alg585", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.8, "LUTs": 2689, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1086, "Algorithm": "o_fake_alg586", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.3, "LUTs": 2453, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1087, "Algorithm": "p_fake_alg587", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.7, "LUTs": 2249, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1088, "Algorithm": "q_fake_alg588", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.6, "LUTs": 2589, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1089, "Algorithm": "r_fake_alg589", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.6, "LUTs": 740, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1090, "Algorithm": "s_fake_alg590", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.9, "LUTs": 2272, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1091, "Algorithm": "t_fake_alg591", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.8, "LUTs": 2207, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1092, "Algorithm": "u_fake_alg592", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.5, "LUTs": 2073, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1093, "Algorithm": "v_fake_alg593", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 298.1, "LUTs": 2051, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1094, "Algorithm": "w_fake_alg594", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.8, "LUTs": 2160, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1095, "Algorithm": "x_fake_alg595", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.1, "LUTs": 2826, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1096, "Algorithm": "y_fake_alg596", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.3, "LUTs": 1288, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1097, "Algorithm": "z_fake_alg597", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.8, "LUTs": 770, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1098, "Algorithm": "a_fake_alg598", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.6, "LUTs": 1675, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1099, "Algorithm": "b_fake_alg599", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.1, "LUTs": 2801, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1100, "Algorithm": "c_fake_alg600", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.8, "LUTs": 2364, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1101, "Algorithm": "d_fake_alg601", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.6, "LUTs": 1693, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1102, "Algorithm": "e_fake_alg602", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.9, "LUTs": 1231, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1103, "Algorithm": "f_fake_alg603", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.8, "LUTs": 2172, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1104, "Algorithm": "g_fake_alg604", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.9, "LUTs": 1742, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1105, "Algorithm": "h_fake_alg605", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.8, "LUTs": 2173, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1106, "Algorithm": "i_fake_alg606", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 289.8, "LUTs": 1379, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1107, "Algorithm": "j_fake_alg607", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.7, "LUTs": 923, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1108, "Algorithm": "k_fake_alg608", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.2, "LUTs": 2175, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1109, "Algorithm": "l_fake_alg609", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.6, "LUTs": 1922, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1110, "Algorithm": "m_fake_alg610", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 185.1, "LUTs": 1680, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1111, "Algorithm": "n_fake_alg611", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.3, "LUTs": 1740, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1112, "Algorithm": "o_fake_alg612", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.3, "LUTs": 2056, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1113, "Algorithm": "p_fake_alg613", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 172.8, "LUTs": 788, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1114, "Algorithm": "q_fake_alg614", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.7, "LUTs": 2869, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1115, "Algorithm": "r_fake_alg615", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.2, "LUTs": 1786, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1116, "Algorithm": "s_fake_alg616", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.4, "LUTs": 1665, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1117, "Algorithm": "t_fake_alg617", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.8, "LUTs": 2045, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1118, "Algorithm": "u_fake_alg618", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.5, "LUTs": 2194, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1119, "Algorithm": "v_fake_alg619", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.9, "LUTs": 2657, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1120, "Algorithm": "w_fake_alg620", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 242.1, "LUTs": 1354, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1121, "Algorithm": "x_fake_alg621", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.9, "LUTs": 706, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1122, "Algorithm": "y_fake_alg622", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.4, "LUTs": 2341, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1123, "Algorithm": "z_fake_alg623", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.0, "LUTs": 843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1124, "Algorithm": "a_fake_alg624", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.4, "LUTs": 1959, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1125, "Algorithm": "b_fake_alg625", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.3, "LUTs": 2566, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1126, "Algorithm": "c_fake_alg626", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 258.9, "LUTs": 1141, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1127, "Algorithm": "d_fake_alg627", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 53.7, "LUTs": 2484, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1128, "Algorithm": "e_fake_alg628", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.8, "LUTs": 2008, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1129, "Algorithm": "f_fake_alg629", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 166.8, "LUTs": 2630, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1130, "Algorithm": "g_fake_alg630", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 216.7, "LUTs": 1243, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1131, "Algorithm": "h_fake_alg631", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.4, "LUTs": 1307, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1132, "Algorithm": "i_fake_alg632", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.0, "LUTs": 1872, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1133, "Algorithm": "j_fake_alg633", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.0, "LUTs": 2775, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1134, "Algorithm": "k_fake_alg634", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.3, "LUTs": 2968, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1135, "Algorithm": "l_fake_alg635", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.6, "LUTs": 2371, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1136, "Algorithm": "m_fake_alg636", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.7, "LUTs": 1165, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1137, "Algorithm": "n_fake_alg637", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.4, "LUTs": 1882, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1138, "Algorithm": "o_fake_alg638", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.6, "LUTs": 1259, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1139, "Algorithm": "p_fake_alg639", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.7, "LUTs": 1182, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1140, "Algorithm": "q_fake_alg640", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 142.9, "LUTs": 802, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1141, "Algorithm": "r_fake_alg641", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.2, "LUTs": 2428, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1142, "Algorithm": "s_fake_alg642", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.3, "LUTs": 1367, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1143, "Algorithm": "t_fake_alg643", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.6, "LUTs": 2346, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1144, "Algorithm": "u_fake_alg644", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.0, "LUTs": 1808, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1145, "Algorithm": "v_fake_alg645", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.9, "LUTs": 890, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1146, "Algorithm": "w_fake_alg646", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.5, "LUTs": 808, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1147, "Algorithm": "x_fake_alg647", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 242.0, "LUTs": 1168, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1148, "Algorithm": "y_fake_alg648", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.0, "LUTs": 1031, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1149, "Algorithm": "z_fake_alg649", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.5, "LUTs": 2256, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1150, "Algorithm": "a_fake_alg650", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.3, "LUTs": 2857, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1151, "Algorithm": "b_fake_alg651", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.4, "LUTs": 1187, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1152, "Algorithm": "c_fake_alg652", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 180.5, "LUTs": 1010, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1153, "Algorithm": "d_fake_alg653", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.2, "LUTs": 2280, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1154, "Algorithm": "e_fake_alg654", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.1, "LUTs": 902, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1155, "Algorithm": "f_fake_alg655", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.5, "LUTs": 2076, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1156, "Algorithm": "g_fake_alg656", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.0, "LUTs": 1401, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1157, "Algorithm": "h_fake_alg657", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.7, "LUTs": 2997, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1158, "Algorithm": "i_fake_alg658", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.2, "LUTs": 2269, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1159, "Algorithm": "j_fake_alg659", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.8, "LUTs": 2641, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1160, "Algorithm": "k_fake_alg660", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.0, "LUTs": 2982, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1161, "Algorithm": "l_fake_alg661", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.3, "LUTs": 2028, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1162, "Algorithm": "m_fake_alg662", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.8, "LUTs": 1298, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1163, "Algorithm": "n_fake_alg663", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 208.6, "LUTs": 2672, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1164, "Algorithm": "o_fake_alg664", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.7, "LUTs": 1001, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1165, "Algorithm": "p_fake_alg665", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.2, "LUTs": 1041, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1166, "Algorithm": "q_fake_alg666", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.3, "LUTs": 2050, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1167, "Algorithm": "r_fake_alg667", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.2, "LUTs": 803, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1168, "Algorithm": "s_fake_alg668", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.7, "LUTs": 2019, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1169, "Algorithm": "t_fake_alg669", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.6, "LUTs": 1650, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1170, "Algorithm": "u_fake_alg670", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.4, "LUTs": 2684, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1171, "Algorithm": "v_fake_alg671", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.6, "LUTs": 984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1172, "Algorithm": "w_fake_alg672", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.9, "LUTs": 2073, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1173, "Algorithm": "x_fake_alg673", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.7, "LUTs": 2667, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1174, "Algorithm": "y_fake_alg674", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.9, "LUTs": 1047, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1175, "Algorithm": "z_fake_alg675", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.8, "LUTs": 2407, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1176, "Algorithm": "a_fake_alg676", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 230.0, "LUTs": 2200, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1177, "Algorithm": "b_fake_alg677", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.4, "LUTs": 1888, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1178, "Algorithm": "c_fake_alg678", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 52.1, "LUTs": 1085, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1179, "Algorithm": "d_fake_alg679", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.7, "LUTs": 2210, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1180, "Algorithm": "e_fake_alg680", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.3, "LUTs": 2184, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1181, "Algorithm": "f_fake_alg681", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.3, "LUTs": 1862, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1182, "Algorithm": "g_fake_alg682", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 117.8, "LUTs": 1843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1183, "Algorithm": "h_fake_alg683", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.9, "LUTs": 2317, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1184, "Algorithm": "i_fake_alg684", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 291.9, "LUTs": 2189, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1185, "Algorithm": "j_fake_alg685", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 263.1, "LUTs": 1945, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1186, "Algorithm": "k_fake_alg686", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.8, "LUTs": 1136, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1187, "Algorithm": "l_fake_alg687", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.8, "LUTs": 2489, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1188, "Algorithm": "m_fake_alg688", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.2, "LUTs": 799, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1189, "Algorithm": "n_fake_alg689", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.7, "LUTs": 1737, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1190, "Algorithm": "o_fake_alg690", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.4, "LUTs": 2152, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1191, "Algorithm": "p_fake_alg691", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.0, "LUTs": 1385, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1192, "Algorithm": "q_fake_alg692", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.6, "LUTs": 1396, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1193, "Algorithm": "r_fake_alg693", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.2, "LUTs": 1447, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1194, "Algorithm": "s_fake_alg694", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.9, "LUTs": 1928, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1195, "Algorithm": "t_fake_alg695", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.6, "LUTs": 1078, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1196, "Algorithm": "u_fake_alg696", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.4, "LUTs": 2901, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1197, "Algorithm": "v_fake_alg697", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.9, "LUTs": 749, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1198, "Algorithm": "w_fake_alg698", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.4, "LUTs": 1790, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1199, "Algorithm": "x_fake_alg699", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.6, "LUTs": 1043, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1200, "Algorithm": "y_fake_alg700", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.4, "LUTs": 2482, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1201, "Algorithm": "z_fake_alg701", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 242.9, "LUTs": 1444, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1202, "Algorithm": "a_fake_alg702", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 298.1, "LUTs": 2526, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1203, "Algorithm": "b_fake_alg703", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.2, "LUTs": 1168, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1204, "Algorithm": "c_fake_alg704", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.1, "LUTs": 1060, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1205, "Algorithm": "d_fake_alg705", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.6, "LUTs": 2778, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1206, "Algorithm": "e_fake_alg706", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.6, "LUTs": 2986, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1207, "Algorithm": "f_fake_alg707", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.0, "LUTs": 1852, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1208, "Algorithm": "g_fake_alg708", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.2, "LUTs": 1931, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1209, "Algorithm": "h_fake_alg709", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.6, "LUTs": 2962, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1210, "Algorithm": "i_fake_alg710", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.3, "LUTs": 760, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1211, "Algorithm": "j_fake_alg711", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.3, "LUTs": 2849, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1212, "Algorithm": "k_fake_alg712", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.2, "LUTs": 2395, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1213, "Algorithm": "l_fake_alg713", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.9, "LUTs": 1951, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1214, "Algorithm": "m_fake_alg714", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.2, "LUTs": 2069, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1215, "Algorithm": "n_fake_alg715", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.0, "LUTs": 1430, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1216, "Algorithm": "o_fake_alg716", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.5, "LUTs": 2384, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1217, "Algorithm": "p_fake_alg717", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 84.7, "LUTs": 1464, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1218, "Algorithm": "q_fake_alg718", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.1, "LUTs": 1081, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1219, "Algorithm": "r_fake_alg719", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.0, "LUTs": 1047, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1220, "Algorithm": "s_fake_alg720", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 208.2, "LUTs": 2445, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1221, "Algorithm": "t_fake_alg721", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.2, "LUTs": 1110, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1222, "Algorithm": "u_fake_alg722", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.9, "LUTs": 1086, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1223, "Algorithm": "v_fake_alg723", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.8, "LUTs": 891, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1224, "Algorithm": "w_fake_alg724", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.8, "LUTs": 2904, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1225, "Algorithm": "x_fake_alg725", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.1, "LUTs": 783, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1226, "Algorithm": "y_fake_alg726", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.9, "LUTs": 2219, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1227, "Algorithm": "z_fake_alg727", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.0, "LUTs": 2569, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1228, "Algorithm": "a_fake_alg728", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.9, "LUTs": 1251, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1229, "Algorithm": "b_fake_alg729", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 84.5, "LUTs": 2606, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1230, "Algorithm": "c_fake_alg730", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 272.3, "LUTs": 887, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1231, "Algorithm": "d_fake_alg731", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.2, "LUTs": 2297, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1232, "Algorithm": "e_fake_alg732", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.6, "LUTs": 1803, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1233, "Algorithm": "f_fake_alg733", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.6, "LUTs": 1795, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1234, "Algorithm": "g_fake_alg734", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.5, "LUTs": 2493, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1235, "Algorithm": "h_fake_alg735", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.6, "LUTs": 1992, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1236, "Algorithm": "i_fake_alg736", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.6, "LUTs": 2447, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1237, "Algorithm": "j_fake_alg737", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.4, "LUTs": 2831, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1238, "Algorithm": "k_fake_alg738", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.1, "LUTs": 1799, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1239, "Algorithm": "l_fake_alg739", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.1, "LUTs": 2696, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1240, "Algorithm": "m_fake_alg740", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 59.4, "LUTs": 889, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1241, "Algorithm": "n_fake_alg741", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.0, "LUTs": 2078, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1242, "Algorithm": "o_fake_alg742", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 81.5, "LUTs": 1133, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1243, "Algorithm": "p_fake_alg743", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.2, "LUTs": 2192, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1244, "Algorithm": "q_fake_alg744", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.0, "LUTs": 1494, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1245, "Algorithm": "r_fake_alg745", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.8, "LUTs": 2281, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1246, "Algorithm": "s_fake_alg746", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.5, "LUTs": 2711, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1247, "Algorithm": "t_fake_alg747", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.0, "LUTs": 2544, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1248, "Algorithm": "u_fake_alg748", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 78.9, "LUTs": 2006, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1249, "Algorithm": "v_fake_alg749", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.6, "LUTs": 2141, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1250, "Algorithm": "w_fake_alg750", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.4, "LUTs": 2677, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1251, "Algorithm": "x_fake_alg751", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.0, "LUTs": 1248, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1252, "Algorithm": "y_fake_alg752", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.2, "LUTs": 1168, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1253, "Algorithm": "z_fake_alg753", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.0, "LUTs": 2999, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1254, "Algorithm": "a_fake_alg754", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.0, "LUTs": 2928, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1255, "Algorithm": "b_fake_alg755", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.8, "LUTs": 2508, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1256, "Algorithm": "c_fake_alg756", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.9, "LUTs": 2350, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1257, "Algorithm": "d_fake_alg757", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.1, "LUTs": 1541, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1258, "Algorithm": "e_fake_alg758", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.8, "LUTs": 884, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1259, "Algorithm": "f_fake_alg759", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.0, "LUTs": 886, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1260, "Algorithm": "g_fake_alg760", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.6, "LUTs": 2016, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1261, "Algorithm": "h_fake_alg761", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.9, "LUTs": 1523, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1262, "Algorithm": "i_fake_alg762", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.3, "LUTs": 2114, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1263, "Algorithm": "j_fake_alg763", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.8, "LUTs": 1333, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1264, "Algorithm": "k_fake_alg764", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.1, "LUTs": 1487, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1265, "Algorithm": "l_fake_alg765", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.5, "LUTs": 2762, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1266, "Algorithm": "m_fake_alg766", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.8, "LUTs": 2584, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1267, "Algorithm": "n_fake_alg767", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.5, "LUTs": 2622, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1268, "Algorithm": "o_fake_alg768", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.1, "LUTs": 2776, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1269, "Algorithm": "p_fake_alg769", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.8, "LUTs": 2313, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1270, "Algorithm": "q_fake_alg770", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.0, "LUTs": 1697, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1271, "Algorithm": "r_fake_alg771", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 216.0, "LUTs": 749, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1272, "Algorithm": "s_fake_alg772", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.3, "LUTs": 1572, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1273, "Algorithm": "t_fake_alg773", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.2, "LUTs": 2208, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1274, "Algorithm": "u_fake_alg774", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.6, "LUTs": 771, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1275, "Algorithm": "v_fake_alg775", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.2, "LUTs": 758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1276, "Algorithm": "w_fake_alg776", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.7, "LUTs": 2326, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1277, "Algorithm": "x_fake_alg777", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.7, "LUTs": 2315, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1278, "Algorithm": "y_fake_alg778", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.5, "LUTs": 2571, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1279, "Algorithm": "z_fake_alg779", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.8, "LUTs": 1404, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1280, "Algorithm": "a_fake_alg780", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.3, "LUTs": 2385, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1281, "Algorithm": "b_fake_alg781", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.9, "LUTs": 2643, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1282, "Algorithm": "c_fake_alg782", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.8, "LUTs": 1821, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1283, "Algorithm": "d_fake_alg783", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.3, "LUTs": 2801, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1284, "Algorithm": "e_fake_alg784", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.6, "LUTs": 2361, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1285, "Algorithm": "f_fake_alg785", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 86.9, "LUTs": 1357, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1286, "Algorithm": "g_fake_alg786", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.9, "LUTs": 962, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1287, "Algorithm": "h_fake_alg787", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.6, "LUTs": 758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1288, "Algorithm": "i_fake_alg788", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.3, "LUTs": 2597, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1289, "Algorithm": "j_fake_alg789", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.6, "LUTs": 2282, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1290, "Algorithm": "k_fake_alg790", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 155.1, "LUTs": 2976, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1291, "Algorithm": "l_fake_alg791", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.5, "LUTs": 2595, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1292, "Algorithm": "m_fake_alg792", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.7, "LUTs": 2080, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1293, "Algorithm": "n_fake_alg793", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.8, "LUTs": 1784, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1294, "Algorithm": "o_fake_alg794", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 52.2, "LUTs": 2337, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1295, "Algorithm": "p_fake_alg795", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 131.0, "LUTs": 916, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1296, "Algorithm": "q_fake_alg796", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.6, "LUTs": 1852, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1297, "Algorithm": "r_fake_alg797", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.2, "LUTs": 1313, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1298, "Algorithm": "s_fake_alg798", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.2, "LUTs": 2398, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1299, "Algorithm": "t_fake_alg799", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.2, "LUTs": 2585, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1300, "Algorithm": "u_fake_alg800", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.5, "LUTs": 2840, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1301, "Algorithm": "v_fake_alg801", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.4, "LUTs": 1550, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1302, "Algorithm": "w_fake_alg802", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 52.6, "LUTs": 2092, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1303, "Algorithm": "x_fake_alg803", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 226.0, "LUTs": 2109, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1304, "Algorithm": "y_fake_alg804", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.9, "LUTs": 899, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1305, "Algorithm": "z_fake_alg805", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.1, "LUTs": 772, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1306, "Algorithm": "a_fake_alg806", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.3, "LUTs": 1388, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1307, "Algorithm": "b_fake_alg807", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.4, "LUTs": 1650, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1308, "Algorithm": "c_fake_alg808", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.3, "LUTs": 727, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1309, "Algorithm": "d_fake_alg809", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.4, "LUTs": 2148, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1310, "Algorithm": "e_fake_alg810", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.8, "LUTs": 762, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1311, "Algorithm": "f_fake_alg811", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.8, "LUTs": 1850, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1312, "Algorithm": "g_fake_alg812", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.1, "LUTs": 2348, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1313, "Algorithm": "h_fake_alg813", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.0, "LUTs": 1632, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1314, "Algorithm": "i_fake_alg814", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.0, "LUTs": 1042, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1315, "Algorithm": "j_fake_alg815", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.7, "LUTs": 2263, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1316, "Algorithm": "k_fake_alg816", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.1, "LUTs": 2365, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1317, "Algorithm": "l_fake_alg817", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.6, "LUTs": 2521, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1318, "Algorithm": "m_fake_alg818", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.5, "LUTs": 1915, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1319, "Algorithm": "n_fake_alg819", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 263.0, "LUTs": 2903, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1320, "Algorithm": "o_fake_alg820", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.3, "LUTs": 867, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1321, "Algorithm": "p_fake_alg821", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.4, "LUTs": 1870, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1322, "Algorithm": "q_fake_alg822", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.5, "LUTs": 797, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1323, "Algorithm": "r_fake_alg823", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.6, "LUTs": 2980, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1324, "Algorithm": "s_fake_alg824", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.1, "LUTs": 2691, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1325, "Algorithm": "t_fake_alg825", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.8, "LUTs": 2534, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1326, "Algorithm": "u_fake_alg826", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.5, "LUTs": 2407, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1327, "Algorithm": "v_fake_alg827", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 177.2, "LUTs": 2376, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1328, "Algorithm": "w_fake_alg828", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.9, "LUTs": 1459, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1329, "Algorithm": "x_fake_alg829", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.3, "LUTs": 1014, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1330, "Algorithm": "y_fake_alg830", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.3, "LUTs": 2005, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1331, "Algorithm": "z_fake_alg831", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.4, "LUTs": 2565, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1332, "Algorithm": "a_fake_alg832", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.3, "LUTs": 2418, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1333, "Algorithm": "b_fake_alg833", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.1, "LUTs": 2856, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1334, "Algorithm": "c_fake_alg834", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.0, "LUTs": 1835, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1335, "Algorithm": "d_fake_alg835", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.6, "LUTs": 842, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1336, "Algorithm": "e_fake_alg836", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.8, "LUTs": 1255, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1337, "Algorithm": "f_fake_alg837", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.6, "LUTs": 1351, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1338, "Algorithm": "g_fake_alg838", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.6, "LUTs": 2363, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1339, "Algorithm": "h_fake_alg839", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 64.5, "LUTs": 1746, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1340, "Algorithm": "i_fake_alg840", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.0, "LUTs": 2850, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1341, "Algorithm": "j_fake_alg841", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.0, "LUTs": 1530, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1342, "Algorithm": "k_fake_alg842", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.8, "LUTs": 2361, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1343, "Algorithm": "l_fake_alg843", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.5, "LUTs": 1010, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1344, "Algorithm": "m_fake_alg844", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.9, "LUTs": 801, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1345, "Algorithm": "n_fake_alg845", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.2, "LUTs": 2998, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1346, "Algorithm": "o_fake_alg846", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.0, "LUTs": 1662, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1347, "Algorithm": "p_fake_alg847", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 212.6, "LUTs": 1982, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1348, "Algorithm": "q_fake_alg848", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.9, "LUTs": 1876, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1349, "Algorithm": "r_fake_alg849", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.0, "LUTs": 2348, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1350, "Algorithm": "s_fake_alg850", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 247.0, "LUTs": 2984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1351, "Algorithm": "t_fake_alg851", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.4, "LUTs": 1214, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1352, "Algorithm": "u_fake_alg852", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.0, "LUTs": 1898, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1353, "Algorithm": "v_fake_alg853", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.7, "LUTs": 2876, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1354, "Algorithm": "w_fake_alg854", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.8, "LUTs": 2554, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1355, "Algorithm": "x_fake_alg855", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.3, "LUTs": 960, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1356, "Algorithm": "y_fake_alg856", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.2, "LUTs": 2577, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1357, "Algorithm": "z_fake_alg857", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.3, "LUTs": 862, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1358, "Algorithm": "a_fake_alg858", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.5, "LUTs": 2546, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1359, "Algorithm": "b_fake_alg859", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.6, "LUTs": 2674, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1360, "Algorithm": "c_fake_alg860", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.1, "LUTs": 1689, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1361, "Algorithm": "d_fake_alg861", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.2, "LUTs": 2543, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1362, "Algorithm": "e_fake_alg862", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 274.5, "LUTs": 2694, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1363, "Algorithm": "f_fake_alg863", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.8, "LUTs": 1247, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1364, "Algorithm": "g_fake_alg864", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.4, "LUTs": 1872, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1365, "Algorithm": "h_fake_alg865", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.3, "LUTs": 804, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1366, "Algorithm": "i_fake_alg866", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.2, "LUTs": 1266, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1367, "Algorithm": "j_fake_alg867", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.5, "LUTs": 2560, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1368, "Algorithm": "k_fake_alg868", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.9, "LUTs": 2001, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1369, "Algorithm": "l_fake_alg869", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.6, "LUTs": 2620, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1370, "Algorithm": "m_fake_alg870", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.8, "LUTs": 1897, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1371, "Algorithm": "n_fake_alg871", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.8, "LUTs": 2761, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1372, "Algorithm": "o_fake_alg872", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.9, "LUTs": 2043, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1373, "Algorithm": "p_fake_alg873", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.6, "LUTs": 2491, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1374, "Algorithm": "q_fake_alg874", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.2, "LUTs": 2981, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1375, "Algorithm": "r_fake_alg875", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.1, "LUTs": 2233, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1376, "Algorithm": "s_fake_alg876", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.1, "LUTs": 756, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1377, "Algorithm": "t_fake_alg877", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.2, "LUTs": 1080, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1378, "Algorithm": "u_fake_alg878", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 297.8, "LUTs": 1052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1379, "Algorithm": "v_fake_alg879", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.7, "LUTs": 2755, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1380, "Algorithm": "w_fake_alg880", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.0, "LUTs": 1597, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1381, "Algorithm": "x_fake_alg881", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.0, "LUTs": 1692, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1382, "Algorithm": "y_fake_alg882", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.9, "LUTs": 2797, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1383, "Algorithm": "z_fake_alg883", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.9, "LUTs": 927, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1384, "Algorithm": "a_fake_alg884", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.0, "LUTs": 2235, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1385, "Algorithm": "b_fake_alg885", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.0, "LUTs": 2966, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1386, "Algorithm": "c_fake_alg886", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.8, "LUTs": 1849, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1387, "Algorithm": "d_fake_alg887", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.9, "LUTs": 2411, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1388, "Algorithm": "e_fake_alg888", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.9, "LUTs": 1403, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1389, "Algorithm": "f_fake_alg889", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.5, "LUTs": 801, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1390, "Algorithm": "g_fake_alg890", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 285.4, "LUTs": 1300, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1391, "Algorithm": "h_fake_alg891", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 289.2, "LUTs": 1235, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1392, "Algorithm": "i_fake_alg892", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.0, "LUTs": 1777, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1393, "Algorithm": "j_fake_alg893", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.5, "LUTs": 1752, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1394, "Algorithm": "k_fake_alg894", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 261.0, "LUTs": 1855, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1395, "Algorithm": "l_fake_alg895", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 101.7, "LUTs": 1433, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1396, "Algorithm": "m_fake_alg896", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.8, "LUTs": 2235, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1397, "Algorithm": "n_fake_alg897", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.5, "LUTs": 2947, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1398, "Algorithm": "o_fake_alg898", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.0, "LUTs": 2649, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1399, "Algorithm": "p_fake_alg899", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 101.4, "LUTs": 1148, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1400, "Algorithm": "q_fake_alg900", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.7, "LUTs": 2485, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1401, "Algorithm": "r_fake_alg901", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.9, "LUTs": 2734, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1402, "Algorithm": "s_fake_alg902", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.0, "LUTs": 1950, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1403, "Algorithm": "t_fake_alg903", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.4, "LUTs": 2908, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1404, "Algorithm": "u_fake_alg904", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.1, "LUTs": 2682, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1405, "Algorithm": "v_fake_alg905", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.7, "LUTs": 2891, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1406, "Algorithm": "w_fake_alg906", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.2, "LUTs": 2653, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1407, "Algorithm": "x_fake_alg907", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.7, "LUTs": 1603, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1408, "Algorithm": "y_fake_alg908", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 216.2, "LUTs": 1238, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1409, "Algorithm": "z_fake_alg909", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.9, "LUTs": 2953, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1410, "Algorithm": "a_fake_alg910", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.8, "LUTs": 1032, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1411, "Algorithm": "b_fake_alg911", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.5, "LUTs": 2864, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1412, "Algorithm": "c_fake_alg912", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.8, "LUTs": 1296, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1413, "Algorithm": "d_fake_alg913", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.7, "LUTs": 1701, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1414, "Algorithm": "e_fake_alg914", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 204.9, "LUTs": 1007, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1415, "Algorithm": "f_fake_alg915", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.1, "LUTs": 1188, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1416, "Algorithm": "g_fake_alg916", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 212.3, "LUTs": 1694, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1417, "Algorithm": "h_fake_alg917", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.7, "LUTs": 2364, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1418, "Algorithm": "i_fake_alg918", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.1, "LUTs": 1402, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1419, "Algorithm": "j_fake_alg919", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.0, "LUTs": 1035, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1420, "Algorithm": "k_fake_alg920", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.5, "LUTs": 2752, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1421, "Algorithm": "l_fake_alg921", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.4, "LUTs": 926, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1422, "Algorithm": "m_fake_alg922", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.7, "LUTs": 2052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1423, "Algorithm": "n_fake_alg923", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.1, "LUTs": 2327, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1424, "Algorithm": "o_fake_alg924", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.8, "LUTs": 2158, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1425, "Algorithm": "p_fake_alg925", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.7, "LUTs": 1861, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1426, "Algorithm": "q_fake_alg926", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.0, "LUTs": 754, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1427, "Algorithm": "r_fake_alg927", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.1, "LUTs": 1858, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1428, "Algorithm": "s_fake_alg928", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.4, "LUTs": 1848, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1429, "Algorithm": "t_fake_alg929", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 101.7, "LUTs": 2506, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1430, "Algorithm": "u_fake_alg930", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.5, "LUTs": 2644, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1431, "Algorithm": "v_fake_alg931", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.2, "LUTs": 1024, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1432, "Algorithm": "w_fake_alg932", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.9, "LUTs": 1139, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1433, "Algorithm": "x_fake_alg933", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.8, "LUTs": 1640, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1434, "Algorithm": "y_fake_alg934", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.8, "LUTs": 1903, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1435, "Algorithm": "z_fake_alg935", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.3, "LUTs": 779, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1436, "Algorithm": "a_fake_alg936", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.0, "LUTs": 2625, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1437, "Algorithm": "b_fake_alg937", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.5, "LUTs": 1703, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1438, "Algorithm": "c_fake_alg938", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.0, "LUTs": 2729, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1439, "Algorithm": "d_fake_alg939", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.1, "LUTs": 2694, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1440, "Algorithm": "e_fake_alg940", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.6, "LUTs": 889, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1441, "Algorithm": "f_fake_alg941", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.5, "LUTs": 1004, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1442, "Algorithm": "g_fake_alg942", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.1, "LUTs": 1207, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1443, "Algorithm": "h_fake_alg943", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.8, "LUTs": 1411, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1444, "Algorithm": "i_fake_alg944", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.2, "LUTs": 2813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1445, "Algorithm": "j_fake_alg945", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.6, "LUTs": 1692, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1446, "Algorithm": "k_fake_alg946", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.0, "LUTs": 719, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1447, "Algorithm": "l_fake_alg947", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 184.3, "LUTs": 1511, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1448, "Algorithm": "m_fake_alg948", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 137.2, "LUTs": 2329, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1449, "Algorithm": "n_fake_alg949", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.7, "LUTs": 2640, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1450, "Algorithm": "o_fake_alg950", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.0, "LUTs": 1377, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1451, "Algorithm": "p_fake_alg951", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.9, "LUTs": 702, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1452, "Algorithm": "q_fake_alg952", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.9, "LUTs": 1697, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1453, "Algorithm": "r_fake_alg953", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.2, "LUTs": 2390, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1454, "Algorithm": "s_fake_alg954", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.8, "LUTs": 887, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1455, "Algorithm": "t_fake_alg955", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.4, "LUTs": 2458, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1456, "Algorithm": "u_fake_alg956", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.2, "LUTs": 1080, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1457, "Algorithm": "v_fake_alg957", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.2, "LUTs": 2016, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1458, "Algorithm": "w_fake_alg958", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.3, "LUTs": 1469, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1459, "Algorithm": "x_fake_alg959", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.0, "LUTs": 1964, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1460, "Algorithm": "y_fake_alg960", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.1, "LUTs": 2906, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1461, "Algorithm": "z_fake_alg961", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.5, "LUTs": 809, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1462, "Algorithm": "a_fake_alg962", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.5, "LUTs": 2573, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1463, "Algorithm": "b_fake_alg963", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.0, "LUTs": 1008, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1464, "Algorithm": "c_fake_alg964", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.4, "LUTs": 2282, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1465, "Algorithm": "d_fake_alg965", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.5, "LUTs": 1496, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1466, "Algorithm": "e_fake_alg966", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.0, "LUTs": 2705, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1467, "Algorithm": "f_fake_alg967", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.1, "LUTs": 1395, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1468, "Algorithm": "g_fake_alg968", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.8, "LUTs": 2680, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1469, "Algorithm": "h_fake_alg969", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.3, "LUTs": 1170, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1470, "Algorithm": "i_fake_alg970", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.6, "LUTs": 2371, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1471, "Algorithm": "j_fake_alg971", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 59.2, "LUTs": 2413, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1472, "Algorithm": "k_fake_alg972", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.9, "LUTs": 1221, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1473, "Algorithm": "l_fake_alg973", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.8, "LUTs": 1098, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1474, "Algorithm": "m_fake_alg974", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.4, "LUTs": 1010, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1475, "Algorithm": "n_fake_alg975", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.8, "LUTs": 1318, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1476, "Algorithm": "o_fake_alg976", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.3, "LUTs": 2779, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1477, "Algorithm": "p_fake_alg977", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.2, "LUTs": 1571, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1478, "Algorithm": "q_fake_alg978", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 243.8, "LUTs": 1680, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1479, "Algorithm": "r_fake_alg979", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.6, "LUTs": 1166, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1480, "Algorithm": "s_fake_alg980", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.4, "LUTs": 2193, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1481, "Algorithm": "t_fake_alg981", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.5, "LUTs": 1565, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1482, "Algorithm": "u_fake_alg982", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.8, "LUTs": 828, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1483, "Algorithm": "v_fake_alg983", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 166.5, "LUTs": 2621, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1484, "Algorithm": "w_fake_alg984", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.9, "LUTs": 1796, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1485, "Algorithm": "x_fake_alg985", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 86.6, "LUTs": 1401, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1486, "Algorithm": "y_fake_alg986", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.5, "LUTs": 1052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1487, "Algorithm": "z_fake_alg987", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.1, "LUTs": 799, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1488, "Algorithm": "a_fake_alg988", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.7, "LUTs": 1701, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1489, "Algorithm": "b_fake_alg989", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.8, "LUTs": 1070, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1490, "Algorithm": "c_fake_alg990", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.9, "LUTs": 1441, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1491, "Algorithm": "d_fake_alg991", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 272.4, "LUTs": 2192, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1492, "Algorithm": "e_fake_alg992", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.4, "LUTs": 2286, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1493, "Algorithm": "f_fake_alg993", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 87.0, "LUTs": 2662, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1494, "Algorithm": "g_fake_alg994", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.6, "LUTs": 1397, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1495, "Algorithm": "h_fake_alg995", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.0, "LUTs": 1870, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1496, "Algorithm": "i_fake_alg996", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.7, "LUTs": 2658, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1497, "Algorithm": "j_fake_alg997", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.4, "LUTs": 2195, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1498, "Algorithm": "k_fake_alg998", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.0, "LUTs": 1393, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1499, "Algorithm": "l_fake_alg999", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.2, "LUTs": 1215, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1500, "Algorithm": "m_fake_alg1000", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.8, "LUTs": 1201, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1501, "Algorithm": "n_fake_alg1001", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.9, "LUTs": 2062, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1502, "Algorithm": "o_fake_alg1002", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.5, "LUTs": 929, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1503, "Algorithm": "p_fake_alg1003", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.3, "LUTs": 1198, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1504, "Algorithm": "q_fake_alg1004", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.6, "LUTs": 861, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1505, "Algorithm": "r_fake_alg1005", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.9, "LUTs": 2064, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1506, "Algorithm": "s_fake_alg1006", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.7, "LUTs": 2253, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1507, "Algorithm": "t_fake_alg1007", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.5, "LUTs": 1813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1508, "Algorithm": "u_fake_alg1008", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.0, "LUTs": 1701, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1509, "Algorithm": "v_fake_alg1009", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.9, "LUTs": 1903, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1510, "Algorithm": "w_fake_alg1010", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.0, "LUTs": 1189, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1511, "Algorithm": "x_fake_alg1011", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.7, "LUTs": 1790, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1512, "Algorithm": "y_fake_alg1012", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.1, "LUTs": 1245, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1513, "Algorithm": "z_fake_alg1013", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.7, "LUTs": 823, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1514, "Algorithm": "a_fake_alg1014", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 200.6, "LUTs": 1151, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1515, "Algorithm": "b_fake_alg1015", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.2, "LUTs": 2859, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1516, "Algorithm": "c_fake_alg1016", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.5, "LUTs": 2324, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1517, "Algorithm": "d_fake_alg1017", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.6, "LUTs": 970, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1518, "Algorithm": "e_fake_alg1018", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.2, "LUTs": 1081, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1519, "Algorithm": "f_fake_alg1019", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.8, "LUTs": 2017, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1520, "Algorithm": "g_fake_alg1020", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.6, "LUTs": 1303, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1521, "Algorithm": "h_fake_alg1021", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 121.4, "LUTs": 2517, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1522, "Algorithm": "i_fake_alg1022", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 87.1, "LUTs": 1870, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1523, "Algorithm": "j_fake_alg1023", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.9, "LUTs": 2297, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1524, "Algorithm": "k_fake_alg1024", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.9, "LUTs": 1748, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1525, "Algorithm": "l_fake_alg1025", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 78.5, "LUTs": 2905, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1526, "Algorithm": "m_fake_alg1026", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.0, "LUTs": 775, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1527, "Algorithm": "n_fake_alg1027", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.7, "LUTs": 1293, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1528, "Algorithm": "o_fake_alg1028", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.2, "LUTs": 1025, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1529, "Algorithm": "p_fake_alg1029", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.8, "LUTs": 2721, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1530, "Algorithm": "q_fake_alg1030", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 174.5, "LUTs": 1184, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1531, "Algorithm": "r_fake_alg1031", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.7, "LUTs": 947, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1532, "Algorithm": "s_fake_alg1032", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.7, "LUTs": 964, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1533, "Algorithm": "t_fake_alg1033", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.8, "LUTs": 2181, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1534, "Algorithm": "u_fake_alg1034", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.8, "LUTs": 1921, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1535, "Algorithm": "v_fake_alg1035", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.0, "LUTs": 1860, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1536, "Algorithm": "w_fake_alg1036", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 274.3, "LUTs": 1914, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1537, "Algorithm": "x_fake_alg1037", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 287.3, "LUTs": 1633, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1538, "Algorithm": "y_fake_alg1038", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.0, "LUTs": 1559, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1539, "Algorithm": "z_fake_alg1039", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.3, "LUTs": 892, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1540, "Algorithm": "a_fake_alg1040", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 298.3, "LUTs": 2013, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1541, "Algorithm": "b_fake_alg1041", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.1, "LUTs": 2340, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1542, "Algorithm": "c_fake_alg1042", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.8, "LUTs": 817, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1543, "Algorithm": "d_fake_alg1043", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.9, "LUTs": 1927, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1544, "Algorithm": "e_fake_alg1044", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.9, "LUTs": 1023, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1545, "Algorithm": "f_fake_alg1045", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 263.6, "LUTs": 2546, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1546, "Algorithm": "g_fake_alg1046", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.8, "LUTs": 2827, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1547, "Algorithm": "h_fake_alg1047", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.3, "LUTs": 1819, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1548, "Algorithm": "i_fake_alg1048", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.7, "LUTs": 2017, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1549, "Algorithm": "j_fake_alg1049", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.4, "LUTs": 2477, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1550, "Algorithm": "k_fake_alg1050", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.4, "LUTs": 2793, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1551, "Algorithm": "l_fake_alg1051", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.4, "LUTs": 1349, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1552, "Algorithm": "m_fake_alg1052", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 142.2, "LUTs": 1156, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1553, "Algorithm": "n_fake_alg1053", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.8, "LUTs": 2897, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1554, "Algorithm": "o_fake_alg1054", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.9, "LUTs": 1958, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1555, "Algorithm": "p_fake_alg1055", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 196.5, "LUTs": 2619, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1556, "Algorithm": "q_fake_alg1056", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 263.6, "LUTs": 1354, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1557, "Algorithm": "r_fake_alg1057", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.1, "LUTs": 1343, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1558, "Algorithm": "s_fake_alg1058", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.0, "LUTs": 2889, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1559, "Algorithm": "t_fake_alg1059", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.3, "LUTs": 745, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1560, "Algorithm": "u_fake_alg1060", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.7, "LUTs": 1663, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1561, "Algorithm": "v_fake_alg1061", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.5, "LUTs": 2530, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1562, "Algorithm": "w_fake_alg1062", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.1, "LUTs": 2172, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1563, "Algorithm": "x_fake_alg1063", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.8, "LUTs": 1086, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1564, "Algorithm": "y_fake_alg1064", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.2, "LUTs": 842, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1565, "Algorithm": "z_fake_alg1065", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.5, "LUTs": 2181, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1566, "Algorithm": "a_fake_alg1066", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.6, "LUTs": 1491, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1567, "Algorithm": "b_fake_alg1067", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.8, "LUTs": 1180, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1568, "Algorithm": "c_fake_alg1068", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.2, "LUTs": 1258, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1569, "Algorithm": "d_fake_alg1069", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.0, "LUTs": 2952, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1570, "Algorithm": "e_fake_alg1070", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.2, "LUTs": 1126, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1571, "Algorithm": "f_fake_alg1071", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.5, "LUTs": 1991, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1572, "Algorithm": "g_fake_alg1072", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.5, "LUTs": 1349, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1573, "Algorithm": "h_fake_alg1073", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.3, "LUTs": 2046, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1574, "Algorithm": "i_fake_alg1074", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.0, "LUTs": 1829, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1575, "Algorithm": "j_fake_alg1075", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.2, "LUTs": 902, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1576, "Algorithm": "k_fake_alg1076", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 84.0, "LUTs": 1415, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1577, "Algorithm": "l_fake_alg1077", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.9, "LUTs": 1365, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1578, "Algorithm": "m_fake_alg1078", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.0, "LUTs": 1169, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1579, "Algorithm": "n_fake_alg1079", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.4, "LUTs": 2255, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1580, "Algorithm": "o_fake_alg1080", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.7, "LUTs": 2764, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1581, "Algorithm": "p_fake_alg1081", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.7, "LUTs": 1927, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1582, "Algorithm": "q_fake_alg1082", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.2, "LUTs": 1289, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1583, "Algorithm": "r_fake_alg1083", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.9, "LUTs": 2656, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1584, "Algorithm": "s_fake_alg1084", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.4, "LUTs": 2200, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1585, "Algorithm": "t_fake_alg1085", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.6, "LUTs": 2306, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1586, "Algorithm": "u_fake_alg1086", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.5, "LUTs": 2950, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1587, "Algorithm": "v_fake_alg1087", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 264.2, "LUTs": 1212, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1588, "Algorithm": "w_fake_alg1088", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.4, "LUTs": 1178, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1589, "Algorithm": "x_fake_alg1089", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.0, "LUTs": 1963, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1590, "Algorithm": "y_fake_alg1090", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.3, "LUTs": 1533, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1591, "Algorithm": "z_fake_alg1091", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.8, "LUTs": 1589, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1592, "Algorithm": "a_fake_alg1092", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.6, "LUTs": 2437, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1593, "Algorithm": "b_fake_alg1093", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.2, "LUTs": 1399, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1594, "Algorithm": "c_fake_alg1094", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.9, "LUTs": 2908, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1595, "Algorithm": "d_fake_alg1095", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.4, "LUTs": 2626, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1596, "Algorithm": "e_fake_alg1096", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.5, "LUTs": 1449, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1597, "Algorithm": "f_fake_alg1097", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 224.0, "LUTs": 860, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1598, "Algorithm": "g_fake_alg1098", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.9, "LUTs": 2762, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1599, "Algorithm": "h_fake_alg1099", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.1, "LUTs": 720, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1600, "Algorithm": "i_fake_alg1100", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.1, "LUTs": 2308, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1601, "Algorithm": "j_fake_alg1101", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.5, "LUTs": 1713, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1602, "Algorithm": "k_fake_alg1102", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.1, "LUTs": 2337, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1603, "Algorithm": "l_fake_alg1103", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 77.1, "LUTs": 1819, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1604, "Algorithm": "m_fake_alg1104", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.4, "LUTs": 1185, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1605, "Algorithm": "n_fake_alg1105", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.6, "LUTs": 1716, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1606, "Algorithm": "o_fake_alg1106", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.9, "LUTs": 2001, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1607, "Algorithm": "p_fake_alg1107", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.6, "LUTs": 2848, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1608, "Algorithm": "q_fake_alg1108", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.1, "LUTs": 790, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1609, "Algorithm": "r_fake_alg1109", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.0, "LUTs": 1547, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1610, "Algorithm": "s_fake_alg1110", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.3, "LUTs": 2280, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1611, "Algorithm": "t_fake_alg1111", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.1, "LUTs": 1547, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1612, "Algorithm": "u_fake_alg1112", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 64.6, "LUTs": 1111, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1613, "Algorithm": "v_fake_alg1113", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.5, "LUTs": 1119, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1614, "Algorithm": "w_fake_alg1114", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.0, "LUTs": 2670, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1615, "Algorithm": "x_fake_alg1115", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.6, "LUTs": 2241, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1616, "Algorithm": "y_fake_alg1116", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.8, "LUTs": 1822, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1617, "Algorithm": "z_fake_alg1117", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.5, "LUTs": 1935, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1618, "Algorithm": "a_fake_alg1118", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.3, "LUTs": 2679, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1619, "Algorithm": "b_fake_alg1119", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.1, "LUTs": 1662, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1620, "Algorithm": "c_fake_alg1120", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.6, "LUTs": 2757, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1621, "Algorithm": "d_fake_alg1121", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.5, "LUTs": 1462, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1622, "Algorithm": "e_fake_alg1122", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.3, "LUTs": 1360, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1623, "Algorithm": "f_fake_alg1123", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.9, "LUTs": 1927, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1624, "Algorithm": "g_fake_alg1124", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.7, "LUTs": 2821, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1625, "Algorithm": "h_fake_alg1125", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.8, "LUTs": 2006, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1626, "Algorithm": "i_fake_alg1126", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.4, "LUTs": 2155, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1627, "Algorithm": "j_fake_alg1127", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.1, "LUTs": 2321, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1628, "Algorithm": "k_fake_alg1128", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.3, "LUTs": 1828, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1629, "Algorithm": "l_fake_alg1129", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.0, "LUTs": 1032, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1630, "Algorithm": "m_fake_alg1130", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.7, "LUTs": 2446, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1631, "Algorithm": "n_fake_alg1131", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.1, "LUTs": 1568, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1632, "Algorithm": "o_fake_alg1132", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 228.4, "LUTs": 971, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1633, "Algorithm": "p_fake_alg1133", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 208.4, "LUTs": 746, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1634, "Algorithm": "q_fake_alg1134", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 123.8, "LUTs": 1598, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1635, "Algorithm": "r_fake_alg1135", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.7, "LUTs": 1909, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1636, "Algorithm": "s_fake_alg1136", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.1, "LUTs": 972, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1637, "Algorithm": "t_fake_alg1137", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.4, "LUTs": 1984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1638, "Algorithm": "u_fake_alg1138", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 266.1, "LUTs": 1675, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1639, "Algorithm": "v_fake_alg1139", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.8, "LUTs": 1719, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1640, "Algorithm": "w_fake_alg1140", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 75.4, "LUTs": 787, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1641, "Algorithm": "x_fake_alg1141", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.0, "LUTs": 1633, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1642, "Algorithm": "y_fake_alg1142", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.3, "LUTs": 998, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1643, "Algorithm": "z_fake_alg1143", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.2, "LUTs": 2480, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1644, "Algorithm": "a_fake_alg1144", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.2, "LUTs": 2596, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1645, "Algorithm": "b_fake_alg1145", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.6, "LUTs": 2041, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1646, "Algorithm": "c_fake_alg1146", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.4, "LUTs": 1860, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1647, "Algorithm": "d_fake_alg1147", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.9, "LUTs": 2417, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1648, "Algorithm": "e_fake_alg1148", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.2, "LUTs": 2226, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1649, "Algorithm": "f_fake_alg1149", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.0, "LUTs": 1182, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1650, "Algorithm": "g_fake_alg1150", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.9, "LUTs": 1605, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1651, "Algorithm": "h_fake_alg1151", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.4, "LUTs": 1543, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1652, "Algorithm": "i_fake_alg1152", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.0, "LUTs": 2479, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1653, "Algorithm": "j_fake_alg1153", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.9, "LUTs": 2746, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1654, "Algorithm": "k_fake_alg1154", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.9, "LUTs": 816, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1655, "Algorithm": "l_fake_alg1155", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 212.5, "LUTs": 2454, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1656, "Algorithm": "m_fake_alg1156", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.1, "LUTs": 811, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1657, "Algorithm": "n_fake_alg1157", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.0, "LUTs": 2136, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1658, "Algorithm": "o_fake_alg1158", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.8, "LUTs": 990, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1659, "Algorithm": "p_fake_alg1159", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.0, "LUTs": 2245, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1660, "Algorithm": "q_fake_alg1160", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.5, "LUTs": 1758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1661, "Algorithm": "r_fake_alg1161", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.8, "LUTs": 2827, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1662, "Algorithm": "s_fake_alg1162", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.9, "LUTs": 843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1663, "Algorithm": "t_fake_alg1163", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.9, "LUTs": 1278, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1664, "Algorithm": "u_fake_alg1164", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.1, "LUTs": 1952, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1665, "Algorithm": "v_fake_alg1165", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.6, "LUTs": 1695, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1666, "Algorithm": "w_fake_alg1166", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.6, "LUTs": 823, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1667, "Algorithm": "x_fake_alg1167", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.0, "LUTs": 2122, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1668, "Algorithm": "y_fake_alg1168", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.8, "LUTs": 1747, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1669, "Algorithm": "z_fake_alg1169", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.8, "LUTs": 1353, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1670, "Algorithm": "a_fake_alg1170", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 147.7, "LUTs": 2254, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1671, "Algorithm": "b_fake_alg1171", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.2, "LUTs": 1205, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1672, "Algorithm": "c_fake_alg1172", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.3, "LUTs": 1203, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1673, "Algorithm": "d_fake_alg1173", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.0, "LUTs": 1801, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1674, "Algorithm": "e_fake_alg1174", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 212.0, "LUTs": 2881, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1675, "Algorithm": "f_fake_alg1175", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.2, "LUTs": 2243, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1676, "Algorithm": "g_fake_alg1176", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.1, "LUTs": 1368, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1677, "Algorithm": "h_fake_alg1177", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.7, "LUTs": 2455, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1678, "Algorithm": "i_fake_alg1178", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.1, "LUTs": 901, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1679, "Algorithm": "j_fake_alg1179", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.7, "LUTs": 800, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1680, "Algorithm": "k_fake_alg1180", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.3, "LUTs": 2791, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1681, "Algorithm": "l_fake_alg1181", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.0, "LUTs": 1183, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1682, "Algorithm": "m_fake_alg1182", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.5, "LUTs": 1599, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1683, "Algorithm": "n_fake_alg1183", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.1, "LUTs": 2396, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1684, "Algorithm": "o_fake_alg1184", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.1, "LUTs": 1310, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1685, "Algorithm": "p_fake_alg1185", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.6, "LUTs": 739, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1686, "Algorithm": "q_fake_alg1186", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.4, "LUTs": 2942, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1687, "Algorithm": "r_fake_alg1187", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.4, "LUTs": 1083, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1688, "Algorithm": "s_fake_alg1188", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.7, "LUTs": 882, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1689, "Algorithm": "t_fake_alg1189", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.6, "LUTs": 2313, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1690, "Algorithm": "u_fake_alg1190", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.4, "LUTs": 2878, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1691, "Algorithm": "v_fake_alg1191", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.8, "LUTs": 1119, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1692, "Algorithm": "w_fake_alg1192", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.7, "LUTs": 1687, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1693, "Algorithm": "x_fake_alg1193", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.0, "LUTs": 1326, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1694, "Algorithm": "y_fake_alg1194", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.1, "LUTs": 1921, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1695, "Algorithm": "z_fake_alg1195", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 290.5, "LUTs": 1810, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1696, "Algorithm": "a_fake_alg1196", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.8, "LUTs": 2110, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1697, "Algorithm": "b_fake_alg1197", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.3, "LUTs": 1982, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1698, "Algorithm": "c_fake_alg1198", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.7, "LUTs": 1359, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1699, "Algorithm": "d_fake_alg1199", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 226.0, "LUTs": 913, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1700, "Algorithm": "e_fake_alg1200", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.9, "LUTs": 1892, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1701, "Algorithm": "f_fake_alg1201", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 280.7, "LUTs": 854, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1702, "Algorithm": "g_fake_alg1202", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.3, "LUTs": 1252, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1703, "Algorithm": "h_fake_alg1203", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.6, "LUTs": 2468, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1704, "Algorithm": "i_fake_alg1204", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.2, "LUTs": 833, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1705, "Algorithm": "j_fake_alg1205", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.4, "LUTs": 2336, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1706, "Algorithm": "k_fake_alg1206", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 84.2, "LUTs": 961, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1707, "Algorithm": "l_fake_alg1207", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.2, "LUTs": 1563, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1708, "Algorithm": "m_fake_alg1208", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 220.7, "LUTs": 1972, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1709, "Algorithm": "n_fake_alg1209", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.7, "LUTs": 734, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1710, "Algorithm": "o_fake_alg1210", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.9, "LUTs": 2639, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1711, "Algorithm": "p_fake_alg1211", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.9, "LUTs": 1438, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1712, "Algorithm": "q_fake_alg1212", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.1, "LUTs": 2601, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1713, "Algorithm": "r_fake_alg1213", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.7, "LUTs": 2298, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1714, "Algorithm": "s_fake_alg1214", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.8, "LUTs": 1670, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1715, "Algorithm": "t_fake_alg1215", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.4, "LUTs": 986, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1716, "Algorithm": "u_fake_alg1216", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.3, "LUTs": 1370, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1717, "Algorithm": "v_fake_alg1217", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 285.8, "LUTs": 1333, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1718, "Algorithm": "w_fake_alg1218", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.8, "LUTs": 1360, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1719, "Algorithm": "x_fake_alg1219", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.9, "LUTs": 1588, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1720, "Algorithm": "y_fake_alg1220", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.1, "LUTs": 1771, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1721, "Algorithm": "z_fake_alg1221", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 288.6, "LUTs": 2882, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1722, "Algorithm": "a_fake_alg1222", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.0, "LUTs": 2069, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1723, "Algorithm": "b_fake_alg1223", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.6, "LUTs": 1978, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1724, "Algorithm": "c_fake_alg1224", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.1, "LUTs": 750, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1725, "Algorithm": "d_fake_alg1225", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.6, "LUTs": 1454, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1726, "Algorithm": "e_fake_alg1226", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.8, "LUTs": 2827, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1727, "Algorithm": "f_fake_alg1227", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.3, "LUTs": 2110, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1728, "Algorithm": "g_fake_alg1228", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.0, "LUTs": 1293, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1729, "Algorithm": "h_fake_alg1229", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 93.3, "LUTs": 2946, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1730, "Algorithm": "i_fake_alg1230", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.9, "LUTs": 1702, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1731, "Algorithm": "j_fake_alg1231", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.9, "LUTs": 2188, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1732, "Algorithm": "k_fake_alg1232", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.1, "LUTs": 1062, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1733, "Algorithm": "l_fake_alg1233", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.1, "LUTs": 2791, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1734, "Algorithm": "m_fake_alg1234", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.9, "LUTs": 1350, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1735, "Algorithm": "n_fake_alg1235", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.8, "LUTs": 1371, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1736, "Algorithm": "o_fake_alg1236", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.6, "LUTs": 2323, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1737, "Algorithm": "p_fake_alg1237", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.4, "LUTs": 956, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1738, "Algorithm": "q_fake_alg1238", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.0, "LUTs": 1340, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1739, "Algorithm": "r_fake_alg1239", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.3, "LUTs": 2450, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1740, "Algorithm": "s_fake_alg1240", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.0, "LUTs": 1646, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1741, "Algorithm": "t_fake_alg1241", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 226.8, "LUTs": 1593, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1742, "Algorithm": "u_fake_alg1242", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.0, "LUTs": 1652, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1743, "Algorithm": "v_fake_alg1243", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.8, "LUTs": 1294, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1744, "Algorithm": "w_fake_alg1244", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.5, "LUTs": 1671, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1745, "Algorithm": "x_fake_alg1245", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.4, "LUTs": 2425, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1746, "Algorithm": "y_fake_alg1246", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.1, "LUTs": 1925, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1747, "Algorithm": "z_fake_alg1247", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.0, "LUTs": 1671, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1748, "Algorithm": "a_fake_alg1248", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.4, "LUTs": 960, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1749, "Algorithm": "b_fake_alg1249", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 288.7, "LUTs": 1903, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1750, "Algorithm": "c_fake_alg1250", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.5, "LUTs": 1818, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1751, "Algorithm": "d_fake_alg1251", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.8, "LUTs": 2411, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1752, "Algorithm": "e_fake_alg1252", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.6, "LUTs": 2215, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1753, "Algorithm": "f_fake_alg1253", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.3, "LUTs": 1273, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1754, "Algorithm": "g_fake_alg1254", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.8, "LUTs": 2169, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1755, "Algorithm": "h_fake_alg1255", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.3, "LUTs": 2025, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1756, "Algorithm": "i_fake_alg1256", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.1, "LUTs": 2678, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1757, "Algorithm": "j_fake_alg1257", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 207.1, "LUTs": 2078, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1758, "Algorithm": "k_fake_alg1258", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 166.0, "LUTs": 2792, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1759, "Algorithm": "l_fake_alg1259", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 281.0, "LUTs": 2777, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1760, "Algorithm": "m_fake_alg1260", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.9, "LUTs": 2355, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1761, "Algorithm": "n_fake_alg1261", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.5, "LUTs": 900, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1762, "Algorithm": "o_fake_alg1262", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.7, "LUTs": 2443, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1763, "Algorithm": "p_fake_alg1263", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.3, "LUTs": 1569, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1764, "Algorithm": "q_fake_alg1264", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.5, "LUTs": 1337, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1765, "Algorithm": "r_fake_alg1265", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.2, "LUTs": 2340, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1766, "Algorithm": "s_fake_alg1266", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.5, "LUTs": 1736, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1767, "Algorithm": "t_fake_alg1267", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 272.0, "LUTs": 2245, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1768, "Algorithm": "u_fake_alg1268", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.0, "LUTs": 1739, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1769, "Algorithm": "v_fake_alg1269", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.8, "LUTs": 1135, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1770, "Algorithm": "w_fake_alg1270", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.5, "LUTs": 1975, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1771, "Algorithm": "x_fake_alg1271", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.4, "LUTs": 1043, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1772, "Algorithm": "y_fake_alg1272", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.8, "LUTs": 2650, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1773, "Algorithm": "z_fake_alg1273", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.3, "LUTs": 2346, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1774, "Algorithm": "a_fake_alg1274", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 101.2, "LUTs": 1435, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1775, "Algorithm": "b_fake_alg1275", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.1, "LUTs": 2463, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1776, "Algorithm": "c_fake_alg1276", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.1, "LUTs": 1444, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1777, "Algorithm": "d_fake_alg1277", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.8, "LUTs": 2076, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1778, "Algorithm": "e_fake_alg1278", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.7, "LUTs": 2537, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1779, "Algorithm": "f_fake_alg1279", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.7, "LUTs": 833, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1780, "Algorithm": "g_fake_alg1280", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.3, "LUTs": 2880, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1781, "Algorithm": "h_fake_alg1281", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.2, "LUTs": 1434, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1782, "Algorithm": "i_fake_alg1282", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 185.4, "LUTs": 1768, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1783, "Algorithm": "j_fake_alg1283", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.9, "LUTs": 2922, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1784, "Algorithm": "k_fake_alg1284", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.2, "LUTs": 1981, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1785, "Algorithm": "l_fake_alg1285", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.8, "LUTs": 1285, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1786, "Algorithm": "m_fake_alg1286", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.1, "LUTs": 1056, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1787, "Algorithm": "n_fake_alg1287", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.5, "LUTs": 2057, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1788, "Algorithm": "o_fake_alg1288", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.8, "LUTs": 1916, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1789, "Algorithm": "p_fake_alg1289", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.1, "LUTs": 1040, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1790, "Algorithm": "q_fake_alg1290", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.2, "LUTs": 2098, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1791, "Algorithm": "r_fake_alg1291", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.2, "LUTs": 2951, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1792, "Algorithm": "s_fake_alg1292", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.8, "LUTs": 1108, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1793, "Algorithm": "t_fake_alg1293", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.0, "LUTs": 2758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1794, "Algorithm": "u_fake_alg1294", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 212.2, "LUTs": 1519, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1795, "Algorithm": "v_fake_alg1295", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 253.7, "LUTs": 2246, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1796, "Algorithm": "w_fake_alg1296", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.9, "LUTs": 1503, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1797, "Algorithm": "x_fake_alg1297", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 258.0, "LUTs": 1962, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1798, "Algorithm": "y_fake_alg1298", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.9, "LUTs": 2709, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1799, "Algorithm": "z_fake_alg1299", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.8, "LUTs": 831, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1800, "Algorithm": "a_fake_alg1300", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.3, "LUTs": 780, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1801, "Algorithm": "b_fake_alg1301", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.4, "LUTs": 2319, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1802, "Algorithm": "c_fake_alg1302", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 247.5, "LUTs": 1450, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1803, "Algorithm": "d_fake_alg1303", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.3, "LUTs": 1407, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1804, "Algorithm": "e_fake_alg1304", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.2, "LUTs": 2844, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1805, "Algorithm": "f_fake_alg1305", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.4, "LUTs": 1668, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1806, "Algorithm": "g_fake_alg1306", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.6, "LUTs": 862, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1807, "Algorithm": "h_fake_alg1307", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.2, "LUTs": 1800, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1808, "Algorithm": "i_fake_alg1308", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.3, "LUTs": 1684, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1809, "Algorithm": "j_fake_alg1309", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 285.5, "LUTs": 1346, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1810, "Algorithm": "k_fake_alg1310", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.4, "LUTs": 1644, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1811, "Algorithm": "l_fake_alg1311", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 291.4, "LUTs": 2131, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1812, "Algorithm": "m_fake_alg1312", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.6, "LUTs": 1798, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1813, "Algorithm": "n_fake_alg1313", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.0, "LUTs": 1760, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1814, "Algorithm": "o_fake_alg1314", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.5, "LUTs": 1666, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1815, "Algorithm": "p_fake_alg1315", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.4, "LUTs": 880, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1816, "Algorithm": "q_fake_alg1316", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 228.3, "LUTs": 1123, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1817, "Algorithm": "r_fake_alg1317", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 121.1, "LUTs": 2848, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1818, "Algorithm": "s_fake_alg1318", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.7, "LUTs": 2326, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1819, "Algorithm": "t_fake_alg1319", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.3, "LUTs": 1753, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1820, "Algorithm": "u_fake_alg1320", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.2, "LUTs": 2981, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1821, "Algorithm": "v_fake_alg1321", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.2, "LUTs": 1003, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1822, "Algorithm": "w_fake_alg1322", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.8, "LUTs": 2106, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1823, "Algorithm": "x_fake_alg1323", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 280.1, "LUTs": 2418, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1824, "Algorithm": "y_fake_alg1324", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.4, "LUTs": 2372, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1825, "Algorithm": "z_fake_alg1325", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 207.7, "LUTs": 1987, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1826, "Algorithm": "a_fake_alg1326", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 137.5, "LUTs": 1481, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1827, "Algorithm": "b_fake_alg1327", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.5, "LUTs": 893, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1828, "Algorithm": "c_fake_alg1328", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.3, "LUTs": 1205, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1829, "Algorithm": "d_fake_alg1329", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.8, "LUTs": 2762, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1830, "Algorithm": "e_fake_alg1330", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.3, "LUTs": 1453, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1831, "Algorithm": "f_fake_alg1331", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.2, "LUTs": 1169, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1832, "Algorithm": "g_fake_alg1332", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.7, "LUTs": 2359, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1833, "Algorithm": "h_fake_alg1333", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.6, "LUTs": 2376, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1834, "Algorithm": "i_fake_alg1334", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 220.4, "LUTs": 2518, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1835, "Algorithm": "j_fake_alg1335", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.2, "LUTs": 1956, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1836, "Algorithm": "k_fake_alg1336", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.8, "LUTs": 825, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1837, "Algorithm": "l_fake_alg1337", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.4, "LUTs": 932, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1838, "Algorithm": "m_fake_alg1338", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.3, "LUTs": 2355, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1839, "Algorithm": "n_fake_alg1339", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.2, "LUTs": 1820, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1840, "Algorithm": "o_fake_alg1340", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 176.6, "LUTs": 1849, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1841, "Algorithm": "p_fake_alg1341", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.9, "LUTs": 2115, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1842, "Algorithm": "q_fake_alg1342", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 220.7, "LUTs": 2624, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1843, "Algorithm": "r_fake_alg1343", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.6, "LUTs": 2158, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1844, "Algorithm": "s_fake_alg1344", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.4, "LUTs": 814, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1845, "Algorithm": "t_fake_alg1345", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.2, "LUTs": 1149, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1846, "Algorithm": "u_fake_alg1346", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 184.3, "LUTs": 2223, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1847, "Algorithm": "v_fake_alg1347", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.8, "LUTs": 1604, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1848, "Algorithm": "w_fake_alg1348", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.8, "LUTs": 1289, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1849, "Algorithm": "x_fake_alg1349", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.7, "LUTs": 2546, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1850, "Algorithm": "y_fake_alg1350", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.4, "LUTs": 2716, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1851, "Algorithm": "z_fake_alg1351", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.0, "LUTs": 2250, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1852, "Algorithm": "a_fake_alg1352", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.8, "LUTs": 1764, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1853, "Algorithm": "b_fake_alg1353", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 142.1, "LUTs": 2872, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1854, "Algorithm": "c_fake_alg1354", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 93.9, "LUTs": 758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1855, "Algorithm": "d_fake_alg1355", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 287.2, "LUTs": 1801, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1856, "Algorithm": "e_fake_alg1356", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.2, "LUTs": 1682, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1857, "Algorithm": "f_fake_alg1357", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 137.9, "LUTs": 2315, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1858, "Algorithm": "g_fake_alg1358", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.9, "LUTs": 2501, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1859, "Algorithm": "h_fake_alg1359", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.2, "LUTs": 2622, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1860, "Algorithm": "i_fake_alg1360", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.5, "LUTs": 1032, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1861, "Algorithm": "j_fake_alg1361", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.5, "LUTs": 1751, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1862, "Algorithm": "k_fake_alg1362", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.1, "LUTs": 1316, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1863, "Algorithm": "l_fake_alg1363", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.2, "LUTs": 2560, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1864, "Algorithm": "m_fake_alg1364", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.3, "LUTs": 1217, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1865, "Algorithm": "n_fake_alg1365", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 98.4, "LUTs": 1310, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1866, "Algorithm": "o_fake_alg1366", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.7, "LUTs": 1624, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1867, "Algorithm": "p_fake_alg1367", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.7, "LUTs": 1527, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1868, "Algorithm": "q_fake_alg1368", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 87.3, "LUTs": 1577, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1869, "Algorithm": "r_fake_alg1369", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 124.1, "LUTs": 1363, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1870, "Algorithm": "s_fake_alg1370", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.1, "LUTs": 1887, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1871, "Algorithm": "t_fake_alg1371", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.3, "LUTs": 843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1872, "Algorithm": "u_fake_alg1372", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.4, "LUTs": 1886, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1873, "Algorithm": "v_fake_alg1373", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.6, "LUTs": 745, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1874, "Algorithm": "w_fake_alg1374", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.0, "LUTs": 1376, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1875, "Algorithm": "x_fake_alg1375", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.9, "LUTs": 2225, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1876, "Algorithm": "y_fake_alg1376", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 285.0, "LUTs": 2266, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1877, "Algorithm": "z_fake_alg1377", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 291.4, "LUTs": 2268, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1878, "Algorithm": "a_fake_alg1378", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 98.9, "LUTs": 2710, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1879, "Algorithm": "b_fake_alg1379", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.1, "LUTs": 2199, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1880, "Algorithm": "c_fake_alg1380", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.5, "LUTs": 1623, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1881, "Algorithm": "d_fake_alg1381", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.4, "LUTs": 1094, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1882, "Algorithm": "e_fake_alg1382", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.1, "LUTs": 991, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1883, "Algorithm": "f_fake_alg1383", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.0, "LUTs": 2616, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1884, "Algorithm": "g_fake_alg1384", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.1, "LUTs": 1553, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1885, "Algorithm": "h_fake_alg1385", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.4, "LUTs": 2027, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1886, "Algorithm": "i_fake_alg1386", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.8, "LUTs": 2872, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1887, "Algorithm": "j_fake_alg1387", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.0, "LUTs": 1268, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1888, "Algorithm": "k_fake_alg1388", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 297.5, "LUTs": 971, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1889, "Algorithm": "l_fake_alg1389", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.9, "LUTs": 1283, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1890, "Algorithm": "m_fake_alg1390", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.0, "LUTs": 1376, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1891, "Algorithm": "n_fake_alg1391", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 287.0, "LUTs": 2976, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1892, "Algorithm": "o_fake_alg1392", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.5, "LUTs": 2311, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1893, "Algorithm": "p_fake_alg1393", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.7, "LUTs": 2813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1894, "Algorithm": "q_fake_alg1394", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.1, "LUTs": 2467, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1895, "Algorithm": "r_fake_alg1395", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.3, "LUTs": 843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1896, "Algorithm": "s_fake_alg1396", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.9, "LUTs": 1899, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1897, "Algorithm": "t_fake_alg1397", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 53.6, "LUTs": 1913, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1898, "Algorithm": "u_fake_alg1398", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.3, "LUTs": 1472, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1899, "Algorithm": "v_fake_alg1399", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.0, "LUTs": 994, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1900, "Algorithm": "w_fake_alg1400", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 258.1, "LUTs": 1265, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1901, "Algorithm": "x_fake_alg1401", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.6, "LUTs": 2032, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1902, "Algorithm": "y_fake_alg1402", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 185.7, "LUTs": 1439, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1903, "Algorithm": "z_fake_alg1403", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.4, "LUTs": 2960, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1904, "Algorithm": "a_fake_alg1404", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.3, "LUTs": 981, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1905, "Algorithm": "b_fake_alg1405", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.1, "LUTs": 2446, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1906, "Algorithm": "c_fake_alg1406", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.9, "LUTs": 1513, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1907, "Algorithm": "d_fake_alg1407", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.4, "LUTs": 2627, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1908, "Algorithm": "e_fake_alg1408", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.9, "LUTs": 1513, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1909, "Algorithm": "f_fake_alg1409", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 174.9, "LUTs": 1044, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1910, "Algorithm": "g_fake_alg1410", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.2, "LUTs": 2334, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1911, "Algorithm": "h_fake_alg1411", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.7, "LUTs": 1520, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1912, "Algorithm": "i_fake_alg1412", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.3, "LUTs": 728, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1913, "Algorithm": "j_fake_alg1413", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.3, "LUTs": 2785, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1914, "Algorithm": "k_fake_alg1414", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.3, "LUTs": 1763, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1915, "Algorithm": "l_fake_alg1415", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.9, "LUTs": 1543, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1916, "Algorithm": "m_fake_alg1416", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.2, "LUTs": 971, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1917, "Algorithm": "n_fake_alg1417", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 58.6, "LUTs": 2247, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1918, "Algorithm": "o_fake_alg1418", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.0, "LUTs": 1967, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1919, "Algorithm": "p_fake_alg1419", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 137.1, "LUTs": 2693, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1920, "Algorithm": "q_fake_alg1420", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.2, "LUTs": 1282, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1921, "Algorithm": "r_fake_alg1421", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.0, "LUTs": 2463, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1922, "Algorithm": "s_fake_alg1422", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.9, "LUTs": 2097, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1923, "Algorithm": "t_fake_alg1423", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.8, "LUTs": 2573, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1924, "Algorithm": "u_fake_alg1424", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.2, "LUTs": 1038, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1925, "Algorithm": "v_fake_alg1425", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.5, "LUTs": 2080, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1926, "Algorithm": "w_fake_alg1426", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 297.2, "LUTs": 2083, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1927, "Algorithm": "x_fake_alg1427", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 256.7, "LUTs": 1062, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1928, "Algorithm": "y_fake_alg1428", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.6, "LUTs": 1693, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1929, "Algorithm": "z_fake_alg1429", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 160.6, "LUTs": 2407, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1930, "Algorithm": "a_fake_alg1430", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.8, "LUTs": 1190, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1931, "Algorithm": "b_fake_alg1431", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.1, "LUTs": 2689, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1932, "Algorithm": "c_fake_alg1432", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.2, "LUTs": 1215, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1933, "Algorithm": "d_fake_alg1433", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.4, "LUTs": 2535, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1934, "Algorithm": "e_fake_alg1434", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.1, "LUTs": 1262, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1935, "Algorithm": "f_fake_alg1435", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.4, "LUTs": 1020, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1936, "Algorithm": "g_fake_alg1436", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.6, "LUTs": 2554, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1937, "Algorithm": "h_fake_alg1437", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 288.9, "LUTs": 988, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1938, "Algorithm": "i_fake_alg1438", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.6, "LUTs": 719, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1939, "Algorithm": "j_fake_alg1439", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.5, "LUTs": 893, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1940, "Algorithm": "k_fake_alg1440", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 98.5, "LUTs": 2195, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1941, "Algorithm": "l_fake_alg1441", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.7, "LUTs": 1739, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1942, "Algorithm": "m_fake_alg1442", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.0, "LUTs": 946, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1943, "Algorithm": "n_fake_alg1443", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 200.7, "LUTs": 1186, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1944, "Algorithm": "o_fake_alg1444", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 220.8, "LUTs": 1638, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1945, "Algorithm": "p_fake_alg1445", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 120.9, "LUTs": 2951, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1946, "Algorithm": "q_fake_alg1446", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.0, "LUTs": 1175, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1947, "Algorithm": "r_fake_alg1447", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 66.9, "LUTs": 1362, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1948, "Algorithm": "s_fake_alg1448", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 174.5, "LUTs": 2736, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1949, "Algorithm": "t_fake_alg1449", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.8, "LUTs": 1593, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1950, "Algorithm": "u_fake_alg1450", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.8, "LUTs": 2311, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1951, "Algorithm": "v_fake_alg1451", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.0, "LUTs": 2605, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1952, "Algorithm": "w_fake_alg1452", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.6, "LUTs": 2343, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1953, "Algorithm": "x_fake_alg1453", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.2, "LUTs": 2856, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1954, "Algorithm": "y_fake_alg1454", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.2, "LUTs": 1481, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1955, "Algorithm": "z_fake_alg1455", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 188.3, "LUTs": 1222, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1956, "Algorithm": "a_fake_alg1456", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 180.1, "LUTs": 1498, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1957, "Algorithm": "b_fake_alg1457", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 172.5, "LUTs": 2141, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1958, "Algorithm": "c_fake_alg1458", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 243.2, "LUTs": 2463, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1959, "Algorithm": "d_fake_alg1459", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.5, "LUTs": 2009, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1960, "Algorithm": "e_fake_alg1460", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 150.8, "LUTs": 1757, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1961, "Algorithm": "f_fake_alg1461", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 183.8, "LUTs": 1690, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1962, "Algorithm": "g_fake_alg1462", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 121.2, "LUTs": 1312, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1963, "Algorithm": "h_fake_alg1463", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 272.4, "LUTs": 900, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1964, "Algorithm": "i_fake_alg1464", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.4, "LUTs": 1590, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1965, "Algorithm": "j_fake_alg1465", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.2, "LUTs": 940, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1966, "Algorithm": "k_fake_alg1466", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.3, "LUTs": 2602, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1967, "Algorithm": "l_fake_alg1467", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.0, "LUTs": 2893, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1968, "Algorithm": "m_fake_alg1468", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.5, "LUTs": 757, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1969, "Algorithm": "n_fake_alg1469", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.4, "LUTs": 1586, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1970, "Algorithm": "o_fake_alg1470", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.1, "LUTs": 1619, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1971, "Algorithm": "p_fake_alg1471", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.0, "LUTs": 2374, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1972, "Algorithm": "q_fake_alg1472", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 236.4, "LUTs": 2879, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1973, "Algorithm": "r_fake_alg1473", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.5, "LUTs": 1383, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1974, "Algorithm": "s_fake_alg1474", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 53.8, "LUTs": 1272, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1975, "Algorithm": "t_fake_alg1475", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.3, "LUTs": 924, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1976, "Algorithm": "u_fake_alg1476", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 151.8, "LUTs": 1138, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1977, "Algorithm": "v_fake_alg1477", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.0, "LUTs": 1108, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1978, "Algorithm": "w_fake_alg1478", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.5, "LUTs": 2095, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1979, "Algorithm": "x_fake_alg1479", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.7, "LUTs": 2703, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1980, "Algorithm": "y_fake_alg1480", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 234.6, "LUTs": 2154, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1981, "Algorithm": "z_fake_alg1481", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.2, "LUTs": 1610, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1982, "Algorithm": "a_fake_alg1482", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.2, "LUTs": 1242, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1983, "Algorithm": "b_fake_alg1483", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 77.9, "LUTs": 2560, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1984, "Algorithm": "c_fake_alg1484", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 222.9, "LUTs": 2509, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1985, "Algorithm": "d_fake_alg1485", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 297.4, "LUTs": 2304, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1986, "Algorithm": "e_fake_alg1486", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 81.9, "LUTs": 2249, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1987, "Algorithm": "f_fake_alg1487", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.3, "LUTs": 2487, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1988, "Algorithm": "g_fake_alg1488", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.1, "LUTs": 1444, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1989, "Algorithm": "h_fake_alg1489", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.9, "LUTs": 1545, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1990, "Algorithm": "i_fake_alg1490", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.2, "LUTs": 1357, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1991, "Algorithm": "j_fake_alg1491", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.7, "LUTs": 2965, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1992, "Algorithm": "k_fake_alg1492", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.1, "LUTs": 1440, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1993, "Algorithm": "l_fake_alg1493", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 131.4, "LUTs": 2188, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1994, "Algorithm": "m_fake_alg1494", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.1, "LUTs": 1232, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1995, "Algorithm": "n_fake_alg1495", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.5, "LUTs": 2069, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1996, "Algorithm": "o_fake_alg1496", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.4, "LUTs": 2158, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1997, "Algorithm": "p_fake_alg1497", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.8, "LUTs": 1397, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1998, "Algorithm": "q_fake_alg1498", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.5, "LUTs": 2299, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 1999, "Algorithm": "r_fake_alg1499", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.3, "LUTs": 2050, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2000, "Algorithm": "s_fake_alg1500", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 155.7, "LUTs": 1959, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2001, "Algorithm": "t_fake_alg1501", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.4, "LUTs": 2053, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2002, "Algorithm": "u_fake_alg1502", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.3, "LUTs": 714, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2003, "Algorithm": "v_fake_alg1503", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 222.0, "LUTs": 1729, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2004, "Algorithm": "w_fake_alg1504", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 174.7, "LUTs": 834, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2005, "Algorithm": "x_fake_alg1505", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.7, "LUTs": 1287, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2006, "Algorithm": "y_fake_alg1506", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.2, "LUTs": 1631, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2007, "Algorithm": "z_fake_alg1507", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.6, "LUTs": 1444, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2008, "Algorithm": "a_fake_alg1508", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.5, "LUTs": 2686, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2009, "Algorithm": "b_fake_alg1509", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.7, "LUTs": 1816, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2010, "Algorithm": "c_fake_alg1510", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.6, "LUTs": 2975, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2011, "Algorithm": "d_fake_alg1511", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.9, "LUTs": 2071, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2012, "Algorithm": "e_fake_alg1512", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 261.9, "LUTs": 2955, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2013, "Algorithm": "f_fake_alg1513", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 100.1, "LUTs": 2820, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2014, "Algorithm": "g_fake_alg1514", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.4, "LUTs": 1908, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2015, "Algorithm": "h_fake_alg1515", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.5, "LUTs": 2042, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2016, "Algorithm": "i_fake_alg1516", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.3, "LUTs": 2144, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2017, "Algorithm": "j_fake_alg1517", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.4, "LUTs": 838, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2018, "Algorithm": "k_fake_alg1518", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.2, "LUTs": 2218, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2019, "Algorithm": "l_fake_alg1519", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.7, "LUTs": 1445, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2020, "Algorithm": "m_fake_alg1520", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.8, "LUTs": 1348, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2021, "Algorithm": "n_fake_alg1521", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 137.4, "LUTs": 1896, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2022, "Algorithm": "o_fake_alg1522", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 175.9, "LUTs": 1449, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2023, "Algorithm": "p_fake_alg1523", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 155.3, "LUTs": 2383, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2024, "Algorithm": "q_fake_alg1524", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 201.4, "LUTs": 2495, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2025, "Algorithm": "r_fake_alg1525", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.8, "LUTs": 2636, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2026, "Algorithm": "s_fake_alg1526", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 220.2, "LUTs": 1646, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2027, "Algorithm": "t_fake_alg1527", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.8, "LUTs": 1365, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2028, "Algorithm": "u_fake_alg1528", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.8, "LUTs": 1056, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2029, "Algorithm": "v_fake_alg1529", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.1, "LUTs": 2442, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2030, "Algorithm": "w_fake_alg1530", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.0, "LUTs": 1674, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2031, "Algorithm": "x_fake_alg1531", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.8, "LUTs": 2062, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2032, "Algorithm": "y_fake_alg1532", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.8, "LUTs": 1775, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2033, "Algorithm": "z_fake_alg1533", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.2, "LUTs": 1536, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2034, "Algorithm": "a_fake_alg1534", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.3, "LUTs": 2526, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2035, "Algorithm": "b_fake_alg1535", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.5, "LUTs": 2198, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2036, "Algorithm": "c_fake_alg1536", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.7, "LUTs": 2356, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2037, "Algorithm": "d_fake_alg1537", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.1, "LUTs": 2045, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2038, "Algorithm": "e_fake_alg1538", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.3, "LUTs": 2670, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2039, "Algorithm": "f_fake_alg1539", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.4, "LUTs": 1306, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2040, "Algorithm": "g_fake_alg1540", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.6, "LUTs": 2819, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2041, "Algorithm": "h_fake_alg1541", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.4, "LUTs": 1675, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2042, "Algorithm": "i_fake_alg1542", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.6, "LUTs": 2957, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2043, "Algorithm": "j_fake_alg1543", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.5, "LUTs": 1383, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2044, "Algorithm": "k_fake_alg1544", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.4, "LUTs": 1748, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2045, "Algorithm": "l_fake_alg1545", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.8, "LUTs": 1813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2046, "Algorithm": "m_fake_alg1546", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 123.1, "LUTs": 1176, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2047, "Algorithm": "n_fake_alg1547", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.2, "LUTs": 1059, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2048, "Algorithm": "o_fake_alg1548", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.4, "LUTs": 1808, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2049, "Algorithm": "p_fake_alg1549", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.5, "LUTs": 1388, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2050, "Algorithm": "q_fake_alg1550", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 142.5, "LUTs": 1022, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2051, "Algorithm": "r_fake_alg1551", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.3, "LUTs": 1575, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2052, "Algorithm": "s_fake_alg1552", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 110.6, "LUTs": 2558, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2053, "Algorithm": "t_fake_alg1553", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.0, "LUTs": 2503, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2054, "Algorithm": "u_fake_alg1554", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.7, "LUTs": 2323, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2055, "Algorithm": "v_fake_alg1555", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.3, "LUTs": 1862, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2056, "Algorithm": "w_fake_alg1556", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.8, "LUTs": 1576, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2057, "Algorithm": "x_fake_alg1557", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.2, "LUTs": 952, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2058, "Algorithm": "y_fake_alg1558", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.0, "LUTs": 1123, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2059, "Algorithm": "z_fake_alg1559", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.8, "LUTs": 1626, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2060, "Algorithm": "a_fake_alg1560", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 297.0, "LUTs": 978, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2061, "Algorithm": "b_fake_alg1561", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.9, "LUTs": 1570, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2062, "Algorithm": "c_fake_alg1562", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.0, "LUTs": 1994, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2063, "Algorithm": "d_fake_alg1563", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 276.6, "LUTs": 2263, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2064, "Algorithm": "e_fake_alg1564", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 143.3, "LUTs": 2625, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2065, "Algorithm": "f_fake_alg1565", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.0, "LUTs": 1629, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2066, "Algorithm": "g_fake_alg1566", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.2, "LUTs": 2181, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2067, "Algorithm": "h_fake_alg1567", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 285.3, "LUTs": 1148, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2068, "Algorithm": "i_fake_alg1568", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.5, "LUTs": 1071, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2069, "Algorithm": "j_fake_alg1569", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.3, "LUTs": 1629, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2070, "Algorithm": "k_fake_alg1570", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.5, "LUTs": 2934, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2071, "Algorithm": "l_fake_alg1571", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 163.1, "LUTs": 937, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2072, "Algorithm": "m_fake_alg1572", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.3, "LUTs": 972, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2073, "Algorithm": "n_fake_alg1573", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.2, "LUTs": 865, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2074, "Algorithm": "o_fake_alg1574", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 214.9, "LUTs": 2074, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2075, "Algorithm": "p_fake_alg1575", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 289.2, "LUTs": 2316, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2076, "Algorithm": "q_fake_alg1576", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.0, "LUTs": 2929, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2077, "Algorithm": "r_fake_alg1577", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.1, "LUTs": 2394, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2078, "Algorithm": "s_fake_alg1578", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.5, "LUTs": 1968, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2079, "Algorithm": "t_fake_alg1579", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.0, "LUTs": 2896, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2080, "Algorithm": "u_fake_alg1580", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.8, "LUTs": 2382, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2081, "Algorithm": "v_fake_alg1581", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 50.3, "LUTs": 813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2082, "Algorithm": "w_fake_alg1582", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.2, "LUTs": 1412, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2083, "Algorithm": "x_fake_alg1583", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.6, "LUTs": 2815, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2084, "Algorithm": "y_fake_alg1584", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 111.4, "LUTs": 1032, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2085, "Algorithm": "z_fake_alg1585", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.9, "LUTs": 1100, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2086, "Algorithm": "a_fake_alg1586", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.5, "LUTs": 773, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2087, "Algorithm": "b_fake_alg1587", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.0, "LUTs": 2781, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2088, "Algorithm": "c_fake_alg1588", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.8, "LUTs": 1990, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2089, "Algorithm": "d_fake_alg1589", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.2, "LUTs": 2317, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2090, "Algorithm": "e_fake_alg1590", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 184.6, "LUTs": 2366, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2091, "Algorithm": "f_fake_alg1591", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 95.8, "LUTs": 2280, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2092, "Algorithm": "g_fake_alg1592", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 200.9, "LUTs": 725, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2093, "Algorithm": "h_fake_alg1593", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.3, "LUTs": 2898, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2094, "Algorithm": "i_fake_alg1594", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.9, "LUTs": 2714, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2095, "Algorithm": "j_fake_alg1595", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.9, "LUTs": 1469, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2096, "Algorithm": "k_fake_alg1596", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 187.7, "LUTs": 2105, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2097, "Algorithm": "l_fake_alg1597", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.3, "LUTs": 1397, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2098, "Algorithm": "m_fake_alg1598", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 65.2, "LUTs": 1001, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2099, "Algorithm": "n_fake_alg1599", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 263.9, "LUTs": 2284, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2100, "Algorithm": "o_fake_alg1600", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 167.4, "LUTs": 1199, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2101, "Algorithm": "p_fake_alg1601", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.0, "LUTs": 1634, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2102, "Algorithm": "q_fake_alg1602", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.6, "LUTs": 2304, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2103, "Algorithm": "r_fake_alg1603", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.5, "LUTs": 838, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2104, "Algorithm": "s_fake_alg1604", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.7, "LUTs": 1946, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2105, "Algorithm": "t_fake_alg1605", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.3, "LUTs": 2995, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2106, "Algorithm": "u_fake_alg1606", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.6, "LUTs": 2601, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2107, "Algorithm": "v_fake_alg1607", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.5, "LUTs": 917, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2108, "Algorithm": "w_fake_alg1608", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.1, "LUTs": 806, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2109, "Algorithm": "x_fake_alg1609", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.2, "LUTs": 2395, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2110, "Algorithm": "y_fake_alg1610", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.5, "LUTs": 1683, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2111, "Algorithm": "z_fake_alg1611", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 185.2, "LUTs": 1141, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2112, "Algorithm": "a_fake_alg1612", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 254.2, "LUTs": 2629, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2113, "Algorithm": "b_fake_alg1613", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.61, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.1, "LUTs": 2105, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2114, "Algorithm": "c_fake_alg1614", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.4, "LUTs": 866, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2115, "Algorithm": "d_fake_alg1615", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.5, "LUTs": 1487, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2116, "Algorithm": "e_fake_alg1616", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 200.9, "LUTs": 2477, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2117, "Algorithm": "f_fake_alg1617", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.0, "LUTs": 1907, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2118, "Algorithm": "g_fake_alg1618", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.2, "LUTs": 1977, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2119, "Algorithm": "h_fake_alg1619", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.02, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.5, "LUTs": 1523, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2120, "Algorithm": "i_fake_alg1620", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.8, "LUTs": 1687, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2121, "Algorithm": "j_fake_alg1621", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 292.5, "LUTs": 1993, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2122, "Algorithm": "k_fake_alg1622", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 90.3, "LUTs": 1923, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2123, "Algorithm": "l_fake_alg1623", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 213.1, "LUTs": 1673, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2124, "Algorithm": "m_fake_alg1624", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.1, "LUTs": 1104, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2125, "Algorithm": "n_fake_alg1625", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.0, "LUTs": 1583, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2126, "Algorithm": "o_fake_alg1626", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 230.8, "LUTs": 2542, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2127, "Algorithm": "p_fake_alg1627", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.8, "LUTs": 872, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2128, "Algorithm": "q_fake_alg1628", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.8, "LUTs": 1556, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2129, "Algorithm": "r_fake_alg1629", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 60.7, "LUTs": 2101, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2130, "Algorithm": "s_fake_alg1630", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.1, "LUTs": 2837, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2131, "Algorithm": "t_fake_alg1631", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.9, "LUTs": 2293, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2132, "Algorithm": "u_fake_alg1632", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 237.9, "LUTs": 2544, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2133, "Algorithm": "v_fake_alg1633", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.6, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.2, "LUTs": 1248, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2134, "Algorithm": "w_fake_alg1634", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.3, "LUTs": 1767, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2135, "Algorithm": "x_fake_alg1635", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.6, "LUTs": 1457, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2136, "Algorithm": "y_fake_alg1636", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.7, "LUTs": 1506, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2137, "Algorithm": "z_fake_alg1637", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.0, "LUTs": 2882, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2138, "Algorithm": "a_fake_alg1638", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.7, "LUTs": 764, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2139, "Algorithm": "b_fake_alg1639", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.7, "LUTs": 2885, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2140, "Algorithm": "c_fake_alg1640", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 81.4, "LUTs": 2129, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2141, "Algorithm": "d_fake_alg1641", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.3, "LUTs": 1993, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2142, "Algorithm": "e_fake_alg1642", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 216.1, "LUTs": 2025, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2143, "Algorithm": "f_fake_alg1643", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.9, "LUTs": 2859, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2144, "Algorithm": "g_fake_alg1644", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.6, "LUTs": 2465, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2145, "Algorithm": "h_fake_alg1645", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.1, "LUTs": 2062, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2146, "Algorithm": "i_fake_alg1646", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.2, "LUTs": 2360, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2147, "Algorithm": "j_fake_alg1647", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.4, "LUTs": 2969, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2148, "Algorithm": "k_fake_alg1648", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.1, "LUTs": 2392, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2149, "Algorithm": "l_fake_alg1649", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.8, "LUTs": 2789, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2150, "Algorithm": "m_fake_alg1650", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.4, "LUTs": 2233, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2151, "Algorithm": "n_fake_alg1651", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 89.7, "LUTs": 2740, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2152, "Algorithm": "o_fake_alg1652", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 69.3, "LUTs": 1336, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2153, "Algorithm": "p_fake_alg1653", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.7, "LUTs": 1363, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2154, "Algorithm": "q_fake_alg1654", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.2, "LUTs": 2522, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2155, "Algorithm": "r_fake_alg1655", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.7, "LUTs": 2829, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2156, "Algorithm": "s_fake_alg1656", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.0, "LUTs": 1251, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2157, "Algorithm": "t_fake_alg1657", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 228.3, "LUTs": 1367, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2158, "Algorithm": "u_fake_alg1658", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.1, "LUTs": 1835, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2159, "Algorithm": "v_fake_alg1659", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.5, "LUTs": 2006, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2160, "Algorithm": "w_fake_alg1660", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 132.2, "LUTs": 1393, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2161, "Algorithm": "x_fake_alg1661", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.6, "LUTs": 1018, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2162, "Algorithm": "y_fake_alg1662", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.3, "LUTs": 1308, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2163, "Algorithm": "z_fake_alg1663", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 67.7, "LUTs": 1662, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2164, "Algorithm": "a_fake_alg1664", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 86.1, "LUTs": 2583, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2165, "Algorithm": "b_fake_alg1665", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.9, "LUTs": 1532, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2166, "Algorithm": "c_fake_alg1666", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.4, "LUTs": 2259, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2167, "Algorithm": "d_fake_alg1667", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 294.1, "LUTs": 1978, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2168, "Algorithm": "e_fake_alg1668", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 230.9, "LUTs": 956, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2169, "Algorithm": "f_fake_alg1669", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.7, "LUTs": 2045, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2170, "Algorithm": "g_fake_alg1670", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.3, "LUTs": 2347, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2171, "Algorithm": "h_fake_alg1671", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.1, "LUTs": 1276, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2172, "Algorithm": "i_fake_alg1672", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 83.8, "LUTs": 2281, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2173, "Algorithm": "j_fake_alg1673", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.1, "LUTs": 2512, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2174, "Algorithm": "k_fake_alg1674", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 93.9, "LUTs": 2355, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2175, "Algorithm": "l_fake_alg1675", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.2, "LUTs": 1243, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2176, "Algorithm": "m_fake_alg1676", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.9, "LUTs": 1333, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2177, "Algorithm": "n_fake_alg1677", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 267.6, "LUTs": 2719, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2178, "Algorithm": "o_fake_alg1678", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.1, "LUTs": 2941, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2179, "Algorithm": "p_fake_alg1679", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 81.1, "LUTs": 1149, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2180, "Algorithm": "q_fake_alg1680", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 154.1, "LUTs": 2646, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2181, "Algorithm": "r_fake_alg1681", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.6, "LUTs": 2792, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2182, "Algorithm": "s_fake_alg1682", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.6, "LUTs": 1835, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2183, "Algorithm": "t_fake_alg1683", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 221.5, "LUTs": 1955, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2184, "Algorithm": "u_fake_alg1684", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.5, "LUTs": 2751, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2185, "Algorithm": "v_fake_alg1685", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 299.4, "LUTs": 1992, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2186, "Algorithm": "w_fake_alg1686", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 75.1, "LUTs": 1337, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2187, "Algorithm": "x_fake_alg1687", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.67, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.2, "LUTs": 821, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2188, "Algorithm": "y_fake_alg1688", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.0, "LUTs": 1125, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2189, "Algorithm": "z_fake_alg1689", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 275.1, "LUTs": 2517, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2190, "Algorithm": "a_fake_alg1690", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.6, "LUTs": 1290, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2191, "Algorithm": "b_fake_alg1691", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 127.7, "LUTs": 2578, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2192, "Algorithm": "c_fake_alg1692", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 145.7, "LUTs": 1204, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2193, "Algorithm": "d_fake_alg1693", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.7, "LUTs": 1538, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2194, "Algorithm": "e_fake_alg1694", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 216.1, "LUTs": 1631, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2195, "Algorithm": "f_fake_alg1695", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.6, "LUTs": 2307, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2196, "Algorithm": "g_fake_alg1696", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.2, "LUTs": 1847, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2197, "Algorithm": "h_fake_alg1697", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.7, "LUTs": 2334, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2198, "Algorithm": "i_fake_alg1698", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.0, "LUTs": 1350, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2199, "Algorithm": "j_fake_alg1699", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.0, "LUTs": 2782, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2200, "Algorithm": "k_fake_alg1700", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.0, "LUTs": 1618, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2201, "Algorithm": "l_fake_alg1701", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 75.0, "LUTs": 1961, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2202, "Algorithm": "m_fake_alg1702", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.4, "LUTs": 2039, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2203, "Algorithm": "n_fake_alg1703", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.9, "LUTs": 1938, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2204, "Algorithm": "o_fake_alg1704", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.2, "LUTs": 1732, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2205, "Algorithm": "p_fake_alg1705", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.3, "LUTs": 2484, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2206, "Algorithm": "q_fake_alg1706", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 54.0, "LUTs": 1111, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2207, "Algorithm": "r_fake_alg1707", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 246.5, "LUTs": 2733, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2208, "Algorithm": "s_fake_alg1708", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.7, "LUTs": 2436, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2209, "Algorithm": "t_fake_alg1709", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.7, "LUTs": 1267, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2210, "Algorithm": "u_fake_alg1710", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 249.8, "LUTs": 2333, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2211, "Algorithm": "v_fake_alg1711", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.9, "LUTs": 2540, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2212, "Algorithm": "w_fake_alg1712", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 86.0, "LUTs": 2683, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2213, "Algorithm": "x_fake_alg1713", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 177.7, "LUTs": 2796, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2214, "Algorithm": "y_fake_alg1714", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.35, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 106.6, "LUTs": 2007, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2215, "Algorithm": "z_fake_alg1715", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.9, "LUTs": 2648, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2216, "Algorithm": "a_fake_alg1716", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 121.1, "LUTs": 1729, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2217, "Algorithm": "b_fake_alg1717", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 107.8, "LUTs": 2035, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2218, "Algorithm": "c_fake_alg1718", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 57.2, "LUTs": 2331, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2219, "Algorithm": "d_fake_alg1719", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 215.7, "LUTs": 1124, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2220, "Algorithm": "e_fake_alg1720", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 172.8, "LUTs": 1378, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2221, "Algorithm": "f_fake_alg1721", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.8, "LUTs": 1401, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2222, "Algorithm": "g_fake_alg1722", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 53.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 238.4, "LUTs": 2677, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2223, "Algorithm": "h_fake_alg1723", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.57, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.7, "LUTs": 1870, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2224, "Algorithm": "i_fake_alg1724", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.7, "LUTs": 1892, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2225, "Algorithm": "j_fake_alg1725", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.9, "LUTs": 1427, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2226, "Algorithm": "k_fake_alg1726", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.8, "LUTs": 2777, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2227, "Algorithm": "l_fake_alg1727", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 108.1, "LUTs": 1830, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2228, "Algorithm": "m_fake_alg1728", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.9, "LUTs": 1809, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2229, "Algorithm": "n_fake_alg1729", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.8, "LUTs": 900, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2230, "Algorithm": "o_fake_alg1730", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.6, "LUTs": 877, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2231, "Algorithm": "p_fake_alg1731", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 120.2, "LUTs": 761, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2232, "Algorithm": "q_fake_alg1732", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.9, "LUTs": 807, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2233, "Algorithm": "r_fake_alg1733", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.8, "LUTs": 1608, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2234, "Algorithm": "s_fake_alg1734", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.6, "LUTs": 2052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2235, "Algorithm": "t_fake_alg1735", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.1, "LUTs": 2074, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2236, "Algorithm": "u_fake_alg1736", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.9, "LUTs": 2600, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2237, "Algorithm": "v_fake_alg1737", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.0, "LUTs": 2900, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2238, "Algorithm": "w_fake_alg1738", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 182.1, "LUTs": 705, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2239, "Algorithm": "x_fake_alg1739", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.4, "LUTs": 1909, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2240, "Algorithm": "y_fake_alg1740", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.6, "LUTs": 2697, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2241, "Algorithm": "z_fake_alg1741", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.55, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.1, "LUTs": 1392, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2242, "Algorithm": "a_fake_alg1742", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.7, "LUTs": 2698, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2243, "Algorithm": "b_fake_alg1743", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.1, "LUTs": 2643, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2244, "Algorithm": "c_fake_alg1744", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.2, "LUTs": 1505, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2245, "Algorithm": "d_fake_alg1745", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.2, "LUTs": 1416, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2246, "Algorithm": "e_fake_alg1746", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 152.9, "LUTs": 1929, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2247, "Algorithm": "f_fake_alg1747", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 76.0, "LUTs": 1415, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2248, "Algorithm": "g_fake_alg1748", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 251.6, "LUTs": 1245, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2249, "Algorithm": "h_fake_alg1749", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.8, "LUTs": 1093, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2250, "Algorithm": "i_fake_alg1750", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.8, "LUTs": 1521, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2251, "Algorithm": "j_fake_alg1751", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 53.7, "LUTs": 1327, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2252, "Algorithm": "k_fake_alg1752", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.8, "LUTs": 2310, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2253, "Algorithm": "l_fake_alg1753", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 107.8, "LUTs": 1746, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2254, "Algorithm": "m_fake_alg1754", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 131.5, "LUTs": 2458, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2255, "Algorithm": "n_fake_alg1755", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.8, "LUTs": 2063, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2256, "Algorithm": "o_fake_alg1756", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 68.9, "LUTs": 967, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2257, "Algorithm": "p_fake_alg1757", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.0, "LUTs": 2300, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2258, "Algorithm": "q_fake_alg1758", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 99.4, "LUTs": 2108, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2259, "Algorithm": "r_fake_alg1759", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 131.1, "LUTs": 758, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2260, "Algorithm": "s_fake_alg1760", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.4, "LUTs": 2695, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2261, "Algorithm": "t_fake_alg1761", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 282.8, "LUTs": 1056, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2262, "Algorithm": "u_fake_alg1762", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.0, "LUTs": 2035, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2263, "Algorithm": "v_fake_alg1763", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.3, "LUTs": 2622, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2264, "Algorithm": "w_fake_alg1764", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.9, "LUTs": 1924, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2265, "Algorithm": "x_fake_alg1765", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 63.4, "LUTs": 2196, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2266, "Algorithm": "y_fake_alg1766", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 126.0, "LUTs": 1289, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2267, "Algorithm": "z_fake_alg1767", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 159.7, "LUTs": 1942, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2268, "Algorithm": "a_fake_alg1768", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 250.3, "LUTs": 2394, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2269, "Algorithm": "b_fake_alg1769", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.5, "LUTs": 2131, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2270, "Algorithm": "c_fake_alg1770", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.8, "LUTs": 707, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2271, "Algorithm": "d_fake_alg1771", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.86, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 102.4, "LUTs": 2740, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2272, "Algorithm": "e_fake_alg1772", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.1, "LUTs": 2639, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2273, "Algorithm": "f_fake_alg1773", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.6, "LUTs": 1195, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2274, "Algorithm": "g_fake_alg1774", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 171.6, "LUTs": 1361, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2275, "Algorithm": "h_fake_alg1775", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 283.7, "LUTs": 1175, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2276, "Algorithm": "i_fake_alg1776", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.44, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 244.7, "LUTs": 2568, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2277, "Algorithm": "j_fake_alg1777", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.8, "LUTs": 1365, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2278, "Algorithm": "k_fake_alg1778", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.0, "LUTs": 2848, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2279, "Algorithm": "l_fake_alg1779", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.9, "LUTs": 1541, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2280, "Algorithm": "m_fake_alg1780", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.05, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 228.0, "LUTs": 1630, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2281, "Algorithm": "n_fake_alg1781", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.0, "LUTs": 2023, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2282, "Algorithm": "o_fake_alg1782", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 113.8, "LUTs": 1261, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2283, "Algorithm": "p_fake_alg1783", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.4, "LUTs": 2340, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2284, "Algorithm": "q_fake_alg1784", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.6, "LUTs": 2903, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2285, "Algorithm": "r_fake_alg1785", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.2, "LUTs": 2215, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2286, "Algorithm": "s_fake_alg1786", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.54, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.0, "LUTs": 1252, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2287, "Algorithm": "t_fake_alg1787", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.1, "LUTs": 2891, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2288, "Algorithm": "u_fake_alg1788", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 124.8, "LUTs": 1597, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2289, "Algorithm": "v_fake_alg1789", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.24, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.6, "LUTs": 1647, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2290, "Algorithm": "w_fake_alg1790", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.29, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.8, "LUTs": 2780, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2291, "Algorithm": "x_fake_alg1791", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 228.2, "LUTs": 2210, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2292, "Algorithm": "y_fake_alg1792", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.1, "LUTs": 732, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2293, "Algorithm": "z_fake_alg1793", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.7, "LUTs": 2527, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2294, "Algorithm": "a_fake_alg1794", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.5, "LUTs": 1026, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2295, "Algorithm": "b_fake_alg1795", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 165.7, "LUTs": 2012, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2296, "Algorithm": "c_fake_alg1796", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 148.7, "LUTs": 1112, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2297, "Algorithm": "d_fake_alg1797", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 147.6, "LUTs": 2953, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2298, "Algorithm": "e_fake_alg1798", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 51.8, "LUTs": 1157, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2299, "Algorithm": "f_fake_alg1799", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 78.4, "LUTs": 2228, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2300, "Algorithm": "g_fake_alg1800", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 195.8, "LUTs": 2126, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2301, "Algorithm": "h_fake_alg1801", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 161.5, "LUTs": 1670, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2302, "Algorithm": "i_fake_alg1802", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 229.3, "LUTs": 2495, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2303, "Algorithm": "j_fake_alg1803", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 264.1, "LUTs": 1802, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2304, "Algorithm": "k_fake_alg1804", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.5, "LUTs": 2462, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2305, "Algorithm": "l_fake_alg1805", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.0, "LUTs": 1750, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2306, "Algorithm": "m_fake_alg1806", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.94, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.1, "LUTs": 2956, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2307, "Algorithm": "n_fake_alg1807", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 62.9, "LUTs": 2450, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2308, "Algorithm": "o_fake_alg1808", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.91, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.2, "LUTs": 718, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2309, "Algorithm": "p_fake_alg1809", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.0, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 64.5, "LUTs": 2052, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2310, "Algorithm": "q_fake_alg1810", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 231.5, "LUTs": 1124, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2311, "Algorithm": "r_fake_alg1811", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 180.5, "LUTs": 2148, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2312, "Algorithm": "s_fake_alg1812", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 151.1, "LUTs": 846, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2313, "Algorithm": "t_fake_alg1813", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.6, "LUTs": 2236, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2314, "Algorithm": "u_fake_alg1814", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 277.5, "LUTs": 1887, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2315, "Algorithm": "v_fake_alg1815", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 156.3, "LUTs": 1226, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2316, "Algorithm": "w_fake_alg1816", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 200.5, "LUTs": 1128, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2317, "Algorithm": "x_fake_alg1817", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.14, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 98.1, "LUTs": 2035, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2318, "Algorithm": "y_fake_alg1818", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.19, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 58.3, "LUTs": 1298, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2319, "Algorithm": "z_fake_alg1819", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 284.1, "LUTs": 2795, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2320, "Algorithm": "a_fake_alg1820", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.2, "LUTs": 1276, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2321, "Algorithm": "b_fake_alg1821", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.3, "LUTs": 2400, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2322, "Algorithm": "c_fake_alg1822", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.5, "LUTs": 2739, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2323, "Algorithm": "d_fake_alg1823", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.0, "LUTs": 1736, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2324, "Algorithm": "e_fake_alg1824", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.99, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 94.0, "LUTs": 2813, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2325, "Algorithm": "f_fake_alg1825", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.2, "LUTs": 2569, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2326, "Algorithm": "g_fake_alg1826", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 74.0, "LUTs": 1504, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2327, "Algorithm": "h_fake_alg1827", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 63.6, "LUTs": 1546, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2328, "Algorithm": "i_fake_alg1828", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.95, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.4, "LUTs": 2260, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2329, "Algorithm": "j_fake_alg1829", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 134.3, "LUTs": 1467, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2330, "Algorithm": "k_fake_alg1830", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 247.5, "LUTs": 2915, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2331, "Algorithm": "l_fake_alg1831", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 186.0, "LUTs": 2183, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2332, "Algorithm": "m_fake_alg1832", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 162.7, "LUTs": 1268, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2333, "Algorithm": "n_fake_alg1833", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.4, "LUTs": 1374, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2334, "Algorithm": "o_fake_alg1834", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.7, "LUTs": 2226, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2335, "Algorithm": "p_fake_alg1835", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 173.2, "LUTs": 2359, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2336, "Algorithm": "q_fake_alg1836", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 6.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.3, "LUTs": 2819, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2337, "Algorithm": "r_fake_alg1837", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.0, "LUTs": 737, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2338, "Algorithm": "s_fake_alg1838", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.0, "LUTs": 2478, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2339, "Algorithm": "t_fake_alg1839", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.3, "LUTs": 2295, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2340, "Algorithm": "u_fake_alg1840", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.25, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 235.1, "LUTs": 2552, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2341, "Algorithm": "v_fake_alg1841", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 203.7, "LUTs": 2531, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2342, "Algorithm": "w_fake_alg1842", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.34, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 146.3, "LUTs": 742, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2343, "Algorithm": "x_fake_alg1843", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.1, "LUTs": 1412, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2344, "Algorithm": "y_fake_alg1844", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.8, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.0, "LUTs": 1181, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2345, "Algorithm": "z_fake_alg1845", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.5, "LUTs": 1603, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2346, "Algorithm": "a_fake_alg1846", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 232.6, "LUTs": 950, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2347, "Algorithm": "b_fake_alg1847", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.41, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 258.9, "LUTs": 1846, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2348, "Algorithm": "c_fake_alg1848", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 296.4, "LUTs": 2362, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2349, "Algorithm": "d_fake_alg1849", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.1, "LUTs": 943, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2350, "Algorithm": "e_fake_alg1850", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.4, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.6, "LUTs": 1243, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2351, "Algorithm": "f_fake_alg1851", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.84, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.8, "LUTs": 840, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2352, "Algorithm": "g_fake_alg1852", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 55.2, "LUTs": 2127, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2353, "Algorithm": "h_fake_alg1853", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.5, "LUTs": 1489, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2354, "Algorithm": "i_fake_alg1854", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 223.8, "LUTs": 1653, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2355, "Algorithm": "j_fake_alg1855", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 125.4, "LUTs": 2597, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2356, "Algorithm": "k_fake_alg1856", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.0, "LUTs": 2780, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2357, "Algorithm": "l_fake_alg1857", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.93, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.4, "LUTs": 2574, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2358, "Algorithm": "m_fake_alg1858", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.7, "LUTs": 2049, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2359, "Algorithm": "n_fake_alg1859", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 241.2, "LUTs": 915, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2360, "Algorithm": "o_fake_alg1860", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.2, "LUTs": 1306, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2361, "Algorithm": "p_fake_alg1861", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 43.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 226.4, "LUTs": 1219, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2362, "Algorithm": "q_fake_alg1862", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 79.7, "LUTs": 1301, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2363, "Algorithm": "r_fake_alg1863", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 149.2, "LUTs": 1139, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2364, "Algorithm": "s_fake_alg1864", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 265.3, "LUTs": 1224, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2365, "Algorithm": "t_fake_alg1865", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.9, "LUTs": 1694, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2366, "Algorithm": "u_fake_alg1866", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.22, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 119.3, "LUTs": 2538, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2367, "Algorithm": "v_fake_alg1867", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.9, "LUTs": 2193, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2368, "Algorithm": "w_fake_alg1868", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 204.4, "LUTs": 1361, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2369, "Algorithm": "x_fake_alg1869", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.8, "LUTs": 2679, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2370, "Algorithm": "y_fake_alg1870", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.5, "LUTs": 2095, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2371, "Algorithm": "z_fake_alg1871", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 207.5, "LUTs": 1852, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2372, "Algorithm": "a_fake_alg1872", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 45.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 92.5, "LUTs": 2473, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2373, "Algorithm": "b_fake_alg1873", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.18, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 177.9, "LUTs": 2622, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2374, "Algorithm": "c_fake_alg1874", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 20.21, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 204.8, "LUTs": 1195, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2375, "Algorithm": "d_fake_alg1875", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 210.4, "LUTs": 2329, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2376, "Algorithm": "e_fake_alg1876", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 158.1, "LUTs": 1991, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2377, "Algorithm": "f_fake_alg1877", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.3, "LUTs": 1134, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2378, "Algorithm": "g_fake_alg1878", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 96.8, "LUTs": 1742, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2379, "Algorithm": "h_fake_alg1879", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.96, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 133.9, "LUTs": 2098, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2380, "Algorithm": "i_fake_alg1880", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 41.09, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 123.4, "LUTs": 2935, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2381, "Algorithm": "j_fake_alg1881", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.9, "LUTs": 1808, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2382, "Algorithm": "k_fake_alg1882", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 233.7, "LUTs": 2125, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2383, "Algorithm": "l_fake_alg1883", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.58, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.9, "LUTs": 1095, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2384, "Algorithm": "m_fake_alg1884", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 140.0, "LUTs": 2718, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2385, "Algorithm": "n_fake_alg1885", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.7, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 70.3, "LUTs": 896, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2386, "Algorithm": "o_fake_alg1886", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.6, "LUTs": 2214, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2387, "Algorithm": "p_fake_alg1887", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 211.5, "LUTs": 1699, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2388, "Algorithm": "q_fake_alg1888", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.6, "LUTs": 866, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2389, "Algorithm": "r_fake_alg1889", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 199.0, "LUTs": 2038, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2390, "Algorithm": "s_fake_alg1890", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.59, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 80.7, "LUTs": 1455, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2391, "Algorithm": "t_fake_alg1891", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.4, "LUTs": 2700, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2392, "Algorithm": "u_fake_alg1892", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 105.2, "LUTs": 1651, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2393, "Algorithm": "v_fake_alg1893", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.1, "LUTs": 2448, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2394, "Algorithm": "w_fake_alg1894", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 206.4, "LUTs": 2347, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2395, "Algorithm": "x_fake_alg1895", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.3, "LUTs": 883, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2396, "Algorithm": "y_fake_alg1896", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 42.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 144.7, "LUTs": 1337, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2397, "Algorithm": "z_fake_alg1897", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.0, "LUTs": 2006, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2398, "Algorithm": "a_fake_alg1898", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.76, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 295.1, "LUTs": 2097, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2399, "Algorithm": "b_fake_alg1899", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 228.4, "LUTs": 1584, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2400, "Algorithm": "c_fake_alg1900", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.87, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 116.0, "LUTs": 2387, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2401, "Algorithm": "d_fake_alg1901", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 10.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.1, "LUTs": 2511, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2402, "Algorithm": "e_fake_alg1902", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 169.6, "LUTs": 1332, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2403, "Algorithm": "f_fake_alg1903", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.17, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 227.1, "LUTs": 1897, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2404, "Algorithm": "g_fake_alg1904", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 72.0, "LUTs": 2268, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2405, "Algorithm": "h_fake_alg1905", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 293.3, "LUTs": 2847, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2406, "Algorithm": "i_fake_alg1906", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 286.7, "LUTs": 2652, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2407, "Algorithm": "j_fake_alg1907", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 245.2, "LUTs": 2934, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2408, "Algorithm": "k_fake_alg1908", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.64, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 194.9, "LUTs": 2861, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2409, "Algorithm": "l_fake_alg1909", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.04, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.6, "LUTs": 1585, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2410, "Algorithm": "m_fake_alg1910", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.3, "LUTs": 1913, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2411, "Algorithm": "n_fake_alg1911", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.53, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 147.7, "LUTs": 1309, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2412, "Algorithm": "o_fake_alg1912", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.0, "LUTs": 1444, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2413, "Algorithm": "p_fake_alg1913", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 56.8, "LUTs": 1733, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2414, "Algorithm": "q_fake_alg1914", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 49.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 178.0, "LUTs": 1349, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2415, "Algorithm": "r_fake_alg1915", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 130.8, "LUTs": 1206, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2416, "Algorithm": "s_fake_alg1916", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.0, "LUTs": 1533, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2417, "Algorithm": "t_fake_alg1917", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 168.7, "LUTs": 2917, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2418, "Algorithm": "u_fake_alg1918", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.7, "LUTs": 933, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2419, "Algorithm": "v_fake_alg1919", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.31, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 268.9, "LUTs": 1772, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2420, "Algorithm": "w_fake_alg1920", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 33.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 129.9, "LUTs": 2517, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2421, "Algorithm": "x_fake_alg1921", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 97.0, "LUTs": 2180, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2422, "Algorithm": "y_fake_alg1922", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.8, "LUTs": 863, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2423, "Algorithm": "z_fake_alg1923", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.48, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 91.2, "LUTs": 2584, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2424, "Algorithm": "a_fake_alg1924", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.83, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.2, "LUTs": 779, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2425, "Algorithm": "b_fake_alg1925", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.8, "LUTs": 1287, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2426, "Algorithm": "c_fake_alg1926", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 44.85, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 252.1, "LUTs": 1224, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2427, "Algorithm": "d_fake_alg1927", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 9.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 71.1, "LUTs": 2567, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2428, "Algorithm": "e_fake_alg1928", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.37, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 289.5, "LUTs": 1533, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2429, "Algorithm": "f_fake_alg1929", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 141.3, "LUTs": 785, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2430, "Algorithm": "g_fake_alg1930", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.69, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 197.6, "LUTs": 1722, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2431, "Algorithm": "h_fake_alg1931", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.4, "LUTs": 2391, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2432, "Algorithm": "i_fake_alg1932", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.78, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 261.5, "LUTs": 2104, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2433, "Algorithm": "j_fake_alg1933", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.03, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 189.0, "LUTs": 1093, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2434, "Algorithm": "k_fake_alg1934", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.33, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 218.0, "LUTs": 1138, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2435, "Algorithm": "l_fake_alg1935", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.46, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 269.3, "LUTs": 1103, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2436, "Algorithm": "m_fake_alg1936", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.63, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 179.2, "LUTs": 1560, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2437, "Algorithm": "n_fake_alg1937", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 46.52, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 164.2, "LUTs": 2180, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2438, "Algorithm": "o_fake_alg1938", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.74, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 259.8, "LUTs": 2766, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2439, "Algorithm": "p_fake_alg1939", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 191.8, "LUTs": 2311, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2440, "Algorithm": "q_fake_alg1940", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 18.11, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 243.0, "LUTs": 1358, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2441, "Algorithm": "r_fake_alg1941", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 8.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 138.2, "LUTs": 1039, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2442, "Algorithm": "s_fake_alg1942", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 225.6, "LUTs": 1157, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2443, "Algorithm": "t_fake_alg1943", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 36.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 240.8, "LUTs": 2160, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2444, "Algorithm": "u_fake_alg1944", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 22.13, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 255.4, "LUTs": 2733, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2445, "Algorithm": "v_fake_alg1945", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 30.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 139.9, "LUTs": 2886, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2446, "Algorithm": "w_fake_alg1946", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 16.23, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 271.7, "LUTs": 982, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2447, "Algorithm": "x_fake_alg1947", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.27, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 136.8, "LUTs": 2764, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2448, "Algorithm": "y_fake_alg1948", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 50.07, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 84.3, "LUTs": 2349, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2449, "Algorithm": "z_fake_alg1949", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 39.49, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.2, "LUTs": 821, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2450, "Algorithm": "a_fake_alg1950", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 219.9, "LUTs": 2107, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2451, "Algorithm": "b_fake_alg1951", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 5.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 88.4, "LUTs": 2464, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2452, "Algorithm": "c_fake_alg1952", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 24.89, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 273.6, "LUTs": 1968, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2453, "Algorithm": "d_fake_alg1953", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 23.26, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 257.5, "LUTs": 2861, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2454, "Algorithm": "e_fake_alg1954", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 28.43, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 260.0, "LUTs": 2790, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2455, "Algorithm": "f_fake_alg1955", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.77, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 81.5, "LUTs": 1811, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2456, "Algorithm": "g_fake_alg1956", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.9, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 192.0, "LUTs": 1739, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2457, "Algorithm": "h_fake_alg1957", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 48.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 166.5, "LUTs": 791, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2458, "Algorithm": "i_fake_alg1958", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 35.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 202.5, "LUTs": 1502, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2459, "Algorithm": "j_fake_alg1959", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.08, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 230.5, "LUTs": 1401, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2460, "Algorithm": "k_fake_alg1960", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.28, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 247.6, "LUTs": 2635, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2461, "Algorithm": "l_fake_alg1961", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 11.42, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 103.8, "LUTs": 925, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2462, "Algorithm": "m_fake_alg1962", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.71, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 264.0, "LUTs": 1145, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2463, "Algorithm": "n_fake_alg1963", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 32.68, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 104.7, "LUTs": 1345, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2464, "Algorithm": "o_fake_alg1964", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 17.66, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 85.6, "LUTs": 787, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2465, "Algorithm": "p_fake_alg1965", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 31.62, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 63.3, "LUTs": 2476, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2466, "Algorithm": "q_fake_alg1966", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.39, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 118.4, "LUTs": 757, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2467, "Algorithm": "r_fake_alg1967", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 19.65, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 109.7, "LUTs": 1790, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2468, "Algorithm": "s_fake_alg1968", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.47, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 100.0, "LUTs": 2595, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2469, "Algorithm": "t_fake_alg1969", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.3, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 278.0, "LUTs": 1689, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2470, "Algorithm": "u_fake_alg1970", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.45, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 122.3, "LUTs": 800, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2471, "Algorithm": "v_fake_alg1971", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 52.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 270.7, "LUTs": 1549, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2472, "Algorithm": "w_fake_alg1972", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.51, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 170.6, "LUTs": 2984, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2473, "Algorithm": "x_fake_alg1973", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 38.75, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 59.6, "LUTs": 2511, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2474, "Algorithm": "y_fake_alg1974", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.92, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 73.5, "LUTs": 1624, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2475, "Algorithm": "z_fake_alg1975", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 25.06, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 190.1, "LUTs": 2385, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2476, "Algorithm": "a_fake_alg1976", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.32, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 166.3, "LUTs": 2222, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2477, "Algorithm": "b_fake_alg1977", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.2, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 245.0, "LUTs": 2075, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2478, "Algorithm": "c_fake_alg1978", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 51.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 157.7, "LUTs": 2951, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2479, "Algorithm": "d_fake_alg1979", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 15.1, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.1, "LUTs": 1187, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2480, "Algorithm": "e_fake_alg1980", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.01, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 114.4, "LUTs": 2900, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2481, "Algorithm": "f_fake_alg1981", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 40.73, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.8, "LUTs": 834, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2482, "Algorithm": "g_fake_alg1982", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.56, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 217.8, "LUTs": 1938, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2483, "Algorithm": "h_fake_alg1983", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 198.4, "LUTs": 707, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2484, "Algorithm": "i_fake_alg1984", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 54.38, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 262.6, "LUTs": 1007, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2485, "Algorithm": "j_fake_alg1985", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.5, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 153.8, "LUTs": 1023, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2486, "Algorithm": "k_fake_alg1986", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 37.82, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 181.0, "LUTs": 2592, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2487, "Algorithm": "l_fake_alg1987", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.98, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 112.5, "LUTs": 2090, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2488, "Algorithm": "m_fake_alg1988", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.81, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 279.3, "LUTs": 1432, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2489, "Algorithm": "n_fake_alg1989", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 13.16, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 177.6, "LUTs": 1314, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2490, "Algorithm": "o_fake_alg1990", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 14.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 135.3, "LUTs": 2341, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2491, "Algorithm": "p_fake_alg1991", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 26.72, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 128.7, "LUTs": 2439, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2492, "Algorithm": "q_fake_alg1992", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 34.88, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 193.5, "LUTs": 2843, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2493, "Algorithm": "r_fake_alg1993", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 82.9, "LUTs": 2869, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2494, "Algorithm": "s_fake_alg1994", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 7.12, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 205.5, "LUTs": 2338, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2495, "Algorithm": "t_fake_alg1995", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 27.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 248.4, "LUTs": 2902, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2496, "Algorithm": "u_fake_alg1996", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 29.97, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 115.9, "LUTs": 1523, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2497, "Algorithm": "v_fake_alg1997", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 47.15, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 61.6, "LUTs": 1828, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2498, "Algorithm": "w_fake_alg1998", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 21.79, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 242.4, "LUTs": 2520, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}, {"Result ID": 2499, "Algorithm": "x_fake_alg1999", "Key Size (bits)": 128, "Impl Approach": "RTL", "Hardware API": "CAESAR Hardware API v1", "Arch Type": "Basic Iterative", "Primary Opt Target": "Throughput/Area", "(Enc/Auth TP)/LUT (Mbits/s/LUT)": 12.36, "Auth-Only TP (Mbits/s)": "49,421", "Enc/Auth TP (Mbits/s)": "49,421", "Dec/Auth TP (Mbits/s)": "49,421", "Freq (MHz)": 239.5, "LUTs": 1924, "BRAMs": 0, "DSPs": 0, "Primary Designer Affiliation": "CCRG, NTU Singapore", "Primary Designer Name(s)": "Tao Huang", "group": "caesar3r3hp", "Megafunctions or Primitives": "No"}]}