Analysis & Synthesis report for filtros_clasicos
Thu Nov 21 02:00:15 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for instruction_unit:imem|altsyncram:altsyncram_component|altsyncram_2bf1:auto_generated
 17. Source assignments for memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated
 18. Parameter Settings for User Entity Instance: vgaController:vgaCont
 19. Parameter Settings for User Entity Instance: controller_unit:c|condlogic_unit:cl|flopenr:flagreg1
 20. Parameter Settings for User Entity Instance: controller_unit:c|condlogic_unit:cl|flopenr:flagreg0
 21. Parameter Settings for User Entity Instance: datapath:dp|mux2:pcmux
 22. Parameter Settings for User Entity Instance: datapath:dp|flopr:pcreg
 23. Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd1
 24. Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd2
 25. Parameter Settings for User Entity Instance: datapath:dp|mux2:ra1mux
 26. Parameter Settings for User Entity Instance: datapath:dp|mux2:ra2mux
 27. Parameter Settings for User Entity Instance: datapath:dp|mux2:resmux
 28. Parameter Settings for User Entity Instance: datapath:dp|mux2:srcbmux
 29. Parameter Settings for User Entity Instance: instruction_unit:imem|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: memory_unit:mmem|altsyncram:altsyncram_component
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "memory_unit:mmem"
 33. Port Connectivity Checks: "instruction_unit:imem"
 34. Port Connectivity Checks: "datapath:dp|ALU:alu"
 35. Port Connectivity Checks: "datapath:dp|mux2:resmux"
 36. Port Connectivity Checks: "datapath:dp|register_unit:rf"
 37. Port Connectivity Checks: "datapath:dp|mux2:ra1mux"
 38. Port Connectivity Checks: "datapath:dp|adder:pcadd2"
 39. Port Connectivity Checks: "datapath:dp|adder:pcadd1"
 40. Port Connectivity Checks: "datapath:dp"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 21 02:00:15 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; filtros_clasicos                               ;
; Top-level Entity Name           ; filtros_clasicos                               ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 319                                            ;
; Total pins                      ; 71                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,920,992                                      ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; filtros_clasicos   ; filtros_clasicos   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; videoGen.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/videoGen.sv            ;         ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/vgaController.sv       ;         ;
; pll.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/pll.sv                 ;         ;
; filtros_clasicos.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv    ;         ;
; ROMem.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ROMem.mif              ;         ;
; instruction_unit.v               ; yes             ; User Wizard-Generated File       ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/instruction_unit.v     ;         ;
; RAMem.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/RAMem.mif              ;         ;
; memory_unit.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/memory_unit.v          ;         ;
; register_unit.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/register_unit.sv       ;         ;
; decoder_unit.sv                  ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/decoder_unit.sv        ;         ;
; condlogic_unit.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/condlogic_unit.sv      ;         ;
; condcheck_unit.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/condcheck_unit.sv      ;         ;
; controller_unit.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/controller_unit.sv     ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv            ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv                 ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/mux2.sv                ;         ;
; flopr.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/flopr.sv               ;         ;
; flopenr.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/flopenr.sv             ;         ;
; imm_unit.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/imm_unit.sv            ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/adder.sv               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                    ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                  ;         ;
; db/altsyncram_2bf1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_2bf1.tdf ;         ;
; db/altsyncram_gfo2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_gfo2.tdf ;         ;
; db/decode_qma.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/decode_qma.tdf      ;         ;
; db/decode_j2a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/decode_j2a.tdf      ;         ;
; db/mux_ahb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/mux_ahb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 558       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 704       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 384       ;
;     -- 5 input functions                    ; 116       ;
;     -- 4 input functions                    ; 48        ;
;     -- <=3 input functions                  ; 156       ;
;                                             ;           ;
; Dedicated logic registers                   ; 319       ;
;                                             ;           ;
; I/O pins                                    ; 71        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1920992   ;
;                                             ;           ;
; Total DSP Blocks                            ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 310       ;
; Total fan-out                               ; 9446      ;
; Average fan-out                             ; 6.57      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |filtros_clasicos                         ; 704 (1)             ; 319 (0)                   ; 1920992           ; 1          ; 71   ; 0            ; |filtros_clasicos                                                                                                          ; filtros_clasicos ; work         ;
;    |controller_unit:c|                    ; 11 (0)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|controller_unit:c                                                                                        ; controller_unit  ; work         ;
;       |condlogic_unit:cl|                 ; 8 (3)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|controller_unit:c|condlogic_unit:cl                                                                      ; condlogic_unit   ; work         ;
;          |condcheck_unit:cc|              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|controller_unit:c|condlogic_unit:cl|condcheck_unit:cc                                                    ; condcheck_unit   ; work         ;
;          |flopenr:flagreg0|               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|controller_unit:c|condlogic_unit:cl|flopenr:flagreg0                                                     ; flopenr          ; work         ;
;          |flopenr:flagreg1|               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|controller_unit:c|condlogic_unit:cl|flopenr:flagreg1                                                     ; flopenr          ; work         ;
;       |decoder_unit:dec|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|controller_unit:c|decoder_unit:dec                                                                       ; decoder_unit     ; work         ;
;    |datapath:dp|                          ; 475 (16)            ; 274 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp                                                                                              ; datapath         ; work         ;
;       |ALU:alu|                           ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|ALU:alu                                                                                      ; ALU              ; work         ;
;       |adder:pcadd1|                      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|adder:pcadd1                                                                                 ; adder            ; work         ;
;       |adder:pcadd2|                      ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|adder:pcadd2                                                                                 ; adder            ; work         ;
;       |flopr:pcreg|                       ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|flopr:pcreg                                                                                  ; flopr            ; work         ;
;       |mux2:ra1mux|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|mux2:ra1mux                                                                                  ; mux2             ; work         ;
;       |mux2:ra2mux|                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|mux2:ra2mux                                                                                  ; mux2             ; work         ;
;       |mux2:resmux|                       ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|mux2:resmux                                                                                  ; mux2             ; work         ;
;       |mux2:srcbmux|                      ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|mux2:srcbmux                                                                                 ; mux2             ; work         ;
;       |register_unit:rf|                  ; 219 (219)           ; 258 (258)                 ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|datapath:dp|register_unit:rf                                                                             ; register_unit    ; work         ;
;    |instruction_unit:imem|                ; 0 (0)               ; 0 (0)                     ; 992               ; 0          ; 0    ; 0            ; |filtros_clasicos|instruction_unit:imem                                                                                    ; instruction_unit ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 992               ; 0          ; 0    ; 0            ; |filtros_clasicos|instruction_unit:imem|altsyncram:altsyncram_component                                                    ; altsyncram       ; work         ;
;          |altsyncram_2bf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 992               ; 0          ; 0    ; 0            ; |filtros_clasicos|instruction_unit:imem|altsyncram:altsyncram_component|altsyncram_2bf1:auto_generated                     ; altsyncram_2bf1  ; work         ;
;    |memory_unit:mmem|                     ; 186 (0)             ; 20 (0)                    ; 1920000           ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem                                                                                         ; memory_unit      ; work         ;
;       |altsyncram:altsyncram_component|   ; 186 (0)             ; 20 (0)                    ; 1920000           ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component                                                         ; altsyncram       ; work         ;
;          |altsyncram_gfo2:auto_generated| ; 186 (0)             ; 20 (20)                   ; 1920000           ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated                          ; altsyncram_gfo2  ; work         ;
;             |decode_j2a:rden_decode_a|    ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|decode_j2a:rden_decode_a ; decode_j2a       ; work         ;
;             |decode_j2a:rden_decode_b|    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|decode_j2a:rden_decode_b ; decode_j2a       ; work         ;
;             |decode_qma:decode2|          ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|decode_qma:decode2       ; decode_qma       ; work         ;
;             |mux_ahb:mux4|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|mux_ahb:mux4             ; mux_ahb          ; work         ;
;             |mux_ahb:mux5|                ; 88 (88)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|mux_ahb:mux5             ; mux_ahb          ; work         ;
;    |pll:vgapll|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|pll:vgapll                                                                                               ; pll              ; work         ;
;    |vgaController:vgaCont|                ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |filtros_clasicos|vgaController:vgaCont                                                                                    ; vgaController    ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------+
; Name                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF       ;
+-------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------+
; instruction_unit:imem|altsyncram:altsyncram_component|altsyncram_2bf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 32           ; 32           ; --           ; --           ; 1024    ; ROMem.mif ;
; memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|ALTSYNCRAM      ; AUTO ; True Dual Port ; 240000       ; 8            ; 240000       ; 8            ; 1920000 ; RAMem.mif ;
+-------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-----------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+--------------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |filtros_clasicos|instruction_unit:imem ; instruction_unit.v ;
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |filtros_clasicos|memory_unit:mmem      ; memory_unit.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+--------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; datapath:dp|ALU:alu|flags[2]                           ;   ;
; datapath:dp|ALU:alu|flags[3]                           ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; datapath:dp|register_unit:rf|register~19  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~20  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~21  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~22  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~23  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~24  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~25  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~26  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~27  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~28  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~29  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~30  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~31  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~51  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~52  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~53  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~54  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~55  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~56  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~57  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~58  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~59  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~60  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~61  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~62  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~63  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~83  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~84  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~85  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~86  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~87  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~88  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~89  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~90  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~91  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~92  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~93  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~94  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~95  ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~115 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~116 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~117 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~118 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~119 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~120 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~121 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~122 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~123 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~124 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~125 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~126 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~127 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~147 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~148 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~149 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~150 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~151 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~152 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~153 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~154 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~155 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~156 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~157 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~158 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~159 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~179 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~180 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~181 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~182 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~183 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~184 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~185 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~186 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~187 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~188 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~189 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~190 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~191 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~211 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~212 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~213 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~214 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~215 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~216 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~217 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~218 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~219 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~220 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~221 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~222 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~223 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~243 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~244 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~245 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~246 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~247 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~248 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~249 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~250 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~251 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~252 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~253 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~254 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~255 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~275 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~276 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~277 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~278 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~279 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~280 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~281 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~282 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~283 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~284 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~285 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~286 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~287 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~307 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~308 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~309 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~310 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~311 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~312 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~313 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~314 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~315 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~316 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~317 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~318 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~319 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~339 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~340 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~341 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~342 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~343 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~344 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~345 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~346 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~347 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~348 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~349 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~350 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~351 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~371 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~372 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~373 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~374 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~375 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~376 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~377 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~378 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~379 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~380 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~381 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~382 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~383 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~403 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~404 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~405 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~406 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~407 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~408 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~409 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~410 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~411 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~412 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~413 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~414 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~415 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~435 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~436 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~437 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~438 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~439 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~440 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~441 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~442 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~443 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~444 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~445 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~446 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~447 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~467 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~468 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~469 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~470 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~471 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~472 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~473 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~474 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~475 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~476 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~477 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~478 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~479 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~499 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~500 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~501 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~502 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~503 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~504 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~505 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~506 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~507 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~508 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~509 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~510 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~511 ; Lost fanout                            ;
; datapath:dp|register_unit:rf|register~16  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~48  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~80  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~112 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~144 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~176 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~208 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~240 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~272 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~304 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~336 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~368 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~432 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~464 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~496 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~17  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~49  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~81  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~113 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~145 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~177 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~209 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~241 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~273 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~305 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~337 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~369 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~433 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~465 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~497 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~18  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~50  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~82  ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~114 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~146 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~178 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~210 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~242 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~274 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~306 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~338 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~370 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~402 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~434 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~466 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|register_unit:rf|register~498 ; Stuck at GND due to stuck port data_in ;
; datapath:dp|flopr:pcreg|q[16..31]         ; Lost fanout                            ;
; Total Number of Removed Registers = 270   ;                                        ;
+-------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                        ;
+-------------------------------+--------------------+---------------------------------------------------------------+
; Register name                 ; Reason for Removal ; Registers Removed due to This Register                        ;
+-------------------------------+--------------------+---------------------------------------------------------------+
; datapath:dp|flopr:pcreg|q[31] ; Lost Fanouts       ; datapath:dp|flopr:pcreg|q[30], datapath:dp|flopr:pcreg|q[29], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[28], datapath:dp|flopr:pcreg|q[27], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[26], datapath:dp|flopr:pcreg|q[25], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[24], datapath:dp|flopr:pcreg|q[23], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[22], datapath:dp|flopr:pcreg|q[21], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[20], datapath:dp|flopr:pcreg|q[19], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[18], datapath:dp|flopr:pcreg|q[17], ;
;                               ;                    ; datapath:dp|flopr:pcreg|q[16]                                 ;
+-------------------------------+--------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 319   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|mux2:srcbmux|y[0]                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|mux2:srcbmux|y[6]                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|ALU:alu|Mux0                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|mux2:srcbmux|y[17]                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|mux2:srcbmux|y[14]                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|mux2:srcbmux|y[11]                                                                                    ;
; 29:1               ; 8 bits    ; 152 LEs       ; 152 LEs              ; 0 LEs                  ; No         ; |filtros_clasicos|memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|mux_ahb:mux5|l5_w2_n0_mux_dataout ;
; 30:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |filtros_clasicos|datapath:dp|mux2:resmux|y[6]                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for instruction_unit:imem|altsyncram:altsyncram_component|altsyncram_2bf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vgaCont ;
+----------------+------------+--------------------------------------+
; Parameter Name ; Value      ; Type                                 ;
+----------------+------------+--------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                      ;
; HFP            ; 0000010000 ; Unsigned Binary                      ;
; HSYN           ; 0001100000 ; Unsigned Binary                      ;
; HBP            ; 0000110000 ; Unsigned Binary                      ;
; HMAX           ; 1100100000 ; Unsigned Binary                      ;
; VBP            ; 0000100001 ; Unsigned Binary                      ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                      ;
; VFP            ; 0000001010 ; Unsigned Binary                      ;
; VSYN           ; 0000000010 ; Unsigned Binary                      ;
; VMAX           ; 1000001101 ; Unsigned Binary                      ;
+----------------+------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller_unit:c|condlogic_unit:cl|flopenr:flagreg1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller_unit:c|condlogic_unit:cl|flopenr:flagreg0 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:pcreg ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|adder:pcadd2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:ra1mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:ra2mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:resmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instruction_unit:imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ROMem.mif            ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_2bf1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_unit:mmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 240000               ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                    ;
; NUMWORDS_B                         ; 240000               ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; RAMem.mif            ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_gfo2      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; instruction_unit:imem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; memory_unit:mmem|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 240000                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 240000                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_unit:mmem"                                                                                                                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (18 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data_a    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; q_a       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND.             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_unit:imem"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|ALU:alu"                                                                                                                                                       ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Result ; Output ; Warning  ; Output or bidir port (18 bits) is smaller than the port expression (32 bits) it drives.  The 14 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux2:resmux" ;
+-----------+-------+----------+----------------------+
; Port      ; Type  ; Severity ; Details              ;
+-----------+-------+----------+----------------------+
; d1[31..8] ; Input ; Info     ; Stuck at GND         ;
+-----------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|register_unit:rf"                                                                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wd3  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r15  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux2:ra1mux" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; d1   ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|adder:pcadd2"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; y[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|adder:pcadd1" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; b[31..1] ; Input ; Info     ; Stuck at GND           ;
; b[0]     ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                                                                 ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                          ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; pc[31..5]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; ALUResult        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (18 bits) it drives; bit(s) "ALUResult[31..18]" have no fanouts ;
; WriteData[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 319                         ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 258                         ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 705                         ;
;     arith             ; 106                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 23                          ;
;     normal            ; 599                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 93                          ;
;         6 data inputs ; 384                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 71                          ;
; stratixv_ram_block    ; 271                         ;
;                       ;                             ;
; Max LUT depth         ; 9.40                        ;
; Average LUT depth     ; 5.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Nov 21 02:00:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filtros_clasicos -c filtros_clasicos
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/videoGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filtros_clasicos.sv
    Info (12023): Found entity 1: filtros_clasicos File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filtros_clasicos_tb.sv
    Info (12023): Found entity 1: filtros_clasicos_tb File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instruction_unit.v
    Info (12023): Found entity 1: instruction_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/instruction_unit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory_unit.v
    Info (12023): Found entity 1: memory_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/memory_unit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file register_unit.sv
    Info (12023): Found entity 1: register_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/register_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder_unit.sv
    Info (12023): Found entity 1: decoder_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/decoder_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic_unit.sv
    Info (12023): Found entity 1: condlogic_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/condlogic_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck_unit.sv
    Info (12023): Found entity 1: condcheck_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/condcheck_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller_unit.sv
    Info (12023): Found entity 1: controller_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/controller_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imm_unit.sv
    Info (12023): Found entity 1: imm_unit File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/imm_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/adder.sv Line: 1
Info (12127): Elaborating entity "filtros_clasicos" for the top level hierarchy
Warning (10034): Output port "q_b" at filtros_clasicos.sv(6) has no driver File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgapll" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 35
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vgaCont" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 46
Info (12128): Elaborating entity "videoGen" for hierarchy "videoGen:vgaVideoGen" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 55
Info (12128): Elaborating entity "controller_unit" for hierarchy "controller_unit:c" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 71
Info (12128): Elaborating entity "decoder_unit" for hierarchy "controller_unit:c|decoder_unit:dec" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/controller_unit.sv Line: 34
Info (12128): Elaborating entity "condlogic_unit" for hierarchy "controller_unit:c|condlogic_unit:cl" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/controller_unit.sv Line: 48
Info (12128): Elaborating entity "flopenr" for hierarchy "controller_unit:c|condlogic_unit:cl|flopenr:flagreg1" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/condlogic_unit.sv Line: 25
Info (12128): Elaborating entity "condcheck_unit" for hierarchy "controller_unit:c|condlogic_unit:cl|condcheck_unit:cc" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/condlogic_unit.sv Line: 39
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 90
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:pcmux" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 29
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:pcreg" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 30
Info (12128): Elaborating entity "adder" for hierarchy "datapath:dp|adder:pcadd1" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 31
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:ra1mux" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 34
Info (12128): Elaborating entity "register_unit" for hierarchy "datapath:dp|register_unit:rf" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 46
Info (12128): Elaborating entity "imm_unit" for hierarchy "datapath:dp|imm_unit:ext" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 52
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:dp|ALU:alu" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 61
Warning (10230): Verilog HDL assignment warning at ALU.sv(18): truncated value with size 32 to match size of target (19) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 18
Warning (10230): Verilog HDL assignment warning at ALU.sv(24): truncated value with size 32 to match size of target (19) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 24
Warning (10230): Verilog HDL assignment warning at ALU.sv(29): truncated value with size 32 to match size of target (18) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 29
Warning (10230): Verilog HDL assignment warning at ALU.sv(30): truncated value with size 32 to match size of target (18) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 30
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(16): inferring latch(es) for variable "temp_carry", which holds its previous value in one or more paths through the always construct File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 16
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(16): inferring latch(es) for variable "temp_overflow", which holds its previous value in one or more paths through the always construct File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 16
Info (10041): Inferred latch for "flags[3]" at ALU.sv(25) File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/ALU.sv Line: 25
Info (12128): Elaborating entity "instruction_unit" for hierarchy "instruction_unit:imem" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "instruction_unit:imem|altsyncram:altsyncram_component" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/instruction_unit.v Line: 82
Info (12130): Elaborated megafunction instantiation "instruction_unit:imem|altsyncram:altsyncram_component" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/instruction_unit.v Line: 82
Info (12133): Instantiated megafunction "instruction_unit:imem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/instruction_unit.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2bf1.tdf
    Info (12023): Found entity 1: altsyncram_2bf1 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_2bf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2bf1" for hierarchy "instruction_unit:imem|altsyncram:altsyncram_component|altsyncram_2bf1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "memory_unit" for hierarchy "memory_unit:mmem" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_unit:mmem|altsyncram:altsyncram_component" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/memory_unit.v Line: 98
Info (12130): Elaborated megafunction instantiation "memory_unit:mmem|altsyncram:altsyncram_component" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/memory_unit.v Line: 98
Info (12133): Instantiated megafunction "memory_unit:mmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/memory_unit.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "240000"
    Info (12134): Parameter "numwords_b" = "240000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfo2.tdf
    Info (12023): Found entity 1: altsyncram_gfo2 File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_gfo2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_gfo2" for hierarchy "memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qma.tdf
    Info (12023): Found entity 1: decode_qma File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/decode_qma.tdf Line: 23
Info (12128): Elaborating entity "decode_qma" for hierarchy "memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|decode_qma:decode2" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_gfo2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_j2a.tdf
    Info (12023): Found entity 1: decode_j2a File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/decode_j2a.tdf Line: 23
Info (12128): Elaborating entity "decode_j2a" for hierarchy "memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|decode_j2a:rden_decode_a" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_gfo2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "memory_unit:mmem|altsyncram:altsyncram_component|altsyncram_gfo2:auto_generated|mux_ahb:mux4" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_gfo2.tdf Line: 55
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "datapath:dp|ALUResult[31]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[30]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[29]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[28]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[27]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[26]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[25]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[24]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[23]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[22]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[21]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[20]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[19]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
    Warning (12110): Net "datapath:dp|ALUResult[18]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/datapath.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData[31]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[30]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[29]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[28]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[27]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[26]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[25]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[24]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[23]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[22]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[21]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[20]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[19]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[18]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[17]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[16]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[15]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[14]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[13]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[12]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[11]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[10]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[9]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[8]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData[31]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[30]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[29]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[28]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[27]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[26]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[25]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[24]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[23]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[22]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[21]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[20]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[19]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[18]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[17]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[16]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[15]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[14]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[13]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[12]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[11]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[10]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[9]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[8]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData[31]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[30]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[29]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[28]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[27]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[26]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[25]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[24]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[23]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[22]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[21]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[20]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[19]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[18]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[17]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[16]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[15]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[14]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[13]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[12]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[11]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[10]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[9]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[8]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData[31]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[30]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[29]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[28]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[27]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[26]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[25]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[24]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[23]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[22]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[21]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[20]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[19]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[18]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[17]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[16]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[15]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[14]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[13]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[12]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[11]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[10]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[9]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[8]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ReadData[31]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[30]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[29]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[28]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[27]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[26]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[25]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[24]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[23]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[22]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[21]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[20]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[19]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[18]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[17]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[16]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[15]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[14]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[13]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[12]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[11]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[10]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[9]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
    Warning (12110): Net "ReadData[8]" is missing source, defaulting to GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 29
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "instruction_unit:imem|altsyncram:altsyncram_component|altsyncram_2bf1:auto_generated|q_a[21]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/altsyncram_2bf1.tdf Line: 497
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "datapath:dp|register_unit:rf|register" is uninferred due to asynchronous read logic File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/register_unit.sv Line: 12
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/db/filtros_clasicos.ram0_register_unit_87ca6dca.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "q_b[0]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[1]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[2]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[3]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[4]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[5]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[6]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
    Warning (13410): Pin "q_b[7]" is stuck at GND File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (17049): 224 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/output_files/filtros_clasicos.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 32 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "address[0]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[1]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[2]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[3]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[4]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[5]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[6]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[7]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[8]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[9]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[10]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[11]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[12]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[13]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[14]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[15]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[16]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[17]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[18]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[19]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[20]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[21]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[22]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[23]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[24]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[25]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[26]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[27]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[28]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[29]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[30]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
    Warning (15610): No output dependent on input pin "address[31]" File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/filtros_clasicos.sv Line: 4
Info (21057): Implemented 1337 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 994 logic cells
    Info (21064): Implemented 271 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 4922 megabytes
    Info: Processing ended: Thu Nov 21 02:00:15 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/ProyectoFinal/output_files/filtros_clasicos.map.smsg.


