Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 19 21:31:31 2024
| Host         : DESKTOP-L18CUH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_system_timing_summary_routed.rpt -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.146        0.000                      0                  423        0.105        0.000                      0                  423        4.500        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.146        0.000                      0                  423        0.105        0.000                      0                  423        4.500        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.529ns  (logic 0.583ns (38.127%)  route 0.946ns (61.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.707    10.309    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.459    10.768 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.340    11.108    U_SPI/SCLK_OBUF
    SLICE_X6Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.232 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.606    11.838    U_SPI/CntOut0
    SLICE_X8Y108         FDCE                                         r  U_SPI/CntOut_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.929    U_SPI/CLK_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  U_SPI/CntOut_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Setup_fdce_C_CE)      -0.169    14.984    U_SPI/CntOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.529ns  (logic 0.583ns (38.127%)  route 0.946ns (61.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.707    10.309    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.459    10.768 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.340    11.108    U_SPI/SCLK_OBUF
    SLICE_X6Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.232 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.606    11.838    U_SPI/CntOut0
    SLICE_X8Y108         FDCE                                         r  U_SPI/CntOut_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.929    U_SPI/CLK_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  U_SPI/CntOut_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Setup_fdce_C_CE)      -0.169    14.984    U_SPI/CntOut_reg[1]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.529ns  (logic 0.583ns (38.127%)  route 0.946ns (61.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.707    10.309    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.459    10.768 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.340    11.108    U_SPI/SCLK_OBUF
    SLICE_X6Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.232 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.606    11.838    U_SPI/CntOut0
    SLICE_X8Y108         FDCE                                         r  U_SPI/CntOut_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.929    U_SPI/CLK_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  U_SPI/CntOut_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Setup_fdce_C_CE)      -0.169    14.984    U_SPI/CntOut_reg[2]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.529ns  (logic 0.583ns (38.127%)  route 0.946ns (61.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.707    10.309    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.459    10.768 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.340    11.108    U_SPI/SCLK_OBUF
    SLICE_X6Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.232 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.606    11.838    U_SPI/CntOut0
    SLICE_X8Y108         FDPE                                         r  U_SPI/CntOut_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.929    U_SPI/CLK_IBUF_BUFG
    SLICE_X8Y108         FDPE                                         r  U_SPI/CntOut_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDPE (Setup_fdpe_C_CE)      -0.169    14.984    U_SPI/CntOut_reg[3]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 U_SPI/FC_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/SCLK_Out_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.779ns (48.029%)  route 0.843ns (51.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.707     5.309    U_SPI/CLK_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  U_SPI/FC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.478     5.787 r  U_SPI/FC_reg/Q
                         net (fo=4, routed)           0.843     6.630    U_SPI/FC__0
    SLICE_X5Y108         LUT4 (Prop_lut4_I0_O)        0.301     6.931 r  U_SPI/SCLK_Out_i_1/O
                         net (fo=1, routed)           0.000     6.931    U_SPI/SCLK_Out_i_1_n_0
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.586    10.008    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    10.284    
                         clock uncertainty           -0.035    10.249    
    SLICE_X5Y108         FDCE (Setup_fdce_C_D)        0.032    10.281    U_SPI/SCLK_Out_reg
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/BUSY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.394ns  (logic 0.583ns (41.827%)  route 0.811ns (58.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 10.309 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.707    10.309    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.459    10.768 r  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.621    11.389    U_SPI/SCLK_OBUF
    SLICE_X6Y108         LUT5 (Prop_lut5_I3_O)        0.124    11.513 r  U_SPI/BUSY_i_1__0/O
                         net (fo=1, routed)           0.190    11.703    U_SPI/BUSY_i_1__0_n_0
    SLICE_X7Y108         FDCE                                         r  U_SPI/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.586    15.008    U_SPI/CLK_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  U_SPI/BUSY_reg/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y108         FDCE (Setup_fdce_C_D)       -0.067    15.182    U_SPI/BUSY_reg
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 u_rx/RDM_Out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/RDB_Out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.145ns (27.244%)  route 3.058ns (72.756%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.632     5.234    u_rx/CLK_IBUF_BUFG
    SLICE_X10Y101        FDCE                                         r  u_rx/RDM_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.478     5.712 r  u_rx/RDM_Out_reg[7]/Q
                         net (fo=4, routed)           1.136     6.848    u_rx/RDM_Out[7]
    SLICE_X11Y100        LUT3 (Prop_lut3_I1_O)        0.295     7.143 r  u_rx/RDB_Out[10]_i_13/O
                         net (fo=2, routed)           0.816     7.959    u_rx/RDB_Out[10]_i_13_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I0_O)        0.124     8.083 r  u_rx/RDB_Out[10]_i_7/O
                         net (fo=1, routed)           0.655     8.739    u_rx/RDB_Out[10]_i_7_n_0
    SLICE_X10Y101        LUT6 (Prop_lut6_I1_O)        0.124     8.863 r  u_rx/RDB_Out[10]_i_3/O
                         net (fo=1, routed)           0.450     9.313    u_rx/RDB_Out[10]_i_3_n_0
    SLICE_X8Y100         LUT4 (Prop_lut4_I0_O)        0.124     9.437 r  u_rx/RDB_Out[10]_i_2/O
                         net (fo=1, routed)           0.000     9.437    u_rx/RDB_Out[10]
    SLICE_X8Y100         FDCE                                         r  u_rx/RDB_Out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.509    14.931    u_rx/CLK_IBUF_BUFG
    SLICE_X8Y100         FDCE                                         r  u_rx/RDB_Out_reg[10]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y100         FDCE (Setup_fdce_C_D)        0.079    15.234    u_rx/RDB_Out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 U_OLED/FSM_onehot_state_cfg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/FSM_sequential_state_dec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 1.014ns (25.431%)  route 2.973ns (74.569%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.709     5.311    U_OLED/CLK_IBUF_BUFG
    SLICE_X6Y102         FDCE                                         r  U_OLED/FSM_onehot_state_cfg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.518     5.829 r  U_OLED/FSM_onehot_state_cfg_reg[2]/Q
                         net (fo=5, routed)           1.051     6.880    U_OLED/NEW_DAT_config
    SLICE_X4Y103         LUT5 (Prop_lut5_I0_O)        0.124     7.004 r  U_OLED/DATA_TX_reg[8]_i_3/O
                         net (fo=1, routed)           0.430     7.434    U_OLED/DATA_TX_reg[8]_i_3_n_0
    SLICE_X4Y102         LUT4 (Prop_lut4_I3_O)        0.124     7.558 r  U_OLED/DATA_TX_reg[8]_i_1/O
                         net (fo=10, routed)          1.000     8.559    U_OLED/DATA_TX_OK
    SLICE_X8Y105         LUT5 (Prop_lut5_I1_O)        0.124     8.683 r  U_OLED/FSM_sequential_state_dec[2]_i_2/O
                         net (fo=3, routed)           0.492     9.175    U_OLED/FSM_sequential_state_dec[2]_i_2_n_0
    SLICE_X10Y105        LUT5 (Prop_lut5_I4_O)        0.124     9.299 r  U_OLED/FSM_sequential_state_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     9.299    U_OLED/FSM_sequential_state_dec[0]_i_1_n_0
    SLICE_X10Y105        FDCE                                         r  U_OLED/FSM_sequential_state_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.511    14.933    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  U_OLED/FSM_sequential_state_dec_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y105        FDCE (Setup_fdce_C_D)        0.077    15.234    U_OLED/FSM_sequential_state_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U_OLED/FSM_sequential_state_dec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/FSM_onehot_std_2_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.890ns (23.739%)  route 2.859ns (76.261%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.631     5.233    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  U_OLED/FSM_sequential_state_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  U_OLED/FSM_sequential_state_dec_reg[0]/Q
                         net (fo=15, routed)          1.137     6.889    U_OLED/state_dec[0]
    SLICE_X9Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.013 r  U_OLED/i__i_1/O
                         net (fo=5, routed)           0.789     7.801    U_OLED/END_TX
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     7.925 r  U_OLED/FSM_onehot_std_2[7]_i_2/O
                         net (fo=1, routed)           0.438     8.363    U_OLED/FSM_onehot_std_2[7]_i_2_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.487 r  U_OLED/FSM_onehot_std_2[7]_i_1/O
                         net (fo=8, routed)           0.495     8.982    U_OLED/FSM_onehot_std_2[7]_i_1_n_0
    SLICE_X4Y105         FDPE                                         r  U_OLED/FSM_onehot_std_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.587    15.009    U_OLED/CLK_IBUF_BUFG
    SLICE_X4Y105         FDPE                                         r  U_OLED/FSM_onehot_std_2_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDPE (Setup_fdpe_C_CE)      -0.205    15.028    U_OLED/FSM_onehot_std_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U_OLED/FSM_sequential_state_dec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/FSM_onehot_std_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.890ns (23.739%)  route 2.859ns (76.261%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.631     5.233    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  U_OLED/FSM_sequential_state_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.518     5.751 r  U_OLED/FSM_sequential_state_dec_reg[0]/Q
                         net (fo=15, routed)          1.137     6.889    U_OLED/state_dec[0]
    SLICE_X9Y104         LUT3 (Prop_lut3_I1_O)        0.124     7.013 r  U_OLED/i__i_1/O
                         net (fo=5, routed)           0.789     7.801    U_OLED/END_TX
    SLICE_X4Y104         LUT5 (Prop_lut5_I0_O)        0.124     7.925 r  U_OLED/FSM_onehot_std_2[7]_i_2/O
                         net (fo=1, routed)           0.438     8.363    U_OLED/FSM_onehot_std_2[7]_i_2_n_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I0_O)        0.124     8.487 r  U_OLED/FSM_onehot_std_2[7]_i_1/O
                         net (fo=8, routed)           0.495     8.982    U_OLED/FSM_onehot_std_2[7]_i_1_n_0
    SLICE_X4Y105         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.587    15.009    U_OLED/CLK_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y105         FDCE (Setup_fdce_C_CE)      -0.205    15.028    U_OLED/FSM_onehot_std_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.826%)  route 0.204ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y105         FDCE                                         r  U_OLED/cnt_pix_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_OLED/cnt_pix_reg_rep[5]/Q
                         net (fo=1, routed)           0.204     1.834    U_OLED/cnt_pix__0[5]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.729    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.621%)  route 0.206ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y105         FDCE                                         r  U_OLED/cnt_pix_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_OLED/cnt_pix_reg_rep[3]/Q
                         net (fo=1, routed)           0.206     1.836    U_OLED/cnt_pix__0[3]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y105         FDCE                                         r  U_OLED/cnt_pix_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_OLED/cnt_pix_reg_rep[4]/Q
                         net (fo=1, routed)           0.211     1.840    U_OLED/cnt_pix__0[4]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.729    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.599     1.518    U_DISP/CLK_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  U_DISP/RDOut_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_DISP/RDOut_reg[14]/Q
                         net (fo=2, routed)           0.065     1.725    U_DISP/RDOut[14]
    SLICE_X2Y101         FDCE                                         r  U_DISP/RDOut_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.872     2.037    U_DISP/CLK_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  U_DISP/RDOut_reg[22]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.076     1.607    U_DISP/RDOut_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.598     1.517    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  U_DISP/RDOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_DISP/RDOut_reg[19]/Q
                         net (fo=2, routed)           0.056     1.714    U_DISP/RDOut[19]
    SLICE_X1Y103         FDCE                                         r  U_DISP/RDOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.036    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  U_DISP/RDOut_reg[27]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.076     1.593    U_DISP/RDOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.598     1.517    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  U_DISP/RDOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_DISP/RDOut_reg[20]/Q
                         net (fo=2, routed)           0.056     1.714    U_DISP/RDOut[20]
    SLICE_X1Y104         FDCE                                         r  U_DISP/RDOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.036    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  U_DISP/RDOut_reg[28]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.076     1.593    U_DISP/RDOut_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.598     1.517    U_DISP/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  U_DISP/RDOut_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_DISP/RDOut_reg[21]/Q
                         net (fo=2, routed)           0.056     1.714    U_DISP/RDOut[21]
    SLICE_X3Y103         FDCE                                         r  U_DISP/RDOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.036    U_DISP/CLK_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  U_DISP/RDOut_reg[29]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y103         FDCE (Hold_fdce_C_D)         0.076     1.593    U_DISP/RDOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.047%)  route 0.226ns (57.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  U_OLED/cnt_pix_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  U_OLED/cnt_pix_reg_rep[9]/Q
                         net (fo=1, routed)           0.226     1.878    U_OLED/cnt_pix__0[9]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.750    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.598     1.517    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  U_DISP/RDOut_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_DISP/RDOut_reg[23]/Q
                         net (fo=2, routed)           0.067     1.725    U_DISP/RDOut[23]
    SLICE_X1Y103         FDCE                                         r  U_DISP/RDOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.871     2.036    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  U_DISP/RDOut_reg[31]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.078     1.595    U_DISP/RDOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.111%)  route 0.208ns (61.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X9Y105         FDCE                                         r  U_OLED/cnt_pix_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDCE (Prop_fdce_C_Q)         0.128     1.616 r  U_OLED/cnt_pix_reg_rep[8]/Q
                         net (fo=1, routed)           0.208     1.824    U_OLED/cnt_pix__0[8]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.676    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    U_OLED/DOUT_dec_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y102    U_DISP/AND_70_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y102    U_DISP/AND_70_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y87     U_DISP/CntReg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y108    U_DISP/DP_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y87     U_DISP/PROut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y104    U_DISP/RDOut_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y101    U_DISP/RDOut_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y103    U_DISP/RDOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    U_DISP/DP_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y103    U_OLED/DOUT_cfg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y103    U_OLED/DOUT_cfg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y103    U_OLED/DOUT_cfg_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/FSM_onehot_state_cfg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/FSM_onehot_state_cfg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y102    U_OLED/FSM_onehot_state_cfg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y102    U_OLED/FSM_onehot_state_cfg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y102    U_OLED/state_vd_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y107    U_SPI/CntReg_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y102    U_DISP/AND_70_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y102    U_DISP/AND_70_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87     U_DISP/CntReg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87     U_DISP/CntReg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    U_DISP/DP_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    U_DISP/DP_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87     U_DISP/PROut_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y87     U_DISP/PROut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y104    U_DISP/RDOut_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y101    U_DISP/RDOut_reg[10]/C



