Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 14 15:09:26 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file bmeSensor_wrapper_timing_summary_routed.rpt -rpx bmeSensor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bmeSensor_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.506        0.000                      0                10053        0.035        0.000                      0                10053        4.020        0.000                       0                  4138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.506        0.000                      0                10053        0.035        0.000                      0                10053        4.020        0.000                       0                  4138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 1.717ns (22.155%)  route 6.033ns (77.845%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 f  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 f  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 f  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.931     8.589    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.713 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.508     9.221    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.345 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.316     9.661    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.785 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.963    10.748    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.566    12.745    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.254    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 1.717ns (22.218%)  route 6.011ns (77.782%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 f  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 f  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 f  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.931     8.589    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.713 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.508     9.221    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.345 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.313     9.658    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X46Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.782 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.944    10.726    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.566    12.745    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.254    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.717ns (22.273%)  route 5.992ns (77.727%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 f  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 f  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 f  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.931     8.589    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.713 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.508     9.221    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X45Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.345 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.312     9.657    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X46Y72         LUT4 (Prop_lut4_I1_O)        0.124     9.781 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.926    10.707    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.566    12.745    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.254    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 1.593ns (21.095%)  route 5.958ns (78.905%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.931     8.589    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.713 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.608     9.321    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y72         LUT6 (Prop_lut6_I2_O)        0.124     9.445 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_6/O
                         net (fo=2, routed)           1.105    10.549    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/rnext[2]
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.566    12.745    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.254    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 1.965ns (24.982%)  route 5.901ns (75.018%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.946     8.604    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_iic_WREADY
    SLICE_X41Y76         LUT5 (Prop_lut5_I3_O)        0.124     8.728 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.347     9.074    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.325     9.523    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.647 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.503    10.150    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X40Y77         LUT4 (Prop_lut4_I2_O)        0.124    10.274 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4/O
                         net (fo=1, routed)           0.465    10.740    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.124    10.864 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    10.864    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X40Y78         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.467    12.646    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X40Y78         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)        0.029    12.650    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 2.583ns (32.932%)  route 5.260ns (67.068%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.931     8.589    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.713 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.605     9.318    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.442 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0/O
                         net (fo=1, routed)           0.409     9.851    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw[4]_i_6__0_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.507 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.507    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[4]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.841 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.841    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[7]_i_2_n_6
    SLICE_X43Y73         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.464    12.643    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X43Y73         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]/C
                         clock pessimism              0.129    12.772    
                         clock uncertainty           -0.154    12.618    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.062    12.680    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/usedw_reg[6]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.717ns (23.367%)  route 5.631ns (76.633%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.946     8.604    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_iic_WREADY
    SLICE_X41Y76         LUT5 (Prop_lut5_I3_O)        0.124     8.728 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.347     9.074    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.320     9.518    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.642 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.704    10.346    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_2
    SLICE_X40Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.462    12.641    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/ap_clk
    SLICE_X40Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X40Y75         FDRE (Setup_fdre_C_R)       -0.429    12.187    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.717ns (23.367%)  route 5.631ns (76.633%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.946     8.604    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_iic_WREADY
    SLICE_X41Y76         LUT5 (Prop_lut5_I3_O)        0.124     8.728 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.347     9.074    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.320     9.518    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.642 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.704    10.346    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_2
    SLICE_X40Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.462    12.641    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/ap_clk
    SLICE_X40Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X40Y75         FDRE (Setup_fdre_C_R)       -0.429    12.187    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.717ns (23.367%)  route 5.631ns (76.633%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.946     8.604    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/m_axi_iic_WREADY
    SLICE_X41Y76         LUT5 (Prop_lut5_I3_O)        0.124     8.728 f  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.347     9.074    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_4_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.198 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=3, routed)           0.320     9.518    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X39Y76         LUT2 (Prop_lut2_I0_O)        0.124     9.642 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.704    10.346    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_2
    SLICE_X40Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.462    12.641    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/ap_clk
    SLICE_X40Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X40Y75         FDRE (Setup_fdre_C_R)       -0.429    12.187    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.415ns  (logic 1.593ns (21.485%)  route 5.822ns (78.515%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.704     2.998    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/s_axi_aclk
    SLICE_X54Y65         FDRE                                         r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.478     3.476 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg/Q
                         net (fo=2, routed)           1.457     4.933    bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_WrAck2
    SLICE_X34Y67         LUT4 (Prop_lut4_I1_O)        0.295     5.228 r  bmeSensor_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.790     6.018    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.124     6.142 f  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.609     6.751    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.117     6.868 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.459     7.327    bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X30Y76         LUT5 (Prop_lut5_I1_O)        0.331     7.658 r  bmeSensor_i/ps7_0_axi_periph/s01_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.931     8.589    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X40Y72         LUT4 (Prop_lut4_I1_O)        0.124     8.713 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=50, routed)          0.521     9.233    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y72         LUT5 (Prop_lut5_I3_O)        0.124     9.357 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_7/O
                         net (fo=2, routed)           1.055    10.413    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/rnext[1]
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        1.566    12.745    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.229    12.974    
                         clock uncertainty           -0.154    12.820    
    RAMB18_X3Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.254    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  1.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.882%)  route 0.178ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.554     0.890    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X48Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[34]/Q
                         net (fo=2, routed)           0.178     1.195    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg_n_0_[34]
    SLICE_X50Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.819     1.185    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X50Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[35]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.010     1.160    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.857%)  route 0.258ns (61.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.548     0.884    bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y86         FDRE                                         r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  bmeSensor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=2, routed)           0.258     1.306    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X38Y87         SRLC32E                                      r  bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.820     1.186    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y87         SRLC32E                                      r  bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X38Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.260    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[233]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.351%)  route 0.223ns (57.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.551     0.887    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X50Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[233]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[233]/Q
                         net (fo=2, routed)           0.223     1.274    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg_n_0_[233]
    SLICE_X48Y58         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.823     1.189    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X48Y58         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[234]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.072     1.226    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[234]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.803%)  route 0.222ns (61.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.542     0.878    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X52Y77         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[23]/Q
                         net (fo=1, routed)           0.222     1.241    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata_n_68
    SLICE_X43Y77         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.811     1.177    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/ap_clk
    SLICE_X43Y77         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.051     1.193    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.745%)  route 0.211ns (62.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.551     0.887    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X52Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=2, routed)           0.211     1.226    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg_n_0_[5]
    SLICE_X48Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.823     1.189    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X48Y57         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[6]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y57         FDRE (Hold_fdre_C_D)         0.023     1.177    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.655     0.991    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.242    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y103        SRL16E                                       r  bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.929     1.295    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.539%)  route 0.245ns (56.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.552     0.888    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X49Y62         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[222]/Q
                         net (fo=6, routed)           0.245     1.274    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/Q[28]
    SLICE_X52Y61         LUT3 (Prop_lut3_I0_O)        0.048     1.322 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_CS_fsm[223]_i_1/O
                         net (fo=1, routed)           0.000     1.322    bmeSensor_i/bmesensor_0/inst/ap_NS_fsm[223]
    SLICE_X52Y61         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.818     1.184    bmeSensor_i/bmesensor_0/inst/ap_clk
    SLICE_X52Y61         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[223]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.107     1.256    bmeSensor_i/bmesensor_0/inst/ap_CS_fsm_reg[223]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.916%)  route 0.263ns (65.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.539     0.875    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[3]/Q
                         net (fo=1, routed)           0.263     1.278    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata_n_88
    SLICE_X45Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.808     1.174    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/ap_clk
    SLICE_X45Y75         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.072     1.211    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.209%)  route 0.244ns (59.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.542     0.878    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X50Y77         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/dout_buf_reg[29]/Q
                         net (fo=1, routed)           0.244     1.285    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata_n_62
    SLICE_X43Y77         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.811     1.177    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/ap_clk
    SLICE_X43Y77         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.076     1.218    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.880%)  route 0.237ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.553     0.889    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/ap_clk
    SLICE_X46Y87         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg/Q
                         net (fo=2, routed)           0.237     1.290    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event
    SLICE_X51Y88         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bmeSensor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4141, routed)        0.818     1.184    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/ap_clk
    SLICE_X51Y88         FDRE                                         r  bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg1_reg/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.070     1.219    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/invalid_len_event_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bmeSensor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y30    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y30    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bmeSensor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y59    bmeSensor_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y59    bmeSensor_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y58    bmeSensor_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59    bmeSensor_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y58    bmeSensor_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y78    bmeSensor_i/bmesensor_0/inst/bmesensor_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    bmeSensor_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y80    bmeSensor_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y101   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y103   bmeSensor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



