$date
	Sun Jan  8 20:43:31 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module myAndOr $end
$var wire 2 ! A [1:0] $end
$var wire 2 " AandB [1:0] $end
$var wire 2 # AorB [1:0] $end
$var wire 2 $ B [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#20
b1 #
b1 $
#40
b10 #
b10 $
#60
b11 #
b11 $
#80
b1 #
b0 $
b1 !
#100
b1 "
b1 $
#120
b11 #
b0 "
b10 $
#140
b1 "
b11 $
#160
b10 #
b0 "
b0 $
b10 !
#180
b11 #
b1 $
#200
b10 #
b10 "
b10 $
#220
b11 #
b11 $
#240
b0 "
b0 $
b11 !
#260
b1 "
b1 $
#280
b10 "
b10 $
#300
b11 "
b11 $
#360
