;redcode
;assert 1
	SPL 0, <-727
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMZ 230, 10
	JMZ 230, 10
	ADD 210, 30
	ADD 210, 60
	ADD 210, 60
	SUB @121, 106
	JMP -1, @-50
	SLT 210, 31
	CMP 3, @430
	ADD -12, @10
	SUB <0, @2
	SUB <0, @2
	JMZ 230, 10
	MOV -2, <-20
	SPL 0, <-27
	SUB <13, 0
	SUB @121, 103
	ADD 200, 31
	CMP #121, 106
	JMN -1, @-20
	JMN -1, @-20
	JMP -1, @-50
	SUB 3, @430
	CMP 3, @430
	DJN -1, @-20
	DJN -1, @-20
	DJN @130, 0
	ADD @-121, 106
	SUB 612, @510
	DJN -1, @-32
	DJN -1, @-32
	DJN -1, @-20
	SLT <0, 2
	ADD 210, 31
	ADD 210, 30
	SUB <13, 0
	SPL 0, <-27
	SUB <0, @2
	SPL 0, <-27
	ADD -210, @60
	JMZ 230, 10
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
