{
  "module_name": "mt8195.c",
  "hash_id": "c121a81a9b3edeaadcefaa91ff57ea4fa9b5bb84a44c3dc57c8da48a5336cde9",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/mediatek/mt8195/mt8195.c",
  "human_readable_source": "\n\n\n\n\n\n\n \n\n#include <linux/delay.h>\n#include <linux/firmware.h>\n#include <linux/io.h>\n#include <linux/of_address.h>\n#include <linux/of_irq.h>\n#include <linux/of_platform.h>\n#include <linux/of_reserved_mem.h>\n#include <linux/module.h>\n\n#include <sound/sof.h>\n#include <sound/sof/xtensa.h>\n#include \"../../ops.h\"\n#include \"../../sof-of-dev.h\"\n#include \"../../sof-audio.h\"\n#include \"../adsp_helper.h\"\n#include \"../mtk-adsp-common.h\"\n#include \"mt8195.h\"\n#include \"mt8195-clk.h\"\n\nstatic int mt8195_get_mailbox_offset(struct snd_sof_dev *sdev)\n{\n\treturn MBOX_OFFSET;\n}\n\nstatic int mt8195_get_window_offset(struct snd_sof_dev *sdev, u32 id)\n{\n\treturn MBOX_OFFSET;\n}\n\nstatic int mt8195_send_msg(struct snd_sof_dev *sdev,\n\t\t\t   struct snd_sof_ipc_msg *msg)\n{\n\tstruct adsp_priv *priv = sdev->pdata->hw_pdata;\n\n\tsof_mailbox_write(sdev, sdev->host_box.offset, msg->msg_data,\n\t\t\t  msg->msg_size);\n\n\treturn mtk_adsp_ipc_send(priv->dsp_ipc, MTK_ADSP_IPC_REQ, MTK_ADSP_IPC_OP_REQ);\n}\n\nstatic void mt8195_dsp_handle_reply(struct mtk_adsp_ipc *ipc)\n{\n\tstruct adsp_priv *priv = mtk_adsp_ipc_get_data(ipc);\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&priv->sdev->ipc_lock, flags);\n\tsnd_sof_ipc_process_reply(priv->sdev, 0);\n\tspin_unlock_irqrestore(&priv->sdev->ipc_lock, flags);\n}\n\nstatic void mt8195_dsp_handle_request(struct mtk_adsp_ipc *ipc)\n{\n\tstruct adsp_priv *priv = mtk_adsp_ipc_get_data(ipc);\n\tu32 p;  \n\tint ret;\n\n\t \n\tsof_mailbox_read(priv->sdev, priv->sdev->debug_box.offset + 4,\n\t\t\t &p, sizeof(p));\n\n\t \n\tif ((p & SOF_IPC_PANIC_MAGIC_MASK) == SOF_IPC_PANIC_MAGIC) {\n\t\tsnd_sof_dsp_panic(priv->sdev, p, true);\n\t} else {\n\t\tsnd_sof_ipc_msgs_rx(priv->sdev);\n\n\t\t \n\t\tret = mtk_adsp_ipc_send(priv->dsp_ipc, MTK_ADSP_IPC_RSP, MTK_ADSP_IPC_OP_RSP);\n\t\tif (ret)\n\t\t\tdev_err(priv->dev, \"request send ipc failed\");\n\t}\n}\n\nstatic struct mtk_adsp_ipc_ops dsp_ops = {\n\t.handle_reply\t\t= mt8195_dsp_handle_reply,\n\t.handle_request\t\t= mt8195_dsp_handle_request,\n};\n\nstatic int platform_parse_resource(struct platform_device *pdev, void *data)\n{\n\tstruct resource *mmio;\n\tstruct resource res;\n\tstruct device_node *mem_region;\n\tstruct device *dev = &pdev->dev;\n\tstruct mtk_adsp_chip_info *adsp = data;\n\tint ret;\n\n\tmem_region = of_parse_phandle(dev->of_node, \"memory-region\", 0);\n\tif (!mem_region) {\n\t\tdev_err(dev, \"no dma memory-region phandle\\n\");\n\t\treturn -ENODEV;\n\t}\n\n\tret = of_address_to_resource(mem_region, 0, &res);\n\tof_node_put(mem_region);\n\tif (ret) {\n\t\tdev_err(dev, \"of_address_to_resource dma failed\\n\");\n\t\treturn ret;\n\t}\n\n\tdev_dbg(dev, \"DMA %pR\\n\", &res);\n\n\tadsp->pa_shared_dram = (phys_addr_t)res.start;\n\tadsp->shared_size = resource_size(&res);\n\tif (adsp->pa_shared_dram & DRAM_REMAP_MASK) {\n\t\tdev_err(dev, \"adsp shared dma memory(%#x) is not 4K-aligned\\n\",\n\t\t\t(u32)adsp->pa_shared_dram);\n\t\treturn -EINVAL;\n\t}\n\n\tret = of_reserved_mem_device_init(dev);\n\tif (ret) {\n\t\tdev_err(dev, \"of_reserved_mem_device_init failed\\n\");\n\t\treturn ret;\n\t}\n\n\tmem_region = of_parse_phandle(dev->of_node, \"memory-region\", 1);\n\tif (!mem_region) {\n\t\tdev_err(dev, \"no memory-region sysmem phandle\\n\");\n\t\treturn -ENODEV;\n\t}\n\n\tret = of_address_to_resource(mem_region, 0, &res);\n\tof_node_put(mem_region);\n\tif (ret) {\n\t\tdev_err(dev, \"of_address_to_resource sysmem failed\\n\");\n\t\treturn ret;\n\t}\n\n\tadsp->pa_dram = (phys_addr_t)res.start;\n\tadsp->dramsize = resource_size(&res);\n\tif (adsp->pa_dram & DRAM_REMAP_MASK) {\n\t\tdev_err(dev, \"adsp memory(%#x) is not 4K-aligned\\n\",\n\t\t\t(u32)adsp->pa_dram);\n\t\treturn -EINVAL;\n\t}\n\n\tif (adsp->dramsize < TOTAL_SIZE_SHARED_DRAM_FROM_TAIL) {\n\t\tdev_err(dev, \"adsp memory(%#x) is not enough for share\\n\",\n\t\t\tadsp->dramsize);\n\t\treturn -EINVAL;\n\t}\n\n\tdev_dbg(dev, \"dram pbase=%pa, dramsize=%#x\\n\",\n\t\t&adsp->pa_dram, adsp->dramsize);\n\n\t \n\tmmio = platform_get_resource_byname(pdev, IORESOURCE_MEM, \"cfg\");\n\tif (!mmio) {\n\t\tdev_err(dev, \"no ADSP-CFG register resource\\n\");\n\t\treturn -ENXIO;\n\t}\n\t \n\tadsp->va_cfgreg = devm_ioremap_resource(dev, mmio);\n\tif (IS_ERR(adsp->va_cfgreg))\n\t\treturn PTR_ERR(adsp->va_cfgreg);\n\n\tadsp->pa_cfgreg = (phys_addr_t)mmio->start;\n\tadsp->cfgregsize = resource_size(mmio);\n\n\tdev_dbg(dev, \"cfgreg-vbase=%p, cfgregsize=%#x\\n\",\n\t\tadsp->va_cfgreg, adsp->cfgregsize);\n\n\t \n\tmmio = platform_get_resource_byname(pdev, IORESOURCE_MEM, \"sram\");\n\tif (!mmio) {\n\t\tdev_err(dev, \"no SRAM resource\\n\");\n\t\treturn -ENXIO;\n\t}\n\n\tadsp->pa_sram = (phys_addr_t)mmio->start;\n\tadsp->sramsize = resource_size(mmio);\n\n\tdev_dbg(dev, \"sram pbase=%pa,%#x\\n\", &adsp->pa_sram, adsp->sramsize);\n\n\treturn ret;\n}\n\nstatic int adsp_sram_power_on(struct device *dev, bool on)\n{\n\tvoid __iomem *va_dspsysreg;\n\tu32 srampool_con;\n\n\tva_dspsysreg = ioremap(ADSP_SRAM_POOL_CON, 0x4);\n\tif (!va_dspsysreg) {\n\t\tdev_err(dev, \"failed to ioremap sram pool base %#x\\n\",\n\t\t\tADSP_SRAM_POOL_CON);\n\t\treturn -ENOMEM;\n\t}\n\n\tsrampool_con = readl(va_dspsysreg);\n\tif (on)\n\t\twritel(srampool_con & ~DSP_SRAM_POOL_PD_MASK, va_dspsysreg);\n\telse\n\t\twritel(srampool_con | DSP_SRAM_POOL_PD_MASK, va_dspsysreg);\n\n\tiounmap(va_dspsysreg);\n\treturn 0;\n}\n\n \nstatic int adsp_memory_remap_init(struct device *dev, struct mtk_adsp_chip_info *adsp)\n{\n\tvoid __iomem *vaddr_emi_map;\n\tint offset;\n\n\tif (!adsp)\n\t\treturn -ENXIO;\n\n\tvaddr_emi_map = devm_ioremap(dev, DSP_EMI_MAP_ADDR, 0x4);\n\tif (!vaddr_emi_map) {\n\t\tdev_err(dev, \"failed to ioremap emi map base %#x\\n\",\n\t\t\tDSP_EMI_MAP_ADDR);\n\t\treturn -ENOMEM;\n\t}\n\n\toffset = adsp->pa_dram - DRAM_PHYS_BASE_FROM_DSP_VIEW;\n\tadsp->dram_offset = offset;\n\toffset >>= DRAM_REMAP_SHIFT;\n\tdev_dbg(dev, \"adsp->pa_dram %pa, offset %#x\\n\", &adsp->pa_dram, offset);\n\twritel(offset, vaddr_emi_map);\n\tif (offset != readl(vaddr_emi_map)) {\n\t\tdev_err(dev, \"write emi map fail : %#x\\n\", readl(vaddr_emi_map));\n\t\treturn -EIO;\n\t}\n\n\treturn 0;\n}\n\nstatic int adsp_shared_base_ioremap(struct platform_device *pdev, void *data)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct mtk_adsp_chip_info *adsp = data;\n\n\t \n\tadsp->shared_dram = devm_ioremap(dev, adsp->pa_shared_dram,\n\t\t\t\t\t adsp->shared_size);\n\tif (!adsp->shared_dram) {\n\t\tdev_err(dev, \"failed to ioremap base %pa size %#x\\n\",\n\t\t\tadsp->shared_dram, adsp->shared_size);\n\t\treturn -ENOMEM;\n\t}\n\n\tdev_dbg(dev, \"shared-dram vbase=%p, phy addr :%pa,  size=%#x\\n\",\n\t\tadsp->shared_dram, &adsp->pa_shared_dram, adsp->shared_size);\n\n\treturn 0;\n}\n\nstatic int mt8195_run(struct snd_sof_dev *sdev)\n{\n\tu32 adsp_bootup_addr;\n\n\tadsp_bootup_addr = SRAM_PHYS_BASE_FROM_DSP_VIEW;\n\tdev_dbg(sdev->dev, \"HIFIxDSP boot from base : 0x%08X\\n\", adsp_bootup_addr);\n\tsof_hifixdsp_boot_sequence(sdev, adsp_bootup_addr);\n\n\treturn 0;\n}\n\nstatic int mt8195_dsp_probe(struct snd_sof_dev *sdev)\n{\n\tstruct platform_device *pdev = container_of(sdev->dev, struct platform_device, dev);\n\tstruct adsp_priv *priv;\n\tint ret;\n\n\tpriv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tsdev->pdata->hw_pdata = priv;\n\tpriv->dev = sdev->dev;\n\tpriv->sdev = sdev;\n\n\tpriv->adsp = devm_kzalloc(&pdev->dev, sizeof(struct mtk_adsp_chip_info), GFP_KERNEL);\n\tif (!priv->adsp)\n\t\treturn -ENOMEM;\n\n\tret = platform_parse_resource(pdev, priv->adsp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = mt8195_adsp_init_clock(sdev);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"mt8195_adsp_init_clock failed\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tret = adsp_clock_on(sdev);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"adsp_clock_on fail!\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tret = adsp_sram_power_on(sdev->dev, true);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"adsp_sram_power_on fail!\\n\");\n\t\tgoto exit_clk_disable;\n\t}\n\n\tret = adsp_memory_remap_init(&pdev->dev, priv->adsp);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"adsp_memory_remap_init fail!\\n\");\n\t\tgoto err_adsp_sram_power_off;\n\t}\n\n\tsdev->bar[SOF_FW_BLK_TYPE_IRAM] = devm_ioremap(sdev->dev,\n\t\t\t\t\t\t       priv->adsp->pa_sram,\n\t\t\t\t\t\t       priv->adsp->sramsize);\n\tif (!sdev->bar[SOF_FW_BLK_TYPE_IRAM]) {\n\t\tdev_err(sdev->dev, \"failed to ioremap base %pa size %#x\\n\",\n\t\t\t&priv->adsp->pa_sram, priv->adsp->sramsize);\n\t\tret = -EINVAL;\n\t\tgoto err_adsp_sram_power_off;\n\t}\n\n\tpriv->adsp->va_sram = sdev->bar[SOF_FW_BLK_TYPE_IRAM];\n\n\tsdev->bar[SOF_FW_BLK_TYPE_SRAM] = devm_ioremap(sdev->dev,\n\t\t\t\t\t\t       priv->adsp->pa_dram,\n\t\t\t\t\t\t       priv->adsp->dramsize);\n\tif (!sdev->bar[SOF_FW_BLK_TYPE_SRAM]) {\n\t\tdev_err(sdev->dev, \"failed to ioremap base %pa size %#x\\n\",\n\t\t\t&priv->adsp->pa_dram, priv->adsp->dramsize);\n\t\tret = -EINVAL;\n\t\tgoto err_adsp_sram_power_off;\n\t}\n\tpriv->adsp->va_dram = sdev->bar[SOF_FW_BLK_TYPE_SRAM];\n\n\tret = adsp_shared_base_ioremap(pdev, priv->adsp);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"adsp_shared_base_ioremap fail!\\n\");\n\t\tgoto err_adsp_sram_power_off;\n\t}\n\n\tsdev->bar[DSP_REG_BAR] = priv->adsp->va_cfgreg;\n\n\tsdev->mmio_bar = SOF_FW_BLK_TYPE_SRAM;\n\tsdev->mailbox_bar = SOF_FW_BLK_TYPE_SRAM;\n\n\t \n\tsdev->dsp_box.offset = mt8195_get_mailbox_offset(sdev);\n\n\tpriv->ipc_dev = platform_device_register_data(&pdev->dev, \"mtk-adsp-ipc\",\n\t\t\t\t\t\t      PLATFORM_DEVID_NONE,\n\t\t\t\t\t\t      pdev, sizeof(*pdev));\n\tif (IS_ERR(priv->ipc_dev)) {\n\t\tret = PTR_ERR(priv->ipc_dev);\n\t\tdev_err(sdev->dev, \"failed to register mtk-adsp-ipc device\\n\");\n\t\tgoto err_adsp_sram_power_off;\n\t}\n\n\tpriv->dsp_ipc = dev_get_drvdata(&priv->ipc_dev->dev);\n\tif (!priv->dsp_ipc) {\n\t\tret = -EPROBE_DEFER;\n\t\tdev_err(sdev->dev, \"failed to get drvdata\\n\");\n\t\tgoto exit_pdev_unregister;\n\t}\n\n\tmtk_adsp_ipc_set_data(priv->dsp_ipc, priv);\n\tpriv->dsp_ipc->ops = &dsp_ops;\n\n\treturn 0;\n\nexit_pdev_unregister:\n\tplatform_device_unregister(priv->ipc_dev);\nerr_adsp_sram_power_off:\n\tadsp_sram_power_on(&pdev->dev, false);\nexit_clk_disable:\n\tadsp_clock_off(sdev);\n\n\treturn ret;\n}\n\nstatic int mt8195_dsp_shutdown(struct snd_sof_dev *sdev)\n{\n\treturn snd_sof_suspend(sdev->dev);\n}\n\nstatic int mt8195_dsp_remove(struct snd_sof_dev *sdev)\n{\n\tstruct platform_device *pdev = container_of(sdev->dev, struct platform_device, dev);\n\tstruct adsp_priv *priv = sdev->pdata->hw_pdata;\n\n\tplatform_device_unregister(priv->ipc_dev);\n\tadsp_sram_power_on(&pdev->dev, false);\n\tadsp_clock_off(sdev);\n\n\treturn 0;\n}\n\nstatic int mt8195_dsp_suspend(struct snd_sof_dev *sdev, u32 target_state)\n{\n\tstruct platform_device *pdev = container_of(sdev->dev, struct platform_device, dev);\n\tint ret;\n\tu32 reset_sw, dbg_pc;\n\n\t \n\tret = snd_sof_dsp_read_poll_timeout(sdev, DSP_REG_BAR,\n\t\t\t\t\t    DSP_RESET_SW, reset_sw,\n\t\t\t\t\t    ((reset_sw & ADSP_PWAIT) == ADSP_PWAIT),\n\t\t\t\t\t    SUSPEND_DSP_IDLE_POLL_INTERVAL_US,\n\t\t\t\t\t    SUSPEND_DSP_IDLE_TIMEOUT_US);\n\tif (ret < 0) {\n\t\tdbg_pc = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGPC);\n\t\tdev_warn(sdev->dev, \"dsp not idle, powering off anyway : swrest %#x, pc %#x, ret %d\\n\",\n\t\t\t reset_sw, dbg_pc, ret);\n\t}\n\n\t \n\tsof_hifixdsp_shutdown(sdev);\n\n\t \n\tret = adsp_sram_power_on(&pdev->dev, false);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"adsp_sram_power_off fail!\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\treturn adsp_clock_off(sdev);\n}\n\nstatic int mt8195_dsp_resume(struct snd_sof_dev *sdev)\n{\n\tint ret;\n\n\t \n\tret = adsp_clock_on(sdev);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"adsp_clock_on fail!\\n\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = adsp_sram_power_on(sdev->dev, true);\n\tif (ret)\n\t\tdev_err(sdev->dev, \"adsp_sram_power_on fail!\\n\");\n\n\treturn ret;\n}\n\n \nstatic int mt8195_get_bar_index(struct snd_sof_dev *sdev, u32 type)\n{\n\treturn type;\n}\n\nstatic int mt8195_pcm_hw_params(struct snd_sof_dev *sdev,\n\t\t\t\tstruct snd_pcm_substream *substream,\n\t\t\t\tstruct snd_pcm_hw_params *params,\n\t\t\t\tstruct snd_sof_platform_stream_params *platform_params)\n{\n\tplatform_params->cont_update_posn = 1;\n\n\treturn 0;\n}\n\nstatic snd_pcm_uframes_t mt8195_pcm_pointer(struct snd_sof_dev *sdev,\n\t\t\t\t\t    struct snd_pcm_substream *substream)\n{\n\tint ret;\n\tsnd_pcm_uframes_t pos;\n\tstruct snd_sof_pcm *spcm;\n\tstruct sof_ipc_stream_posn posn;\n\tstruct snd_sof_pcm_stream *stream;\n\tstruct snd_soc_component *scomp = sdev->component;\n\tstruct snd_soc_pcm_runtime *rtd = asoc_substream_to_rtd(substream);\n\n\tspcm = snd_sof_find_spcm_dai(scomp, rtd);\n\tif (!spcm) {\n\t\tdev_warn_ratelimited(sdev->dev, \"warn: can't find PCM with DAI ID %d\\n\",\n\t\t\t\t     rtd->dai_link->id);\n\t\treturn 0;\n\t}\n\n\tstream = &spcm->stream[substream->stream];\n\tret = snd_sof_ipc_msg_data(sdev, stream, &posn, sizeof(posn));\n\tif (ret < 0) {\n\t\tdev_warn(sdev->dev, \"failed to read stream position: %d\\n\", ret);\n\t\treturn 0;\n\t}\n\n\tmemcpy(&stream->posn, &posn, sizeof(posn));\n\tpos = spcm->stream[substream->stream].posn.host_posn;\n\tpos = bytes_to_frames(substream->runtime, pos);\n\n\treturn pos;\n}\n\nstatic void mt8195_adsp_dump(struct snd_sof_dev *sdev, u32 flags)\n{\n\tu32 dbg_pc, dbg_data, dbg_bus0, dbg_bus1, dbg_inst;\n\tu32 dbg_ls0stat, dbg_ls1stat, faultbus, faultinfo, swrest;\n\n\t \n\tdbg_pc = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGPC);\n\tdbg_data = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGDATA);\n\tdbg_bus0 = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGBUS0);\n\tdbg_bus1 = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGBUS1);\n\tdbg_inst = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGINST);\n\tdbg_ls0stat = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGLS0STAT);\n\tdbg_ls1stat = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PDEBUGLS1STAT);\n\tfaultbus = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PFAULTBUS);\n\tfaultinfo = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_PFAULTINFO);\n\tswrest = snd_sof_dsp_read(sdev, DSP_REG_BAR, DSP_RESET_SW);\n\n\tdev_info(sdev->dev, \"adsp dump : pc %#x, data %#x, bus0 %#x, bus1 %#x, swrest %#x\",\n\t\t dbg_pc, dbg_data, dbg_bus0, dbg_bus1, swrest);\n\tdev_info(sdev->dev, \"dbg_inst %#x, ls0stat %#x, ls1stat %#x, faultbus %#x, faultinfo %#x\",\n\t\t dbg_inst, dbg_ls0stat, dbg_ls1stat, faultbus, faultinfo);\n\n\tmtk_adsp_dump(sdev, flags);\n}\n\nstatic struct snd_soc_dai_driver mt8195_dai[] = {\n{\n\t.name = \"SOF_DL2\",\n\t.playback = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 2,\n\t},\n},\n{\n\t.name = \"SOF_DL3\",\n\t.playback = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 2,\n\t},\n},\n{\n\t.name = \"SOF_UL4\",\n\t.capture = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 2,\n\t},\n},\n{\n\t.name = \"SOF_UL5\",\n\t.capture = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 2,\n\t},\n},\n};\n\n \nstatic struct snd_sof_dsp_ops sof_mt8195_ops = {\n\t \n\t.probe\t\t= mt8195_dsp_probe,\n\t.remove\t\t= mt8195_dsp_remove,\n\t.shutdown\t= mt8195_dsp_shutdown,\n\n\t \n\t.run\t\t= mt8195_run,\n\n\t \n\t.block_read\t= sof_block_read,\n\t.block_write\t= sof_block_write,\n\n\t \n\t.mailbox_read\t= sof_mailbox_read,\n\t.mailbox_write\t= sof_mailbox_write,\n\n\t \n\t.write\t\t= sof_io_write,\n\t.read\t\t= sof_io_read,\n\t.write64\t= sof_io_write64,\n\t.read64\t\t= sof_io_read64,\n\n\t \n\t.send_msg\t\t= mt8195_send_msg,\n\t.get_mailbox_offset\t= mt8195_get_mailbox_offset,\n\t.get_window_offset\t= mt8195_get_window_offset,\n\t.ipc_msg_data\t\t= sof_ipc_msg_data,\n\t.set_stream_data_offset = sof_set_stream_data_offset,\n\n\t \n\t.get_bar_index\t= mt8195_get_bar_index,\n\n\t \n\t.pcm_open\t= sof_stream_pcm_open,\n\t.pcm_hw_params\t= mt8195_pcm_hw_params,\n\t.pcm_pointer\t= mt8195_pcm_pointer,\n\t.pcm_close\t= sof_stream_pcm_close,\n\n\t \n\t.load_firmware\t= snd_sof_load_firmware_memcpy,\n\n\t \n\t.dsp_arch_ops = &sof_xtensa_arch_ops,\n\n\t \n\t.dbg_dump = mt8195_adsp_dump,\n\t.debugfs_add_region_item = snd_sof_debugfs_add_region_item_iomem,\n\n\t \n\t.drv = mt8195_dai,\n\t.num_drv = ARRAY_SIZE(mt8195_dai),\n\n\t \n\t.suspend\t= mt8195_dsp_suspend,\n\t.resume\t\t= mt8195_dsp_resume,\n\n\t \n\t.hw_info =\tSNDRV_PCM_INFO_MMAP |\n\t\t\tSNDRV_PCM_INFO_MMAP_VALID |\n\t\t\tSNDRV_PCM_INFO_INTERLEAVED |\n\t\t\tSNDRV_PCM_INFO_PAUSE |\n\t\t\tSNDRV_PCM_INFO_NO_PERIOD_WAKEUP,\n};\n\nstatic struct snd_sof_of_mach sof_mt8195_machs[] = {\n\t{\n\t\t.compatible = \"google,tomato\",\n\t\t.sof_tplg_filename = \"sof-mt8195-mt6359-rt1019-rt5682-dts.tplg\"\n\t}, {\n\t\t.compatible = \"mediatek,mt8195\",\n\t\t.sof_tplg_filename = \"sof-mt8195.tplg\"\n\t}, {\n\t\t \n\t}\n};\n\nstatic const struct sof_dev_desc sof_of_mt8195_desc = {\n\t.of_machines = sof_mt8195_machs,\n\t.ipc_supported_mask\t= BIT(SOF_IPC),\n\t.ipc_default\t\t= SOF_IPC,\n\t.default_fw_path = {\n\t\t[SOF_IPC] = \"mediatek/sof\",\n\t},\n\t.default_tplg_path = {\n\t\t[SOF_IPC] = \"mediatek/sof-tplg\",\n\t},\n\t.default_fw_filename = {\n\t\t[SOF_IPC] = \"sof-mt8195.ri\",\n\t},\n\t.nocodec_tplg_filename = \"sof-mt8195-nocodec.tplg\",\n\t.ops = &sof_mt8195_ops,\n\t.ipc_timeout = 1000,\n};\n\nstatic const struct of_device_id sof_of_mt8195_ids[] = {\n\t{ .compatible = \"mediatek,mt8195-dsp\", .data = &sof_of_mt8195_desc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, sof_of_mt8195_ids);\n\n \nstatic struct platform_driver snd_sof_of_mt8195_driver = {\n\t.probe = sof_of_probe,\n\t.remove = sof_of_remove,\n\t.shutdown = sof_of_shutdown,\n\t.driver = {\n\t.name = \"sof-audio-of-mt8195\",\n\t\t.pm = &sof_of_pm,\n\t\t.of_match_table = sof_of_mt8195_ids,\n\t},\n};\nmodule_platform_driver(snd_sof_of_mt8195_driver);\n\nMODULE_IMPORT_NS(SND_SOC_SOF_XTENSA);\nMODULE_IMPORT_NS(SND_SOC_SOF_MTK_COMMON);\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}