C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/xilinx_vip
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap xilinx_vip C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/xilinx_vip
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog -sv +incdir+C:\Xilinx\Vivado\2022.2\data/xilinx_vip/include -work xilinx_vip -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.nt64.cmf
