Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Apr 02 22:20:15 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cook_time (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: enable_egg_timer (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_ones_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_ones_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_ones_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_ones_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_tens_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_tens_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_tens_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_minute_tens_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_ones_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_ones_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_ones_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_ones_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_tens_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_tens_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_tens_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mindstone/load_second_tens_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mindstone/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mindstone/state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[0]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[0]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spacestone/second_ones_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: spacestone/second_ones_reg[1]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[2]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[2]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[2]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[3]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[3]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: spacestone/second_ones_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[1]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[1]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[1]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: spacestone/second_tens_reg[3]_P/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[0]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[10]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[11]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[12]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[13]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[14]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[15]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[16]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[17]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[18]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[19]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[1]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[20]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[21]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[22]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[23]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[24]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[25]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[2]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[3]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[4]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[5]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[6]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[7]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[8]/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: timestone/divider_count_1Hz_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: timestone/divider_count_500Hz_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 52 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.403        0.000                      0                  104        0.166        0.000                      0                  104        3.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.403        0.000                      0                  104        0.484        0.000                      0                  104       13.360        0.000                       0                    54  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.431        0.000                      0                  104        0.484        0.000                      0                  104       13.360        0.000                       0                    54  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.403        0.000                      0                  104        0.166        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.403        0.000                      0                  104        0.166        0.000                      0                  104  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.403ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.403    

Slack (MET) :             193.403ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.403    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[20]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[21]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[22]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[8]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[0]_i_2_n_5
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.010 r  timestone/divider_count_1Hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    timestone/divider_count_1Hz_reg[16]_i_1_n_5
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.493    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[0]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[0]_i_6_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[0]_i_2_n_7
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[8]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[8]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[8]_i_5_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[8]_i_1_n_7
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[12]/Q
                         net (fo=2, routed)           0.354    -0.105    timestone/divider_count_1Hz_reg[12]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  timestone/divider_count_1Hz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.060    timestone/divider_count_1Hz[12]_i_5_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  timestone/divider_count_1Hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.010    timestone/divider_count_1Hz_reg[12]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[16]/Q
                         net (fo=2, routed)           0.354    -0.104    timestone/divider_count_1Hz_reg[16]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 r  timestone/divider_count_1Hz[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.059    timestone/divider_count_1Hz[16]_i_5_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.011 r  timestone/divider_count_1Hz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    timestone/divider_count_1Hz_reg[16]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.493    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[8]_i_1_n_4
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[0]_i_2_n_4
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.023 r  timestone/divider_count_1Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    timestone/divider_count_1Hz_reg[16]_i_1_n_4
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.493    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.517    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y93     timestone/divider_count_1Hz_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y95     timestone/divider_count_1Hz_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X51Y95     timestone/divider_count_1Hz_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y97     timestone/divider_count_1Hz_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     timestone/divider_count_1Hz_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     timestone/divider_count_1Hz_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     timestone/divider_count_1Hz_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.431ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.431    

Slack (MET) :             193.431ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.431    

Slack (MET) :             193.569ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[20]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.569    

Slack (MET) :             193.569ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[21]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.569    

Slack (MET) :             193.569ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[22]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.569    

Slack (MET) :             193.569ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.569    

Slack (MET) :             193.718ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.718    

Slack (MET) :             193.718ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.350    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.718    

Slack (MET) :             193.718ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.718    

Slack (MET) :             193.718ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.289   198.779    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.350    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                        198.350    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[8]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[0]_i_2_n_5
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.010 r  timestone/divider_count_1Hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    timestone/divider_count_1Hz_reg[16]_i_1_n_5
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.493    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[0]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[0]_i_6_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[0]_i_2_n_7
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[8]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[8]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[8]_i_5_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[8]_i_1_n_7
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[12]/Q
                         net (fo=2, routed)           0.354    -0.105    timestone/divider_count_1Hz_reg[12]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  timestone/divider_count_1Hz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.060    timestone/divider_count_1Hz[12]_i_5_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  timestone/divider_count_1Hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.010    timestone/divider_count_1Hz_reg[12]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[16]/Q
                         net (fo=2, routed)           0.354    -0.104    timestone/divider_count_1Hz_reg[16]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 r  timestone/divider_count_1Hz[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.059    timestone/divider_count_1Hz[16]_i_5_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.011 r  timestone/divider_count_1Hz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    timestone/divider_count_1Hz_reg[16]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.493    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[8]_i_1_n_4
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[0]_i_2_n_4
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.494    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.023 r  timestone/divider_count_1Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    timestone/divider_count_1Hz_reg[16]_i_1_n_4
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.493    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.517    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   timestone/dormammu/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y93     timestone/divider_count_1Hz_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y95     timestone/divider_count_1Hz_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X51Y95     timestone/divider_count_1Hz_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y96     timestone/divider_count_1Hz_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X51Y97     timestone/divider_count_1Hz_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y93     timestone/divider_count_1Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y95     timestone/divider_count_1Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y96     timestone/divider_count_1Hz_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     timestone/divider_count_1Hz_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     timestone/divider_count_1Hz_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X51Y97     timestone/divider_count_1Hz_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   timestone/dormammu/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  timestone/dormammu/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.403ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.403    

Slack (MET) :             193.403ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.403    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[20]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[21]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[22]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[8]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[0]_i_2_n_5
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.010 r  timestone/divider_count_1Hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    timestone/divider_count_1Hz_reg[16]_i_1_n_5
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.176    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[0]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[0]_i_6_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[0]_i_2_n_7
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[8]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[8]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[8]_i_5_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[8]_i_1_n_7
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[12]/Q
                         net (fo=2, routed)           0.354    -0.105    timestone/divider_count_1Hz_reg[12]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  timestone/divider_count_1Hz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.060    timestone/divider_count_1Hz[12]_i_5_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  timestone/divider_count_1Hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.010    timestone/divider_count_1Hz_reg[12]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[16]/Q
                         net (fo=2, routed)           0.354    -0.104    timestone/divider_count_1Hz_reg[16]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 r  timestone/divider_count_1Hz[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.059    timestone/divider_count_1Hz[16]_i_5_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.011 r  timestone/divider_count_1Hz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    timestone/divider_count_1Hz_reg[16]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.176    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[8]_i_1_n_4
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[0]_i_2_n_4
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.023 r  timestone/divider_count_1Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    timestone/divider_count_1Hz_reg[16]_i_1_n_4
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.176    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.403ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[24]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.403    

Slack (MET) :             193.403ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.952ns (16.339%)  route 4.875ns (83.661%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.266     4.919    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y99         FDRE                                         r  timestone/divider_count_1Hz_reg[25]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[25]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                193.403    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[20]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[20]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[21]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[21]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDSE                                         r  timestone/divider_count_1Hz_reg[22]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[22]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.541ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.952ns (16.736%)  route 4.736ns (83.264%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          1.127     4.781    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y98         FDRE                                         r  timestone/divider_count_1Hz_reg[23]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                193.541    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[17]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429   198.322    timestone/divider_count_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    

Slack (MET) :             193.689ns  (required time - arrival time)
  Source:                 timestone/divider_count_1Hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.952ns (17.184%)  route 4.588ns (82.816%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.632    -0.908    timestone/clk_5MHz
    SLICE_X51Y94         FDRE                                         r  timestone/divider_count_1Hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.452 f  timestone/divider_count_1Hz_reg[7]/Q
                         net (fo=2, routed)           1.425     0.974    timestone/divider_count_1Hz_reg[7]
    SLICE_X50Y95         LUT6 (Prop_lut6_I3_O)        0.124     1.098 r  timestone/pulse_1Hz_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.662     1.760    timestone/pulse_1Hz_BUFG_inst_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I4_O)        0.124     1.884 f  timestone/pulse_1Hz_BUFG_inst_i_4/O
                         net (fo=1, routed)           0.560     2.444    timestone/pulse_1Hz_BUFG_inst_i_4_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.568 r  timestone/pulse_1Hz_BUFG_inst_i_1/O
                         net (fo=2, routed)           0.962     3.529    timestone/pulse_1Hz
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.124     3.653 r  timestone/divider_count_1Hz[0]_i_1/O
                         net (fo=26, routed)          0.979     4.632    timestone/divider_count_1Hz[0]_i_1_n_0
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          1.512   198.492    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X51Y97         FDSE (Setup_fdse_C_S)       -0.429   198.322    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                        198.322    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                193.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[8]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[10]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.011 r  timestone/divider_count_1Hz_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.011    timestone/divider_count_1Hz_reg[0]_i_2_n_5
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.252ns (42.811%)  route 0.337ns (57.189%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.010 r  timestone/divider_count_1Hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.010    timestone/divider_count_1Hz_reg[16]_i_1_n_5
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.176    timestone/divider_count_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[0]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[0]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[0]_i_6_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[0]_i_2_n_7
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.256ns (42.070%)  route 0.353ns (57.930%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[8]/Q
                         net (fo=2, routed)           0.353    -0.106    timestone/divider_count_1Hz_reg[8]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.061 r  timestone/divider_count_1Hz[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.061    timestone/divider_count_1Hz[8]_i_5_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.009 r  timestone/divider_count_1Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    timestone/divider_count_1Hz_reg[8]_i_1_n_7
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[8]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[8]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[12]/Q
                         net (fo=2, routed)           0.354    -0.105    timestone/divider_count_1Hz_reg[12]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.060 r  timestone/divider_count_1Hz[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.060    timestone/divider_count_1Hz[12]_i_5_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.010 r  timestone/divider_count_1Hz_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.010    timestone/divider_count_1Hz_reg[12]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y96         FDRE                                         r  timestone/divider_count_1Hz_reg[12]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.256ns (41.999%)  route 0.354ns (58.001%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[16]/Q
                         net (fo=2, routed)           0.354    -0.104    timestone/divider_count_1Hz_reg[16]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.059 r  timestone/divider_count_1Hz[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.059    timestone/divider_count_1Hz[16]_i_5_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.011 r  timestone/divider_count_1Hz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.011    timestone/divider_count_1Hz_reg[16]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDRE                                         r  timestone/divider_count_1Hz_reg[16]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.176    timestone/divider_count_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y95         FDRE                                         r  timestone/divider_count_1Hz_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[10]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[10]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[8]_i_3_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[8]_i_1_n_4
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y95         FDSE                                         r  timestone/divider_count_1Hz_reg[11]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y95         FDSE (Hold_fdse_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[11]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.565    -0.599    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  timestone/divider_count_1Hz_reg[2]/Q
                         net (fo=2, routed)           0.337    -0.122    timestone/divider_count_1Hz_reg[2]
    SLICE_X51Y93         LUT1 (Prop_lut1_I0_O)        0.045    -0.077 r  timestone/divider_count_1Hz[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.077    timestone/divider_count_1Hz[0]_i_4_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.022 r  timestone/divider_count_1Hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.022    timestone/divider_count_1Hz_reg[0]_i_2_n_4
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.835    -0.838    timestone/clk_5MHz
    SLICE_X51Y93         FDRE                                         r  timestone/divider_count_1Hz_reg[3]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105    -0.177    timestone/divider_count_1Hz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 timestone/divider_count_1Hz_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            timestone/divider_count_1Hz_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.285ns (45.846%)  route 0.337ns (54.154%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.566    -0.598    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.457 f  timestone/divider_count_1Hz_reg[18]/Q
                         net (fo=2, routed)           0.337    -0.121    timestone/divider_count_1Hz_reg[18]
    SLICE_X51Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.076 r  timestone/divider_count_1Hz[16]_i_3/O
                         net (fo=1, routed)           0.000    -0.076    timestone/divider_count_1Hz[16]_i_3_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.023 r  timestone/divider_count_1Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.023    timestone/divider_count_1Hz_reg[16]_i_1_n_4
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    timestone/dormammu/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  timestone/dormammu/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    timestone/dormammu/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  timestone/dormammu/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    timestone/dormammu/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  timestone/dormammu/inst/clkout1_buf/O
                         net (fo=52, routed)          0.836    -0.837    timestone/clk_5MHz
    SLICE_X51Y97         FDSE                                         r  timestone/divider_count_1Hz_reg[19]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X51Y97         FDSE (Hold_fdse_C_D)         0.105    -0.176    timestone/divider_count_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.199    





