// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="run_single_head_run_single_head,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.631750,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4,HLS_SYN_LUT=282,HLS_VERSION=2025_1}" *)

module run_single_head (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ctx_i,
        ctx_o,
        ctx_o_ap_vld,
        layer_idx,
        start_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [50:0] ctx_i;
output  [50:0] ctx_o;
output   ctx_o_ap_vld;
input  [31:0] layer_idx;
input  [0:0] start_r;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ctx_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] Q_started;
reg   [0:0] K_started;
reg   [0:0] V_started;
wire   [44:0] zext_ln38_1_fu_502_p1;
reg   [44:0] ap_phi_mux_ctx_new_1_phi_fu_104_p30;
wire   [7:0] trunc_ln2_fu_577_p4;
wire   [44:0] zext_ln87_fu_655_p1;
wire   [0:0] or_ln79_fu_622_p2;
wire   [0:0] and_ln38_2_fu_571_p2;
wire   [0:0] grp_fu_446_p3;
wire  signed [44:0] sext_ln83_fu_636_p1;
wire   [44:0] zext_ln76_fu_703_p1;
wire   [0:0] or_ln68_fu_674_p2;
wire   [0:0] and_ln38_1_fu_565_p2;
wire   [44:0] or_ln2_fu_680_p3;
wire   [44:0] zext_ln65_fu_759_p1;
wire   [0:0] or_ln57_fu_722_p2;
wire   [0:0] and_ln38_fu_559_p2;
wire   [44:0] zext_ln61_fu_740_p1;
wire   [44:0] zext_ln54_fu_778_p1;
wire   [0:0] start_r_read_read_fu_76_p2;
wire   [0:0] xor_ln38_fu_514_p2;
reg   [0:0] ap_phi_mux_Q_started_flag_1_phi_fu_139_p30;
reg   [0:0] ap_phi_mux_Q_started_new_1_phi_fu_176_p30;
reg   [0:0] ap_phi_mux_K_started_flag_1_phi_fu_226_p30;
reg   [0:0] ap_phi_mux_K_started_new_1_phi_fu_263_p30;
reg   [0:0] ap_phi_mux_V_started_flag_1_phi_fu_313_p30;
reg   [0:0] ap_phi_mux_V_started_new_1_phi_fu_350_p30;
reg   [7:0] ap_phi_mux_empty_phi_fu_400_p30;
wire   [41:0] select_ln38_fu_492_p3;
wire   [31:0] trunc_ln38_fu_466_p1;
wire   [0:0] icmp_ln38_fu_470_p2;
wire   [41:0] trunc_ln34_fu_462_p1;
wire   [41:0] zext_ln38_fu_488_p1;
wire   [0:0] tmp_5_fu_608_p3;
wire   [0:0] xor_ln79_fu_616_p2;
wire   [42:0] or_ln3_fu_628_p3;
wire   [1:0] grp_fu_453_p4;
wire   [31:0] trunc_ln85_fu_641_p1;
wire   [41:0] or_ln6_fu_645_p4;
wire   [0:0] tmp_3_fu_660_p3;
wire   [0:0] xor_ln68_fu_668_p2;
wire   [31:0] trunc_ln74_fu_689_p1;
wire   [41:0] or_ln5_fu_693_p4;
wire   [0:0] tmp_1_fu_708_p3;
wire   [0:0] xor_ln57_fu_716_p2;
wire   [42:0] or_ln1_fu_728_p3;
wire  signed [43:0] sext_ln61_fu_736_p1;
wire   [31:0] trunc_ln63_fu_745_p1;
wire   [41:0] or_ln4_fu_749_p4;
wire   [31:0] trunc_ln53_fu_764_p1;
wire   [41:0] or_ln_fu_768_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 Q_started = 1'd0;
#0 K_started = 1'd0;
#0 V_started = 1'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        K_started <= 1'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_phi_mux_K_started_flag_1_phi_fu_226_p30 == 1'd1))) begin
            K_started <= ap_phi_mux_K_started_new_1_phi_fu_263_p30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        Q_started <= 1'd0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_phi_mux_Q_started_flag_1_phi_fu_139_p30 == 1'd1))) begin
            Q_started <= ap_phi_mux_Q_started_new_1_phi_fu_176_p30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        V_started <= 1'd0;
    end else begin
        if (((ap_start == 1'b1) & (ap_phi_mux_V_started_flag_1_phi_fu_313_p30 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
            V_started <= ap_phi_mux_V_started_new_1_phi_fu_350_p30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_K_started_flag_1_phi_fu_226_p30 = 1'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & 
    (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)))) begin
        ap_phi_mux_K_started_flag_1_phi_fu_226_p30 = xor_ln38_fu_514_p2;
    end else begin
        ap_phi_mux_K_started_flag_1_phi_fu_226_p30 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_K_started_new_1_phi_fu_263_p30 = 1'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) 
    & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)))) begin
        ap_phi_mux_K_started_new_1_phi_fu_263_p30 = 1'd0;
    end else begin
        ap_phi_mux_K_started_new_1_phi_fu_263_p30 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0)))) begin
        ap_phi_mux_Q_started_flag_1_phi_fu_139_p30 = 1'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) 
    & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)) | ((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_Q_started_flag_1_phi_fu_139_p30 = xor_ln38_fu_514_p2;
    end else begin
        ap_phi_mux_Q_started_flag_1_phi_fu_139_p30 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0))) begin
        ap_phi_mux_Q_started_new_1_phi_fu_176_p30 = 1'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) 
    & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)) | ((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_Q_started_new_1_phi_fu_176_p30 = 1'd0;
    end else begin
        ap_phi_mux_Q_started_new_1_phi_fu_176_p30 = 'bx;
    end
end

always @ (*) begin
    if ((((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_V_started_flag_1_phi_fu_313_p30 = 1'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 
    == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)) | ((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_V_started_flag_1_phi_fu_313_p30 = xor_ln38_fu_514_p2;
    end else begin
        ap_phi_mux_V_started_flag_1_phi_fu_313_p30 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_V_started_new_1_phi_fu_350_p30 = 1'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & 
    (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)) | ((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_V_started_new_1_phi_fu_350_p30 = 1'd0;
    end else begin
        ap_phi_mux_V_started_new_1_phi_fu_350_p30 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = zext_ln54_fu_778_p1;
    end else if (((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = zext_ln61_fu_740_p1;
    end else if (((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = zext_ln65_fu_759_p1;
    end else if (((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = or_ln2_fu_680_p3;
    end else if (((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = zext_ln76_fu_703_p1;
    end else if (((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = sext_ln83_fu_636_p1;
    end else if (((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = zext_ln87_fu_655_p1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | (~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) 
    & (start_r_read_read_fu_76_p2 == 1'd0)))) begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = zext_ln38_1_fu_502_p1;
    end else begin
        ap_phi_mux_ctx_new_1_phi_fu_104_p30 = 'bx;
    end
end

always @ (*) begin
    if (((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd0))) begin
        ap_phi_mux_empty_phi_fu_400_p30 = 8'd0;
    end else if ((((grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'd0 == and_ln38_fu_559_p2) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd0)) | ((trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (start_r_read_read_fu_76_p2 == 1'd1)))) begin
        ap_phi_mux_empty_phi_fu_400_p30 = 8'd1;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'd0 == and_ln38_1_fu_565_p2) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_fu_559_p2) & (trunc_ln2_fu_577_p4 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (or_ln57_fu_722_p2 == 1'd1)) | ((or_ln68_fu_674_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_empty_phi_fu_400_p30 = 8'd2;
    end else if ((((or_ln68_fu_674_p2 == 1'd1) & (grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_1_fu_565_p2) & (trunc_ln2_fu_577_p4 == 8'd2) & (1'b1 == ap_CS_fsm_state1)) | ((or_ln79_fu_622_p2 == 1'd0) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd0) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_446_p3 == 1'd1) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'd0 == and_ln38_2_fu_571_p2) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_phi_mux_empty_phi_fu_400_p30 = 8'd5;
    end else if (((grp_fu_446_p3 == 1'd1) & (1'd1 == and_ln38_2_fu_571_p2) & (or_ln79_fu_622_p2 == 1'd1) & (trunc_ln2_fu_577_p4 == 8'd5) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_empty_phi_fu_400_p30 = 8'd14;
    end else if ((~(trunc_ln2_fu_577_p4 == 8'd5) & ~(trunc_ln2_fu_577_p4 == 8'd2) & ~(trunc_ln2_fu_577_p4 == 8'd1) & ~(trunc_ln2_fu_577_p4 == 8'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_phi_mux_empty_phi_fu_400_p30 = {{select_ln38_fu_492_p3[39:32]}};
    end else begin
        ap_phi_mux_empty_phi_fu_400_p30 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ctx_o_ap_vld = 1'b1;
    end else begin
        ctx_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln38_1_fu_565_p2 = (icmp_ln38_fu_470_p2 & K_started);

assign and_ln38_2_fu_571_p2 = (icmp_ln38_fu_470_p2 & V_started);

assign and_ln38_fu_559_p2 = (icmp_ln38_fu_470_p2 & Q_started);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_return = ((ap_phi_mux_empty_phi_fu_400_p30 == 8'd14) ? 1'b1 : 1'b0);

assign ctx_o = ap_phi_mux_ctx_new_1_phi_fu_104_p30;

assign grp_fu_446_p3 = select_ln38_fu_492_p3[32'd41];

assign grp_fu_453_p4 = {{select_ln38_fu_492_p3[41:40]}};

assign icmp_ln38_fu_470_p2 = ((trunc_ln38_fu_466_p1 == layer_idx) ? 1'b1 : 1'b0);

assign or_ln1_fu_728_p3 = {{1'd1}, {select_ln38_fu_492_p3}};

assign or_ln2_fu_680_p3 = {{3'd5}, {select_ln38_fu_492_p3}};

assign or_ln3_fu_628_p3 = {{1'd1}, {select_ln38_fu_492_p3}};

assign or_ln4_fu_749_p4 = {{{grp_fu_453_p4}, {8'd2}}, {trunc_ln63_fu_745_p1}};

assign or_ln57_fu_722_p2 = (xor_ln57_fu_716_p2 | and_ln38_fu_559_p2);

assign or_ln5_fu_693_p4 = {{{grp_fu_453_p4}, {8'd5}}, {trunc_ln74_fu_689_p1}};

assign or_ln68_fu_674_p2 = (xor_ln68_fu_668_p2 | and_ln38_1_fu_565_p2);

assign or_ln6_fu_645_p4 = {{{grp_fu_453_p4}, {8'd14}}, {trunc_ln85_fu_641_p1}};

assign or_ln79_fu_622_p2 = (xor_ln79_fu_616_p2 | and_ln38_2_fu_571_p2);

assign or_ln_fu_768_p4 = {{{grp_fu_453_p4}, {8'd1}}, {trunc_ln53_fu_764_p1}};

assign select_ln38_fu_492_p3 = ((icmp_ln38_fu_470_p2[0:0] == 1'b1) ? trunc_ln34_fu_462_p1 : zext_ln38_fu_488_p1);

assign sext_ln61_fu_736_p1 = $signed(or_ln1_fu_728_p3);

assign sext_ln83_fu_636_p1 = $signed(or_ln3_fu_628_p3);

assign start_r_read_read_fu_76_p2 = start_r;

assign tmp_1_fu_708_p3 = select_ln38_fu_492_p3[32'd40];

assign tmp_3_fu_660_p3 = select_ln38_fu_492_p3[32'd40];

assign tmp_5_fu_608_p3 = select_ln38_fu_492_p3[32'd40];

assign trunc_ln2_fu_577_p4 = {{select_ln38_fu_492_p3[39:32]}};

assign trunc_ln34_fu_462_p1 = ctx_i[41:0];

assign trunc_ln38_fu_466_p1 = ctx_i[31:0];

assign trunc_ln53_fu_764_p1 = select_ln38_fu_492_p3[31:0];

assign trunc_ln63_fu_745_p1 = select_ln38_fu_492_p3[31:0];

assign trunc_ln74_fu_689_p1 = select_ln38_fu_492_p3[31:0];

assign trunc_ln85_fu_641_p1 = select_ln38_fu_492_p3[31:0];

assign xor_ln38_fu_514_p2 = (icmp_ln38_fu_470_p2 ^ 1'd1);

assign xor_ln57_fu_716_p2 = (tmp_1_fu_708_p3 ^ 1'd1);

assign xor_ln68_fu_668_p2 = (tmp_3_fu_660_p3 ^ 1'd1);

assign xor_ln79_fu_616_p2 = (tmp_5_fu_608_p3 ^ 1'd1);

assign zext_ln38_1_fu_502_p1 = select_ln38_fu_492_p3;

assign zext_ln38_fu_488_p1 = layer_idx;

assign zext_ln54_fu_778_p1 = or_ln_fu_768_p4;

assign zext_ln61_fu_740_p1 = $unsigned(sext_ln61_fu_736_p1);

assign zext_ln65_fu_759_p1 = or_ln4_fu_749_p4;

assign zext_ln76_fu_703_p1 = or_ln5_fu_693_p4;

assign zext_ln87_fu_655_p1 = or_ln6_fu_645_p4;

endmodule //run_single_head
