# Common Cells

This repository contains common cells(Verilog) for use in projects.

## Module List

### Datapath Elements

|           Name          |                     Description                     |    Status    | 
|:-----------------------:|:---------------------------------------------------:|:------------:|
| `float_adder`           | (32 bit) float point adder                          | finish       |
| `float_mul`             | (32 bit) float point multiplier                     | finish       |
| `uart`                  | UART protocol(uart_rx & uart_tx)                    | todo         |