<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.3 (Version 2021.3.0.10)</p>
        <p>Date: Thu Feb  2 17:22:14 2023
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2GL090T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>676 FBGA</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>0:25:85</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>2.5V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 2.5V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>No</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>DRM2_top</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>EDIF</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zueleventh_fw\synthesis\synthesis_idc\DRM2_top.edn</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zueleventh_fw\constraint\netlist_attrib.ndc</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>16822</td>
                <td>86184</td>
                <td>19.52</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>12416</td>
                <td>86184</td>
                <td>14.41</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>191</td>
                <td>1275</td>
                <td>14.98</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>409</td>
                <td>425</td>
                <td>96.24</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>239</td>
                <td>425</td>
                <td>56.24</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>85</td>
                <td>212</td>
                <td>40.09</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>55</td>
                <td>112</td>
                <td>49.11</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>81</td>
                <td>109</td>
                <td>74.31</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>0</td>
                <td>84</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>16</td>
                <td>16</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>Row Global</td>
                <td>1</td>
                <td>1408</td>
                <td>0.07</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>1</td>
                <td>6</td>
                <td>16.67</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>SERDESIF Blocks</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>-- SERDESIF Lanes</td>
                <td>2</td>
                <td>4</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>HPMS</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>11926</td>
                <td>7520</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>1980</td>
                <td>1980</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>2916</td>
                <td>2916</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>16822</td>
                <td>12416</td>
            </tr>
        </table>
        <h2>HPMS Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>eNVM (512KB)*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eSRAM*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>SPI</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>HPDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
        </table>
        <p>* These resources are always marked as used when you are using the HPMS</p>
        <p/>
        <h2>SERDESIF Lanes Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>SERDESIF</th>
                <th>Lane0</th>
                <th>Lane1</th>
                <th>Lane2</th>
                <th>Lane3</th>
            </tr>
            <tr>
                <td>SERDESIF_0</td>
                <td>EPCS</td>
                <td>----</td>
                <td>EPCS</td>
                <td>----</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>198</td>
            </tr>
            <tr>
                <td>5</td>
                <td>18</td>
            </tr>
            <tr>
                <td>6</td>
                <td>6</td>
            </tr>
            <tr>
                <td>7</td>
                <td>15</td>
            </tr>
            <tr>
                <td>8</td>
                <td>19</td>
            </tr>
            <tr>
                <td>9</td>
                <td>27</td>
            </tr>
            <tr>
                <td>10</td>
                <td>14</td>
            </tr>
            <tr>
                <td>11</td>
                <td>23</td>
            </tr>
            <tr>
                <td>12</td>
                <td>18</td>
            </tr>
            <tr>
                <td>13</td>
                <td>5</td>
            </tr>
            <tr>
                <td>14</td>
                <td>1</td>
            </tr>
            <tr>
                <td>15</td>
                <td>2</td>
            </tr>
            <tr>
                <td>16</td>
                <td>9</td>
            </tr>
            <tr>
                <td>17</td>
                <td>12</td>
            </tr>
            <tr>
                <td>18</td>
                <td>1</td>
            </tr>
            <tr>
                <td>20</td>
                <td>2</td>
            </tr>
            <tr>
                <td>25</td>
                <td>1</td>
            </tr>
            <tr>
                <td>29</td>
                <td>1</td>
            </tr>
            <tr>
                <td>30</td>
                <td>1</td>
            </tr>
            <tr>
                <td>32</td>
                <td>1</td>
            </tr>
            <tr>
                <td>33</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>375</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>24</td>
                <td>8</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>89</td>
                <td>5</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>48</td>
                <td>65</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>5</td>
                <td>0</td>
                <td>40</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>40</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS25</td>
                <td> 2.50v</td>
                <td> N/A</td>
                <td> 32</td>
                <td> 94</td>
                <td> 113</td>
            </tr>
            <tr>
                <td>SSTL2I (Input/Bidirectional)</td>
                <td> 2.50v</td>
                <td> 1.25v</td>
                <td> 88</td>
                <td> 0</td>
                <td> 0</td>
            </tr>
            <tr>
                <td>SSTL2I (Output)</td>
                <td> 2.50v</td>
                <td> N/A</td>
                <td> 0</td>
                <td> 80</td>
                <td> 0</td>
            </tr>
            <tr>
                <td>LVDS</td>
                <td> 2.50v</td>
                <td> N/A</td>
                <td> 2</td>
                <td> 0</td>
                <td> 0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>5435</td>
                <td>INT_NET</td>
                <td>Net   : RAM_CLK_c</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: fpgack40_buf/U_GB_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1234</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance.un1_fifo_clear_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_clint/un1_clear_RNIG1CC/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1216</td>
                <td>INT_NET</td>
                <td>Net   : INIT_DONE_int_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EPCS_Demo_instance/CORERESETP_0/INIT_DONE_int_keep_RNIHHS2/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>946</td>
                <td>INT_NET</td>
                <td>Net   : gbt_clk_40MHz</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: DCLK00_buf/U_GB_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>481</td>
                <td>INT_NET</td>
                <td>Net   : EPCS_Demo_instance/FAB_CCC_GL0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>418</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>409</td>
                <td>INT_NET</td>
                <td>Net   : ident_coreinst/IICE_comm2iice[11]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>295</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>110</td>
                <td>INT_NET</td>
                <td>Net   : EPCS_Demo_INIT_APB_S_PCLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>24</td>
                <td>INT_NET</td>
                <td>Net   : EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>20</td>
                <td>INT_NET</td>
                <td>Net   : clk40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>14</td>
                <td>INT_NET</td>
                <td>Net   : ident_coreinst/IICE_comm2iice[8]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ident_coreinst/comm_block_INST/jtagi/b9_nv_oQwfYF_RNIVIS3/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>10</td>
                <td>INT_NET</td>
                <td>Net   : CPDMCK40</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CPDMCK40_buf/U_GB_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>8</td>
                <td>INT_NET</td>
                <td>Net   : ident_coreinst/comm_block_INST/hcr_update</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: ident_coreinst/comm_block_INST/jtagi/b10_8Kz_rKlrtX_RNIBCIE/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : FPGACK80</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FPGACK80_buf/U_GB_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>439</td>
                <td>INT_NET</td>
                <td>Net   : EPCS_Demo_instance/MSS_HPMS_READY_int_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>695</td>
                <td>INT_NET</td>
                <td>Net   : vme_int_instance.clear</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: vme_int_instance/clear</td>
            </tr>
            <tr>
                <td>501</td>
                <td>INT_NET</td>
                <td>Net   : I2C_CORE_instance/I2CSFTTEMP_0/AND2_0_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I2C_CORE_instance/I2CSFTTEMP_0/AND2_0</td>
            </tr>
            <tr>
                <td>383</td>
                <td>INT_NET</td>
                <td>Net   : vme_int_instance.N_764_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: vme_int_instance/regs.ctrl2[8]</td>
            </tr>
            <tr>
                <td>304</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_RESET_N</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST</td>
            </tr>
            <tr>
                <td>271</td>
                <td>INT_NET</td>
                <td>Net   : un4421</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: vme_int_instance/fsm_roc[21]</td>
            </tr>
            <tr>
                <td>261</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n</td>
            </tr>
            <tr>
                <td>224</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/fifo_clear</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/fifo_clear</td>
            </tr>
            <tr>
                <td>215</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.w_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.w_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td>180</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td>173</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/sc_r_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/memre_0_a2</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>695</td>
                <td>INT_NET</td>
                <td>Net   : vme_int_instance.clear</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: vme_int_instance/clear</td>
            </tr>
            <tr>
                <td>501</td>
                <td>INT_NET</td>
                <td>Net   : I2C_CORE_instance/I2CSFTTEMP_0/AND2_0_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I2C_CORE_instance/I2CSFTTEMP_0/AND2_0</td>
            </tr>
            <tr>
                <td>383</td>
                <td>INT_NET</td>
                <td>Net   : vme_int_instance.N_764_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: vme_int_instance/regs.ctrl2[8]</td>
            </tr>
            <tr>
                <td>304</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_RESET_N</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST</td>
            </tr>
            <tr>
                <td>271</td>
                <td>INT_NET</td>
                <td>Net   : un4421</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: vme_int_instance/fsm_roc[21]</td>
            </tr>
            <tr>
                <td>261</td>
                <td>INT_NET</td>
                <td>Net   : CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n</td>
            </tr>
            <tr>
                <td>224</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/fifo_clear</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/fifo_clear</td>
            </tr>
            <tr>
                <td>215</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.w_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.w_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td>180</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]</td>
            </tr>
            <tr>
                <td>173</td>
                <td>INT_NET</td>
                <td>Net   : GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/sc_r_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/L1.fifo_corefifo_sync_scntr/memre_0_a2</td>
            </tr>
        </table>
    </body>
</html>
