###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       911481   # Number of WRITE/WRITEP commands
num_reads_done                 =      1182556   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1081703   # Number of read row buffer hits
num_read_cmds                  =      1182552   # Number of READ/READP commands
num_writes_done                =       911520   # Number of read requests issued
num_write_row_hits             =       811476   # Number of write row buffer hits
num_act_cmds                   =       202891   # Number of ACT commands
num_pre_cmds                   =       202872   # Number of PRE commands
num_ondemand_pres              =       186449   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644649   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633534   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355351   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366466   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2016889   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31846   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7301   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5100   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3815   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2376   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1951   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1722   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1433   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1264   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20445   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          802   # Write cmd latency (cycles)
write_latency[20-39]           =         9463   # Write cmd latency (cycles)
write_latency[40-59]           =        10339   # Write cmd latency (cycles)
write_latency[60-79]           =        15323   # Write cmd latency (cycles)
write_latency[80-99]           =        18781   # Write cmd latency (cycles)
write_latency[100-119]         =        22551   # Write cmd latency (cycles)
write_latency[120-139]         =        26943   # Write cmd latency (cycles)
write_latency[140-159]         =        31391   # Write cmd latency (cycles)
write_latency[160-179]         =        35829   # Write cmd latency (cycles)
write_latency[180-199]         =        38586   # Write cmd latency (cycles)
write_latency[200-]            =       701473   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       212087   # Read request latency (cycles)
read_latency[40-59]            =        99160   # Read request latency (cycles)
read_latency[60-79]            =        80922   # Read request latency (cycles)
read_latency[80-99]            =        57891   # Read request latency (cycles)
read_latency[100-119]          =        47121   # Read request latency (cycles)
read_latency[120-139]          =        40261   # Read request latency (cycles)
read_latency[140-159]          =        35625   # Read request latency (cycles)
read_latency[160-179]          =        31737   # Read request latency (cycles)
read_latency[180-199]          =        27936   # Read request latency (cycles)
read_latency[200-]             =       549807   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.55011e+09   # Write energy
read_energy                    =  4.76805e+09   # Read energy
act_energy                     =   5.5511e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70568e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75904e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01826e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01133e+09   # Active standby energy rank.1
average_read_latency           =      322.112   # Average read request latency (cycles)
average_interarrival           =       4.7752   # Average request interarrival latency (cycles)
total_energy                   =   2.2954e+10   # Total energy (pJ)
average_power                  =       2295.4   # Average power (mW)
average_bandwidth              =      17.8694   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       914578   # Number of WRITE/WRITEP commands
num_reads_done                 =      1185538   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1103725   # Number of read row buffer hits
num_read_cmds                  =      1185532   # Number of READ/READP commands
num_writes_done                =       914614   # Number of read requests issued
num_write_row_hits             =       838250   # Number of write row buffer hits
num_act_cmds                   =       159580   # Number of ACT commands
num_pre_cmds                   =       159561   # Number of PRE commands
num_ondemand_pres              =       141014   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646197   # Cyles of rank active rank.0
rank_active_cycles.1           =      9642318   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353803   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       357682   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2024545   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31642   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6827   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4872   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3523   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2285   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1936   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1635   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1404   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1186   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20373   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          807   # Write cmd latency (cycles)
write_latency[20-39]           =         9130   # Write cmd latency (cycles)
write_latency[40-59]           =        11144   # Write cmd latency (cycles)
write_latency[60-79]           =        16448   # Write cmd latency (cycles)
write_latency[80-99]           =        21030   # Write cmd latency (cycles)
write_latency[100-119]         =        25033   # Write cmd latency (cycles)
write_latency[120-139]         =        29945   # Write cmd latency (cycles)
write_latency[140-159]         =        34733   # Write cmd latency (cycles)
write_latency[160-179]         =        37885   # Write cmd latency (cycles)
write_latency[180-199]         =        39681   # Write cmd latency (cycles)
write_latency[200-]            =       688742   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       232185   # Read request latency (cycles)
read_latency[40-59]            =       107564   # Read request latency (cycles)
read_latency[60-79]            =        81992   # Read request latency (cycles)
read_latency[80-99]            =        57528   # Read request latency (cycles)
read_latency[100-119]          =        46396   # Read request latency (cycles)
read_latency[120-139]          =        39862   # Read request latency (cycles)
read_latency[140-159]          =        35261   # Read request latency (cycles)
read_latency[160-179]          =        31383   # Read request latency (cycles)
read_latency[180-199]          =        28282   # Read request latency (cycles)
read_latency[200-]             =       525079   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.56557e+09   # Write energy
read_energy                    =  4.78007e+09   # Read energy
act_energy                     =  4.36611e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69825e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71687e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01923e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01681e+09   # Active standby energy rank.1
average_read_latency           =      337.217   # Average read request latency (cycles)
average_interarrival           =      4.76137   # Average request interarrival latency (cycles)
total_energy                   =  2.28644e+10   # Total energy (pJ)
average_power                  =      2286.44   # Average power (mW)
average_bandwidth              =      17.9213   # Average bandwidth
