{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 09:56:06 2020 " "Info: Processing started: Tue Oct 06 09:56:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anemo -c anemo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off anemo -c anemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../machine a état/machine_etat.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../machine a état/machine_etat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_etat-description " "Info: Found design unit 1: machine_etat-description" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 machine_etat " "Info: Found entity 1: machine_etat" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../gene_1hz/gene_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../gene_1hz/gene_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gene_1hz-ar " "Info: Found design unit 1: gene_1hz-ar" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gene_1hz " "Info: Found entity 1: gene_1hz" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compteur/compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compteur/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arch_counter " "Info: Found design unit 1: compteur-arch_counter" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Info: Found entity 1: compteur" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemo-description " "Info: Found design unit 1: anemo-description" {  } { { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 anemo " "Info: Found entity 1: anemo" {  } { { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "anemo " "Info: Elaborating entity \"anemo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gene_1hz gene_1hz:diviseur " "Info: Elaborating entity \"gene_1hz\" for hierarchy \"gene_1hz:diviseur\"" {  } { { "anemo.vhd" "diviseur" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:counter " "Info: Elaborating entity \"compteur\" for hierarchy \"compteur:counter\"" {  } { { "anemo.vhd" "counter" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop compteur.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at compteur.vhd(17): object \"stop\" assigned a value but never read" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_etat machine_etat:machine_etatt " "Info: Elaborating entity \"machine_etat\" for hierarchy \"machine_etat:machine_etatt\"" {  } { { "anemo.vhd" "machine_etatt" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in machine_etat.vhd(32) " "Warning (10492): VHDL Process Statement warning at machine_etat.vhd(32): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in machine_etat.vhd(36) " "Warning (10492): VHDL Process Statement warning at machine_etat.vhd(36): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "masse GND " "Warning (13410): Pin \"masse\" is stuck at GND" {  } { { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 09:56:07 2020 " "Info: Processing ended: Tue Oct 06 09:56:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 09:56:08 2020 " "Info: Processing started: Tue Oct 06 09:56:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off anemo -c anemo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off anemo -c anemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "anemo EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"anemo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clk_50M } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAZ (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node RAZ (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_valid~0 " "Info: Destination node machine_etat:machine_etatt\|data_valid~0" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_valid~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[0\]~0 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[0\]~0" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[0]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[1\]~1 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[1\]~1" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[1]~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[2\]~2 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[2\]~2" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[2]~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[3\]~3 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[3\]~3" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[3]~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[4\]~4 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[4\]~4" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[4]~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[5\]~5 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[5\]~5" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[5]~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[6\]~6 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[6\]~6" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[6]~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_etat:machine_etatt\|data_anemometre\[7\]~7 " "Info: Destination node machine_etat:machine_etatt\|data_anemometre\[7\]~7" {  } { { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { machine_etat:machine_etatt|data_anemometre[7]~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gene_1hz:diviseur\|sig_clk_out~1 " "Info: Destination node gene_1hz:diviseur\|sig_clk_out~1" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gene_1hz:diviseur|sig_clk_out~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { RAZ } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAZ" } } } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAZ } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.472 ns register register " "Info: Estimated most critical path is register to register delay of 3.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gene_1hz:diviseur\|div\[9\] 1 REG LAB_X51_Y16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y16; Fanout = 3; REG Node = 'gene_1hz:diviseur\|div\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gene_1hz:diviseur|div[9] } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.150 ns) 1.099 ns gene_1hz:diviseur\|LessThan0~2 2 COMB LAB_X50_Y15 1 " "Info: 2: + IC(0.949 ns) + CELL(0.150 ns) = 1.099 ns; Loc. = LAB_X50_Y15; Fanout = 1; COMB Node = 'gene_1hz:diviseur\|LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { gene_1hz:diviseur|div[9] gene_1hz:diviseur|LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.664 ns gene_1hz:diviseur\|LessThan0~3 3 COMB LAB_X50_Y15 1 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.664 ns; Loc. = LAB_X50_Y15; Fanout = 1; COMB Node = 'gene_1hz:diviseur\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gene_1hz:diviseur|LessThan0~2 gene_1hz:diviseur|LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.229 ns gene_1hz:diviseur\|LessThan0~7 4 COMB LAB_X50_Y15 29 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 2.229 ns; Loc. = LAB_X50_Y15; Fanout = 29; COMB Node = 'gene_1hz:diviseur\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gene_1hz:diviseur|LessThan0~3 gene_1hz:diviseur|LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.510 ns) 3.472 ns gene_1hz:diviseur\|div\[10\] 5 REG LAB_X51_Y16 3 " "Info: 5: + IC(0.733 ns) + CELL(0.510 ns) = 3.472 ns; Loc. = LAB_X51_Y16; Fanout = 3; REG Node = 'gene_1hz:diviseur\|div\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { gene_1hz:diviseur|LessThan0~7 gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 39.54 % ) " "Info: Total cell delay = 1.373 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 60.46 % ) " "Info: Total interconnect delay = 2.099 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.472 ns" { gene_1hz:diviseur|div[9] gene_1hz:diviseur|LessThan0~2 gene_1hz:diviseur|LessThan0~3 gene_1hz:diviseur|LessThan0~7 gene_1hz:diviseur|div[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_valid 0 " "Info: Pin \"data_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "masse 0 " "Info: Pin \"masse\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[0\] 0 " "Info: Pin \"data_anemometre\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[1\] 0 " "Info: Pin \"data_anemometre\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[2\] 0 " "Info: Pin \"data_anemometre\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[3\] 0 " "Info: Pin \"data_anemometre\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[4\] 0 " "Info: Pin \"data_anemometre\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[5\] 0 " "Info: Pin \"data_anemometre\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[6\] 0 " "Info: Pin \"data_anemometre\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_anemometre\[7\] 0 " "Info: Pin \"data_anemometre\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "masse GND " "Info: Pin masse has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { masse } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "masse" } } } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { masse } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 09:56:11 2020 " "Info: Processing ended: Tue Oct 06 09:56:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 09:56:12 2020 " "Info: Processing started: Tue Oct 06 09:56:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off anemo -c anemo " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off anemo -c anemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 09:56:14 2020 " "Info: Processing ended: Tue Oct 06 09:56:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 09:56:15 2020 " "Info: Processing started: Tue Oct 06 09:56:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off anemo -c anemo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off anemo -c anemo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "f_anemo " "Info: Assuming node \"f_anemo\" is an undefined clock" {  } { { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_anemo" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50M " "Info: Assuming node \"clk_50M\" is an undefined clock" {  } { { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "f_anemo register register compteur:counter\|count\[0\] compteur:counter\|count\[7\] 450.05 MHz Internal " "Info: Clock \"f_anemo\" Internal fmax is restricted to 450.05 MHz between source register \"compteur:counter\|count\[0\]\" and destination register \"compteur:counter\|count\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.727 ns + Longest register register " "Info: + Longest register to register delay is 1.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur:counter\|count\[0\] 1 REG LCFF_X62_Y4_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y4_N5; Fanout = 3; REG Node = 'compteur:counter\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur:counter|count[0] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.393 ns) 0.719 ns compteur:counter\|count\[0\]~17 2 COMB LCCOMB_X62_Y4_N4 2 " "Info: 2: + IC(0.326 ns) + CELL(0.393 ns) = 0.719 ns; Loc. = LCCOMB_X62_Y4_N4; Fanout = 2; COMB Node = 'compteur:counter\|count\[0\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { compteur:counter|count[0] compteur:counter|count[0]~17 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.790 ns compteur:counter\|count\[1\]~19 3 COMB LCCOMB_X62_Y4_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.790 ns; Loc. = LCCOMB_X62_Y4_N6; Fanout = 2; COMB Node = 'compteur:counter\|count\[1\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { compteur:counter|count[0]~17 compteur:counter|count[1]~19 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.861 ns compteur:counter\|count\[2\]~21 4 COMB LCCOMB_X62_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.861 ns; Loc. = LCCOMB_X62_Y4_N8; Fanout = 2; COMB Node = 'compteur:counter\|count\[2\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { compteur:counter|count[1]~19 compteur:counter|count[2]~21 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.932 ns compteur:counter\|count\[3\]~23 5 COMB LCCOMB_X62_Y4_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.932 ns; Loc. = LCCOMB_X62_Y4_N10; Fanout = 2; COMB Node = 'compteur:counter\|count\[3\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { compteur:counter|count[2]~21 compteur:counter|count[3]~23 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.003 ns compteur:counter\|count\[4\]~25 6 COMB LCCOMB_X62_Y4_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.003 ns; Loc. = LCCOMB_X62_Y4_N12; Fanout = 2; COMB Node = 'compteur:counter\|count\[4\]~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { compteur:counter|count[3]~23 compteur:counter|count[4]~25 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.162 ns compteur:counter\|count\[5\]~27 7 COMB LCCOMB_X62_Y4_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.162 ns; Loc. = LCCOMB_X62_Y4_N14; Fanout = 2; COMB Node = 'compteur:counter\|count\[5\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { compteur:counter|count[4]~25 compteur:counter|count[5]~27 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.233 ns compteur:counter\|count\[6\]~29 8 COMB LCCOMB_X62_Y4_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.233 ns; Loc. = LCCOMB_X62_Y4_N16; Fanout = 1; COMB Node = 'compteur:counter\|count\[6\]~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { compteur:counter|count[5]~27 compteur:counter|count[6]~29 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.643 ns compteur:counter\|count\[7\]~30 9 COMB LCCOMB_X62_Y4_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.643 ns; Loc. = LCCOMB_X62_Y4_N18; Fanout = 1; COMB Node = 'compteur:counter\|count\[7\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { compteur:counter|count[6]~29 compteur:counter|count[7]~30 } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.727 ns compteur:counter\|count\[7\] 10 REG LCFF_X62_Y4_N19 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.727 ns; Loc. = LCFF_X62_Y4_N19; Fanout = 2; REG Node = 'compteur:counter\|count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { compteur:counter|count[7]~30 compteur:counter|count[7] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.401 ns ( 81.12 % ) " "Info: Total cell delay = 1.401 ns ( 81.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.326 ns ( 18.88 % ) " "Info: Total interconnect delay = 0.326 ns ( 18.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { compteur:counter|count[0] compteur:counter|count[0]~17 compteur:counter|count[1]~19 compteur:counter|count[2]~21 compteur:counter|count[3]~23 compteur:counter|count[4]~25 compteur:counter|count[5]~27 compteur:counter|count[6]~29 compteur:counter|count[7]~30 compteur:counter|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.727 ns" { compteur:counter|count[0] {} compteur:counter|count[0]~17 {} compteur:counter|count[1]~19 {} compteur:counter|count[2]~21 {} compteur:counter|count[3]~23 {} compteur:counter|count[4]~25 {} compteur:counter|count[5]~27 {} compteur:counter|count[6]~29 {} compteur:counter|count[7]~30 {} compteur:counter|count[7] {} } { 0.000ns 0.326ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f_anemo destination 3.590 ns + Shortest register " "Info: + Shortest clock path from clock \"f_anemo\" to destination register is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns f_anemo 1 CLK PIN_J22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 8; CLK Node = 'f_anemo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_anemo } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.537 ns) 3.590 ns compteur:counter\|count\[7\] 2 REG LCFF_X62_Y4_N19 2 " "Info: 2: + IC(2.221 ns) + CELL(0.537 ns) = 3.590 ns; Loc. = LCFF_X62_Y4_N19; Fanout = 2; REG Node = 'compteur:counter\|count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { f_anemo compteur:counter|count[7] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 38.13 % ) " "Info: Total cell delay = 1.369 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 61.87 % ) " "Info: Total interconnect delay = 2.221 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[7] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f_anemo source 3.590 ns - Longest register " "Info: - Longest clock path from clock \"f_anemo\" to source register is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns f_anemo 1 CLK PIN_J22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 8; CLK Node = 'f_anemo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_anemo } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.537 ns) 3.590 ns compteur:counter\|count\[0\] 2 REG LCFF_X62_Y4_N5 3 " "Info: 2: + IC(2.221 ns) + CELL(0.537 ns) = 3.590 ns; Loc. = LCFF_X62_Y4_N5; Fanout = 3; REG Node = 'compteur:counter\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { f_anemo compteur:counter|count[0] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 38.13 % ) " "Info: Total cell delay = 1.369 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 61.87 % ) " "Info: Total interconnect delay = 2.221 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[0] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[7] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[0] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { compteur:counter|count[0] compteur:counter|count[0]~17 compteur:counter|count[1]~19 compteur:counter|count[2]~21 compteur:counter|count[3]~23 compteur:counter|count[4]~25 compteur:counter|count[5]~27 compteur:counter|count[6]~29 compteur:counter|count[7]~30 compteur:counter|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.727 ns" { compteur:counter|count[0] {} compteur:counter|count[0]~17 {} compteur:counter|count[1]~19 {} compteur:counter|count[2]~21 {} compteur:counter|count[3]~23 {} compteur:counter|count[4]~25 {} compteur:counter|count[5]~27 {} compteur:counter|count[6]~29 {} compteur:counter|count[7]~30 {} compteur:counter|count[7] {} } { 0.000ns 0.326ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[7] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[0] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur:counter|count[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { compteur:counter|count[7] {} } {  } {  } "" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50M register gene_1hz:diviseur\|div\[7\] register gene_1hz:diviseur\|div\[10\] 260.96 MHz 3.832 ns Internal " "Info: Clock \"clk_50M\" has Internal fmax of 260.96 MHz between source register \"gene_1hz:diviseur\|div\[7\]\" and destination register \"gene_1hz:diviseur\|div\[10\]\" (period= 3.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.618 ns + Longest register register " "Info: + Longest register to register delay is 3.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gene_1hz:diviseur\|div\[7\] 1 REG LCFF_X51_Y16_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y16_N21; Fanout = 3; REG Node = 'gene_1hz:diviseur\|div\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gene_1hz:diviseur|div[7] } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.371 ns) 1.472 ns gene_1hz:diviseur\|LessThan0~2 2 COMB LCCOMB_X50_Y15_N24 1 " "Info: 2: + IC(1.101 ns) + CELL(0.371 ns) = 1.472 ns; Loc. = LCCOMB_X50_Y15_N24; Fanout = 1; COMB Node = 'gene_1hz:diviseur\|LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.472 ns" { gene_1hz:diviseur|div[7] gene_1hz:diviseur|LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 1.998 ns gene_1hz:diviseur\|LessThan0~3 3 COMB LCCOMB_X50_Y15_N26 1 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 1.998 ns; Loc. = LCCOMB_X50_Y15_N26; Fanout = 1; COMB Node = 'gene_1hz:diviseur\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { gene_1hz:diviseur|LessThan0~2 gene_1hz:diviseur|LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.397 ns gene_1hz:diviseur\|LessThan0~7 4 COMB LCCOMB_X50_Y15_N2 29 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.397 ns; Loc. = LCCOMB_X50_Y15_N2; Fanout = 29; COMB Node = 'gene_1hz:diviseur\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { gene_1hz:diviseur|LessThan0~3 gene_1hz:diviseur|LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.510 ns) 3.618 ns gene_1hz:diviseur\|div\[10\] 5 REG LCFF_X51_Y16_N27 3 " "Info: 5: + IC(0.711 ns) + CELL(0.510 ns) = 3.618 ns; Loc. = LCFF_X51_Y16_N27; Fanout = 3; REG Node = 'gene_1hz:diviseur\|div\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { gene_1hz:diviseur|LessThan0~7 gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 36.10 % ) " "Info: Total cell delay = 1.306 ns ( 36.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.312 ns ( 63.90 % ) " "Info: Total interconnect delay = 2.312 ns ( 63.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { gene_1hz:diviseur|div[7] gene_1hz:diviseur|LessThan0~2 gene_1hz:diviseur|LessThan0~3 gene_1hz:diviseur|LessThan0~7 gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { gene_1hz:diviseur|div[7] {} gene_1hz:diviseur|LessThan0~2 {} gene_1hz:diviseur|LessThan0~3 {} gene_1hz:diviseur|LessThan0~7 {} gene_1hz:diviseur|div[10] {} } { 0.000ns 1.101ns 0.251ns 0.249ns 0.711ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50M\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns gene_1hz:diviseur\|div\[10\] 3 REG LCFF_X51_Y16_N27 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X51_Y16_N27; Fanout = 3; REG Node = 'gene_1hz:diviseur\|div\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_50M~clkctrl gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|div[10] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"clk_50M\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns gene_1hz:diviseur\|div\[7\] 3 REG LCFF_X51_Y16_N21 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X51_Y16_N21; Fanout = 3; REG Node = 'gene_1hz:diviseur\|div\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_50M~clkctrl gene_1hz:diviseur|div[7] } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|div[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|div[7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|div[10] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|div[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|div[7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { gene_1hz:diviseur|div[7] gene_1hz:diviseur|LessThan0~2 gene_1hz:diviseur|LessThan0~3 gene_1hz:diviseur|LessThan0~7 gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { gene_1hz:diviseur|div[7] {} gene_1hz:diviseur|LessThan0~2 {} gene_1hz:diviseur|LessThan0~3 {} gene_1hz:diviseur|LessThan0~7 {} gene_1hz:diviseur|div[10] {} } { 0.000ns 1.101ns 0.251ns 0.249ns 0.711ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|div[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|div[10] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|div[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|div[7] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gene_1hz:diviseur\|sig_clk_out RAZ clk_50M -0.041 ns register " "Info: tsu for register \"gene_1hz:diviseur\|sig_clk_out\" (data pin = \"RAZ\", clock pin = \"clk_50M\") is -0.041 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.662 ns + Longest pin register " "Info: + Longest pin to register delay is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RAZ 1 PIN PIN_N26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 11; PIN Node = 'RAZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAZ } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.438 ns) 2.578 ns gene_1hz:diviseur\|sig_clk_out~1 2 COMB LCCOMB_X50_Y15_N10 1 " "Info: 2: + IC(1.141 ns) + CELL(0.438 ns) = 2.578 ns; Loc. = LCCOMB_X50_Y15_N10; Fanout = 1; COMB Node = 'gene_1hz:diviseur\|sig_clk_out~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { RAZ gene_1hz:diviseur|sig_clk_out~1 } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.662 ns gene_1hz:diviseur\|sig_clk_out 3 REG LCFF_X50_Y15_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.662 ns; Loc. = LCFF_X50_Y15_N11; Fanout = 2; REG Node = 'gene_1hz:diviseur\|sig_clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { gene_1hz:diviseur|sig_clk_out~1 gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 57.14 % ) " "Info: Total cell delay = 1.521 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { RAZ gene_1hz:diviseur|sig_clk_out~1 gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { RAZ {} RAZ~combout {} gene_1hz:diviseur|sig_clk_out~1 {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 1.141ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50M\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns gene_1hz:diviseur\|sig_clk_out 3 REG LCFF_X50_Y15_N11 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X50_Y15_N11; Fanout = 2; REG Node = 'gene_1hz:diviseur\|sig_clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk_50M~clkctrl gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { RAZ gene_1hz:diviseur|sig_clk_out~1 gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { RAZ {} RAZ~combout {} gene_1hz:diviseur|sig_clk_out~1 {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 1.141ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "f_anemo data_anemometre\[1\] compteur:counter\|count\[1\] 8.301 ns register " "Info: tco from clock \"f_anemo\" to destination pin \"data_anemometre\[1\]\" through register \"compteur:counter\|count\[1\]\" is 8.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "f_anemo source 3.590 ns + Longest register " "Info: + Longest clock path from clock \"f_anemo\" to source register is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns f_anemo 1 CLK PIN_J22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_J22; Fanout = 8; CLK Node = 'f_anemo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_anemo } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.537 ns) 3.590 ns compteur:counter\|count\[1\] 2 REG LCFF_X62_Y4_N7 3 " "Info: 2: + IC(2.221 ns) + CELL(0.537 ns) = 3.590 ns; Loc. = LCFF_X62_Y4_N7; Fanout = 3; REG Node = 'compteur:counter\|count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { f_anemo compteur:counter|count[1] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 38.13 % ) " "Info: Total cell delay = 1.369 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 61.87 % ) " "Info: Total interconnect delay = 2.221 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[1] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.461 ns + Longest register pin " "Info: + Longest register to pin delay is 4.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur:counter\|count\[1\] 1 REG LCFF_X62_Y4_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y4_N7; Fanout = 3; REG Node = 'compteur:counter\|count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur:counter|count[1] } "NODE_NAME" } } { "../compteur/compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/compteur/compteur.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.438 ns) 0.779 ns machine_etat:machine_etatt\|data_anemometre\[1\]~1 2 COMB LCCOMB_X62_Y4_N2 1 " "Info: 2: + IC(0.341 ns) + CELL(0.438 ns) = 0.779 ns; Loc. = LCCOMB_X62_Y4_N2; Fanout = 1; COMB Node = 'machine_etat:machine_etatt\|data_anemometre\[1\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { compteur:counter|count[1] machine_etat:machine_etatt|data_anemometre[1]~1 } "NODE_NAME" } } { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(2.818 ns) 4.461 ns data_anemometre\[1\] 3 PIN PIN_AF23 0 " "Info: 3: + IC(0.864 ns) + CELL(2.818 ns) = 4.461 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'data_anemometre\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.682 ns" { machine_etat:machine_etatt|data_anemometre[1]~1 data_anemometre[1] } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 72.99 % ) " "Info: Total cell delay = 3.256 ns ( 72.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.205 ns ( 27.01 % ) " "Info: Total interconnect delay = 1.205 ns ( 27.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { compteur:counter|count[1] machine_etat:machine_etatt|data_anemometre[1]~1 data_anemometre[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { compteur:counter|count[1] {} machine_etat:machine_etatt|data_anemometre[1]~1 {} data_anemometre[1] {} } { 0.000ns 0.341ns 0.864ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { f_anemo compteur:counter|count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { f_anemo {} f_anemo~combout {} compteur:counter|count[1] {} } { 0.000ns 0.000ns 2.221ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.461 ns" { compteur:counter|count[1] machine_etat:machine_etatt|data_anemometre[1]~1 data_anemometre[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.461 ns" { compteur:counter|count[1] {} machine_etat:machine_etatt|data_anemometre[1]~1 {} data_anemometre[1] {} } { 0.000ns 0.341ns 0.864ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "start_stop data_valid 11.663 ns Longest " "Info: Longest tpd from source pin \"start_stop\" to destination pin \"data_valid\" is 11.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns start_stop 1 PIN PIN_G26 9 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 9; PIN Node = 'start_stop'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.238 ns) + CELL(0.150 ns) 7.250 ns machine_etat:machine_etatt\|data_valid~0 2 COMB LCCOMB_X61_Y4_N16 1 " "Info: 2: + IC(6.238 ns) + CELL(0.150 ns) = 7.250 ns; Loc. = LCCOMB_X61_Y4_N16; Fanout = 1; COMB Node = 'machine_etat:machine_etatt\|data_valid~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { start_stop machine_etat:machine_etatt|data_valid~0 } "NODE_NAME" } } { "../machine a état/machine_etat.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/machine a état/machine_etat.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.615 ns) + CELL(2.798 ns) 11.663 ns data_valid 3 PIN PIN_AD12 0 " "Info: 3: + IC(1.615 ns) + CELL(2.798 ns) = 11.663 ns; Loc. = PIN_AD12; Fanout = 0; PIN Node = 'data_valid'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.413 ns" { machine_etat:machine_etatt|data_valid~0 data_valid } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.810 ns ( 32.67 % ) " "Info: Total cell delay = 3.810 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.853 ns ( 67.33 % ) " "Info: Total interconnect delay = 7.853 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.663 ns" { start_stop machine_etat:machine_etatt|data_valid~0 data_valid } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.663 ns" { start_stop {} start_stop~combout {} machine_etat:machine_etatt|data_valid~0 {} data_valid {} } { 0.000ns 0.000ns 6.238ns 1.615ns } { 0.000ns 0.862ns 0.150ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gene_1hz:diviseur\|sig_clk_out RAZ clk_50M 0.271 ns register " "Info: th for register \"gene_1hz:diviseur\|sig_clk_out\" (data pin = \"RAZ\", clock pin = \"clk_50M\") is 0.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50M destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"clk_50M\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50M 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_50M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50M~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'clk_50M~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50M clk_50M~clkctrl } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns gene_1hz:diviseur\|sig_clk_out 3 REG LCFF_X50_Y15_N11 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X50_Y15_N11; Fanout = 2; REG Node = 'gene_1hz:diviseur\|sig_clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk_50M~clkctrl gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.662 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RAZ 1 PIN PIN_N26 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 11; PIN Node = 'RAZ'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAZ } "NODE_NAME" } } { "anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/anemo/anemo.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.438 ns) 2.578 ns gene_1hz:diviseur\|sig_clk_out~1 2 COMB LCCOMB_X50_Y15_N10 1 " "Info: 2: + IC(1.141 ns) + CELL(0.438 ns) = 2.578 ns; Loc. = LCCOMB_X50_Y15_N10; Fanout = 1; COMB Node = 'gene_1hz:diviseur\|sig_clk_out~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { RAZ gene_1hz:diviseur|sig_clk_out~1 } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.662 ns gene_1hz:diviseur\|sig_clk_out 3 REG LCFF_X50_Y15_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.662 ns; Loc. = LCFF_X50_Y15_N11; Fanout = 2; REG Node = 'gene_1hz:diviseur\|sig_clk_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { gene_1hz:diviseur|sig_clk_out~1 gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "../gene_1hz/gene_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/G2_B6/projet BE/anémomètre/gene_1hz/gene_1hz.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 57.14 % ) " "Info: Total cell delay = 1.521 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { RAZ gene_1hz:diviseur|sig_clk_out~1 gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { RAZ {} RAZ~combout {} gene_1hz:diviseur|sig_clk_out~1 {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 1.141ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk_50M clk_50M~clkctrl gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk_50M {} clk_50M~combout {} clk_50M~clkctrl {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { RAZ gene_1hz:diviseur|sig_clk_out~1 gene_1hz:diviseur|sig_clk_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { RAZ {} RAZ~combout {} gene_1hz:diviseur|sig_clk_out~1 {} gene_1hz:diviseur|sig_clk_out {} } { 0.000ns 0.000ns 1.141ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 09:56:15 2020 " "Info: Processing ended: Tue Oct 06 09:56:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
