/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  reg [5:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [17:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[68] & in_data[26]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z & celloutsig_1_6z);
  assign celloutsig_1_11z = ~celloutsig_1_5z[2];
  assign celloutsig_1_18z = ~(celloutsig_1_17z ^ celloutsig_1_11z);
  assign celloutsig_1_6z = celloutsig_1_4z[6:2] > { in_data[121:118], celloutsig_1_3z };
  assign celloutsig_0_14z = in_data[83:80] <= celloutsig_0_12z[7:4];
  assign celloutsig_1_0z = in_data[123:115] <= in_data[153:145];
  assign celloutsig_0_6z = { celloutsig_0_5z[8:1], celloutsig_0_3z } && { in_data[88:83], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = { celloutsig_1_1z[2:0], celloutsig_1_2z } && in_data[173:161];
  assign celloutsig_1_10z = { celloutsig_1_2z[9:1], celloutsig_1_6z } && { celloutsig_1_2z[8:0], celloutsig_1_9z };
  assign celloutsig_1_17z = celloutsig_1_5z[7:4] < celloutsig_1_1z[3:0];
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] < { celloutsig_0_1z[1:0], celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[15:6], celloutsig_0_4z } % { 1'h1, celloutsig_0_8z[13:2] };
  assign celloutsig_0_19z = { celloutsig_0_15z[7:4], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z } % { 1'h1, celloutsig_0_8z[8:6], celloutsig_0_18z };
  assign celloutsig_1_15z = - { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_4z = - celloutsig_0_2z[5:3];
  assign celloutsig_0_1z = - in_data[28:26];
  assign celloutsig_1_5z = - celloutsig_1_4z[12:2];
  assign celloutsig_1_1z = ~ in_data[147:143];
  assign celloutsig_1_8z = ~ { celloutsig_1_4z[15:14], celloutsig_1_7z };
  assign celloutsig_1_7z = celloutsig_1_4z[16:14] | celloutsig_1_4z[5:3];
  assign celloutsig_0_20z = & celloutsig_0_19z[7:2];
  assign celloutsig_1_19z = celloutsig_1_15z[1] & celloutsig_1_13z[0];
  assign celloutsig_0_7z = celloutsig_0_5z[10] & celloutsig_0_1z[2];
  assign celloutsig_0_11z = celloutsig_0_4z[2] & celloutsig_0_7z;
  assign celloutsig_0_8z = celloutsig_0_5z[16:2] ~^ { celloutsig_0_5z[6], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_8z[12:4], celloutsig_0_3z } ~^ { celloutsig_0_4z[1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[69:58] ~^ { in_data[42:35], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[189:180] ~^ { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[58:44], celloutsig_0_1z, celloutsig_0_1z } ^ { in_data[77:64], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_2z[3], celloutsig_1_7z } ^ { celloutsig_1_8z[1], celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_18z = celloutsig_0_8z[13:8];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 18'h00000;
    else if (clkin_data[32]) celloutsig_1_4z = { in_data[179:163], celloutsig_1_0z };
  assign { celloutsig_0_15z[8:3], celloutsig_0_15z[0] } = ~ { celloutsig_0_9z[5:1], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_15z[2:1] = { celloutsig_0_15z[3], celloutsig_0_15z[3] };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
