// Seed: 685936820
module module_0 (
    input  tri1  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output uwire id_3,
    output tri0  id_4
);
  supply1 id_6;
  initial $display(1, 1 + 1, 1, 1, 1, id_1, 1 + id_6 !=? id_0);
  wire id_7;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  wor   id_4,
    output wor   id_5
);
  id_7(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(id_4), .id_4(id_2 != 1), .id_5(1)
  );
  supply0 id_8 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.type_2 = 0;
endmodule
