0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sim_1/new/tb_2.v,1734191857,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/4-bit_Carry_Look_Ahead.v,,,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sim_1/new/tb_CLA.v,1734207186,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sim_1/new/test_16Bit.v,,tb_CLA,,,,,,,,
,,,,,,,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/4-bit_Carry_Look_Ahead.v,1734198085,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v,,bit_4_Carry_Look_Ahead,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/ALU.v,1734125835,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_16Bit.v,,ALU,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_16Bit.v,1734201486,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v,,CLA_16Bit,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_1Bit.v,1733730852,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v,,CLA_1Bit,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_4_Bit.v,1734186230,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_64_Bit.v,,CLA_4_Bit,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/CLA_64_Bit.v,1734207547,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/SUM_64-bIt.v,,CLA_64_Bit,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/SUM_64-bIt.v,1734208233,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v,,SUM_64_bit,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/SUM_CLA_16Bit.v,1733865886,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v,,SUM_CLA_16Bit,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/_16Bit_CLA.v,1734208231,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic_64Bit.v,,Bit16_CLA,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generate_propagate_signals.v,1733730975,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic.v,,generate_propagate_signals,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic.v,1734199448,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sim_1/new/test_16Bit.v,,generation_Logic,,,,,,,,
C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sources_1/new/generation_Logic_64Bit.v,1734208235,verilog,,C:/Users/Amr/Documents/verliog_projects/Carry _look_ahead_adder/Carry _look_ahead_adder.srcs/sim_1/new/tb_CLA.v,,generation_Logic_64Bit,,,,,,,,
