{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461885364907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461885364911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 18:16:04 2016 " "Processing started: Thu Apr 28 18:16:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461885364911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885364911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prob3 -c prob3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prob3 -c prob3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885364911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461885365361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380164 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC_module-a " "Found design unit 1: VGA_SYNC_module-a" {  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380166 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC_module " "Found entity 1: VGA_SYNC_module" {  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Ball-structural " "Found design unit 1: VGA_Ball-structural" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380167 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ball " "Found entity 1: VGA_Ball" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_CONTROL-CONTROL " "Found design unit 1: SENSOR_CONTROL-CONTROL" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380168 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_CONTROL " "Found entity 1: SENSOR_CONTROL" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy-behavior " "Found design unit 1: enemy-behavior" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380170 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy " "Found entity 1: enemy" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_GENERIC-RTL " "Found design unit 1: LFSR_GENERIC-RTL" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380171 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GENERIC " "Found entity 1: LFSR_GENERIC" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Ball " "Elaborating entity \"VGA_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461885380230 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N VGA_Ball.vhd(63) " "VHDL Signal Declaration warning at VGA_Ball.vhd(63): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1461885380231 "|VGA_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC_module VGA_SYNC_module:U1 " "Elaborating entity \"VGA_SYNC_module\" for hierarchy \"VGA_SYNC_module:U1\"" {  } { { "VGA_Ball.vhd" "U1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC_module:U1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\"" {  } { { "VGA_SYNC.VHD" "video_PLL_inst" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885380269 ""}  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1461885380269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_PLL_altpll " "Found entity 1: video_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885380327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL_altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated " "Elaborating entity \"video_PLL_altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:U2 " "Elaborating entity \"ball\" for hierarchy \"ball:U2\"" {  } { { "VGA_Ball.vhd" "U2" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380331 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GAME_OVER BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"GAME_OVER\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380333 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP_R BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"TEMP_R\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380333 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP_G BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"TEMP_G\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP_B BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"TEMP_B\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size BALL.VHD(215) " "VHDL Process Statement warning at BALL.VHD(215): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME_RESET BALL.VHD(217) " "VHDL Process Statement warning at BALL.VHD(217): signal \"GAME_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_int BALL.VHD(212) " "VHDL Process Statement warning at BALL.VHD(212): inferring latch(es) for signal or variable \"x_int\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_int BALL.VHD(212) " "VHDL Process Statement warning at BALL.VHD(212): inferring latch(es) for signal or variable \"y_int\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:y_int\[0\] BALL.VHD(217) " "Inferred latch for \"Move_Ball:y_int\[0\]\" at BALL.VHD(217)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:x_int\[0\] BALL.VHD(217) " "Inferred latch for \"Move_Ball:x_int\[0\]\" at BALL.VHD(217)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP_B BALL.VHD(190) " "Inferred latch for \"TEMP_B\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP_G BALL.VHD(190) " "Inferred latch for \"TEMP_G\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP_R BALL.VHD(190) " "Inferred latch for \"TEMP_R\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GAME_OVER BALL.VHD(190) " "Inferred latch for \"GAME_OVER\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 "|VGA_Ball|ball:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST " "Elaborating entity \"enemy\" for hierarchy \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\"" {  } { { "BALL.VHD" "\\GEN_ENEMY:0:ENEMY_INST" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380334 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(74) " "VHDL Process Statement warning at enemy.vhd(74): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380336 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(75) " "VHDL Process Statement warning at enemy.vhd(75): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380336 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(78) " "VHDL Process Statement warning at enemy.vhd(78): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380336 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(81) " "VHDL Process Statement warning at enemy.vhd(81): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380336 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(84) " "VHDL Process Statement warning at enemy.vhd(84): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(85) " "VHDL Process Statement warning at enemy.vhd(85): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(86) " "VHDL Process Statement warning at enemy.vhd(86): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(87) " "VHDL Process Statement warning at enemy.vhd(87): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(89) " "VHDL Process Statement warning at enemy.vhd(89): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(91) " "VHDL Process Statement warning at enemy.vhd(91): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(92) " "VHDL Process Statement warning at enemy.vhd(92): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(94) " "VHDL Process Statement warning at enemy.vhd(94): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(95) " "VHDL Process Statement warning at enemy.vhd(95): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetn enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"resetn\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"load\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random1 enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"random1\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random2 enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"random2\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random1 enemy.vhd(108) " "VHDL Process Statement warning at enemy.vhd(108): signal \"random1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random2 enemy.vhd(109) " "VHDL Process Statement warning at enemy.vhd(109): signal \"random2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_X_pos enemy.vhd(165) " "VHDL Process Statement warning at enemy.vhd(165): signal \"Ball_X_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_Y_pos enemy.vhd(166) " "VHDL Process Statement warning at enemy.vhd(166): signal \"Ball_Y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] enemy.vhd(71) " "Inferred latch for \"count\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] enemy.vhd(71) " "Inferred latch for \"count\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] enemy.vhd(71) " "Inferred latch for \"count\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] enemy.vhd(71) " "Inferred latch for \"count\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] enemy.vhd(71) " "Inferred latch for \"count\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380337 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] enemy.vhd(71) " "Inferred latch for \"count\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] enemy.vhd(71) " "Inferred latch for \"count\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] enemy.vhd(71) " "Inferred latch for \"count\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] enemy.vhd(71) " "Inferred latch for \"count\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] enemy.vhd(71) " "Inferred latch for \"count\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] enemy.vhd(71) " "Inferred latch for \"count\[10\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] enemy.vhd(71) " "Inferred latch for \"count\[11\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] enemy.vhd(71) " "Inferred latch for \"count\[12\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] enemy.vhd(71) " "Inferred latch for \"count\[13\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] enemy.vhd(71) " "Inferred latch for \"count\[14\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] enemy.vhd(71) " "Inferred latch for \"count\[15\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] enemy.vhd(71) " "Inferred latch for \"count\[16\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] enemy.vhd(71) " "Inferred latch for \"count\[17\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] enemy.vhd(71) " "Inferred latch for \"count\[18\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] enemy.vhd(71) " "Inferred latch for \"count\[19\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] enemy.vhd(71) " "Inferred latch for \"count\[20\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] enemy.vhd(71) " "Inferred latch for \"count\[21\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] enemy.vhd(71) " "Inferred latch for \"count\[22\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] enemy.vhd(71) " "Inferred latch for \"count\[23\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] enemy.vhd(71) " "Inferred latch for \"count\[24\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] enemy.vhd(71) " "Inferred latch for \"count\[25\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] enemy.vhd(71) " "Inferred latch for \"count\[26\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] enemy.vhd(71) " "Inferred latch for \"count\[27\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] enemy.vhd(71) " "Inferred latch for \"count\[28\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] enemy.vhd(71) " "Inferred latch for \"count\[29\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] enemy.vhd(71) " "Inferred latch for \"count\[30\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] enemy.vhd(71) " "Inferred latch for \"count\[31\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[0\] enemy.vhd(71) " "Inferred latch for \"random2\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[1\] enemy.vhd(71) " "Inferred latch for \"random2\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380338 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[2\] enemy.vhd(71) " "Inferred latch for \"random2\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[3\] enemy.vhd(71) " "Inferred latch for \"random2\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[4\] enemy.vhd(71) " "Inferred latch for \"random2\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[5\] enemy.vhd(71) " "Inferred latch for \"random2\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[6\] enemy.vhd(71) " "Inferred latch for \"random2\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[7\] enemy.vhd(71) " "Inferred latch for \"random2\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[8\] enemy.vhd(71) " "Inferred latch for \"random2\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[9\] enemy.vhd(71) " "Inferred latch for \"random2\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[0\] enemy.vhd(71) " "Inferred latch for \"random1\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[1\] enemy.vhd(71) " "Inferred latch for \"random1\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[2\] enemy.vhd(71) " "Inferred latch for \"random1\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[3\] enemy.vhd(71) " "Inferred latch for \"random1\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[4\] enemy.vhd(71) " "Inferred latch for \"random1\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[5\] enemy.vhd(71) " "Inferred latch for \"random1\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[6\] enemy.vhd(71) " "Inferred latch for \"random1\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[7\] enemy.vhd(71) " "Inferred latch for \"random1\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[8\] enemy.vhd(71) " "Inferred latch for \"random1\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[9\] enemy.vhd(71) " "Inferred latch for \"random1\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load enemy.vhd(71) " "Inferred latch for \"load\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetn enemy.vhd(71) " "Inferred latch for \"resetn\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380339 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_GENERIC ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1 " "Elaborating entity \"LFSR_GENERIC\" for hierarchy \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\"" {  } { { "enemy.vhd" "r1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885380340 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn lfsr_generic.vhd(63) " "VHDL Process Statement warning at lfsr_generic.vhd(63): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load lfsr_generic.vhd(106) " "VHDL Process Statement warning at lfsr_generic.vhd(106): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed lfsr_generic.vhd(110) " "VHDL Process Statement warning at lfsr_generic.vhd(110): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed lfsr_generic.vhd(111) " "VHDL Process Statement warning at lfsr_generic.vhd(111): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TapsArray lfsr_generic.vhd(52) " "VHDL Process Statement warning at lfsr_generic.vhd(52): inferring latch(es) for signal or variable \"TapsArray\", which holds its previous value in one or more paths through the process" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[0\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[0\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[1\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[1\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[2\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[2\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[3\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[3\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[4\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[4\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[5\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[5\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[6\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[6\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[7\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[7\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[8\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[8\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885380341 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885381355 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1461885381355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885381602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0 " "Instantiated megafunction \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381602 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1461885381602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885381665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885381665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885381687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885381687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885381716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885381716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885381817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885381817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885381883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885381883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885381968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1 " "Instantiated megafunction \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885381968 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1461885381968 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1461885382472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1461885382472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1461885382472 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1461885382472 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1461885382472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|TEMP_R " "Latch ball:U2\|TEMP_R has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|BALL_ON_VALUE " "Ports D and ENA on the latch are fed by the same signal ball:U2\|BALL_ON_VALUE" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382480 ""}  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|TEMP_G " "Latch ball:U2\|TEMP_G has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|BALL_ON_VALUE " "Ports D and ENA on the latch are fed by the same signal ball:U2\|BALL_ON_VALUE" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382480 ""}  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|TEMP_B " "Latch ball:U2\|TEMP_B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|BALL_ON_VALUE " "Ports D and ENA on the latch are fed by the same signal ball:U2\|BALL_ON_VALUE" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 133 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382480 ""}  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382481 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382481 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382481 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382482 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382483 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382483 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382484 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382485 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382486 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382487 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382488 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382488 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382489 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382490 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382491 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382492 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382492 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382493 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382494 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382495 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382496 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382497 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382498 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382498 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382498 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382498 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382499 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382499 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382500 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382501 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382502 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382502 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1461885382502 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1461885382502 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1461885382515 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1461885382515 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 107 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1461885382525 "|VGA_Ball|ball:U2|enemy:\GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|\LFSR:LFSR_Reg[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1461885382525 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461885383049 "|VGA_Ball|VGA_B[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1461885383049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1461885383287 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:x_int\[7\] High " "Register ball:U2\|\\Move_Ball:x_int\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:x_int\[3\] High " "Register ball:U2\|\\Move_Ball:x_int\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:x_int\[2\] High " "Register ball:U2\|\\Move_Ball:x_int\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[8\] High " "Register ball:U2\|\\Move_Ball:y_int\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[7\] High " "Register ball:U2\|\\Move_Ball:y_int\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[6\] High " "Register ball:U2\|\\Move_Ball:y_int\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[4\] High " "Register ball:U2\|\\Move_Ball:y_int\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[3\] High " "Register ball:U2\|\\Move_Ball:y_int\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[31\] Low " "Register ball:U2\|\\Move_Ball:y_int\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1461885383462 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1461885383462 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1461885384622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1461885385074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461885385074 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885385286 "|VGA_Ball|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1461885385286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2310 " "Implemented 2310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461885385288 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461885385288 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1461885385288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2253 " "Implemented 2253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1461885385288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1461885385288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461885385288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 578 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 578 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "878 " "Peak virtual memory: 878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461885385392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 18:16:25 2016 " "Processing ended: Thu Apr 28 18:16:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461885385392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461885385392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461885385392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885385392 ""}
