;redcode
;assert 1
	SPL 0, <54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -607, <-20
	SUB @127, 100
	DJN -1, @-120
	SUB @127, 100
	DJN 500, <-9
	SUB -7, <-20
	SUB @127, 100
	SUB 130, -3
	SPL 130, -3
	SUB @-121, 103
	DJN -1, @-120
	SPL 0
	SUB 270, 3
	SUB #72, @209
	SUB #600, 0
	SUB 0, 9
	MOV 0, 0
	SUB @-121, 103
	DJN -1, @-120
	JMN <127, 100
	SUB #401, <-1
	SUB 62, @10
	ADD 0, @2
	SPL 12, <10
	DJN -1, @-120
	SUB @-127, 807
	ADD @-127, 807
	SLT 721, 99
	SUB @-151, 109
	SUB @-121, 103
	SUB -21, <-124
	CMP -7, <-420
	ADD 0, @2
	ADD 0, @2
	ADD 0, @2
	SUB -7, <-20
	MOV #30, 9
	MOV #30, 9
	DJN 500, <-9
	JMN <127, 106
	SPL 0, <54
	SUB #72, @209
	SPL 12, <10
	SPL 0, <54
	SPL 0, <54
	MOV -7, <-20
	SUB @327, 570
