Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Mar 28 14:28:47 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nahid_timing_summary_routed.rpt -rpx Nahid_timing_summary_routed.rpx
| Design       : Nahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 74 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.395    -5813.835                    847                 1749        0.053        0.000                      0                 1749        4.020        0.000                       0                  1309  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk            {0.000 5.000}      10.000          100.000         
  c1/cycle[0]  {0.000 5.000}      10.000          100.000         
  c1/cycle[1]  {0.000 5.000}      10.000          100.000         
  c1/cycle[2]  {0.000 5.000}      10.000          100.000         
  c1/cycle[3]  {0.000 5.000}      10.000          100.000         
  c1/cycle[4]  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 -0.077       -0.128                      3                 1176        0.053        0.000                      0                 1176        4.020        0.000                       0                  1235  
  c1/cycle[0]       -5.464      -31.150                     18                   30        0.871        0.000                      0                   30        4.500        0.000                       0                    72  
  c1/cycle[1]       -7.986      -45.402                     18                   54        0.825        0.000                      0                   54        4.500        0.000                       0                    74  
  c1/cycle[2]       -7.803      -36.891                     11                   45        0.854        0.000                      0                   45        4.500        0.000                       0                    74  
  c1/cycle[3]       -6.902      -57.793                     31                   47        0.621        0.000                      0                   47        4.500        0.000                       0                    74  
  c1/cycle[4]       -9.174      -62.836                     20                   65        0.460        0.000                      0                   65        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c1/cycle[0]   clk               -11.580    -2568.785                    624                  799        0.245        0.000                      0                  799  
c1/cycle[1]   clk                -7.086    -2905.679                    706                  798        0.286        0.000                      0                  798  
c1/cycle[2]   clk               -11.121    -2276.205                    567                  797        0.252        0.000                      0                  797  
c1/cycle[3]   clk               -12.395    -4045.793                    705                  796        0.463        0.000                      0                  796  
c1/cycle[4]   clk                -9.367    -2949.309                    656                  798        0.421        0.000                      0                  798  
c1/cycle[1]   c1/cycle[0]        -8.369      -42.007                     18                   53        0.683        0.000                      0                   53  
c1/cycle[2]   c1/cycle[0]        -7.757      -36.366                     12                   45        0.611        0.000                      0                   45  
c1/cycle[3]   c1/cycle[0]        -7.031      -62.787                     31                   46        0.389        0.000                      0                   46  
c1/cycle[4]   c1/cycle[0]        -8.945      -57.690                     24                   64        0.360        0.000                      0                   64  
c1/cycle[0]   c1/cycle[1]        -5.786      -39.472                     19                   32        0.616        0.000                      0                   32  
c1/cycle[2]   c1/cycle[1]        -7.549      -37.501                     13                   45        0.483        0.000                      0                   45  
c1/cycle[3]   c1/cycle[1]        -7.178      -68.407                     32                   47        0.259        0.000                      0                   47  
c1/cycle[4]   c1/cycle[1]        -8.737      -68.230                     27                   66        0.395        0.000                      0                   66  
c1/cycle[0]   c1/cycle[2]        -5.790      -38.717                     21                   32        0.653        0.000                      0                   32  
c1/cycle[1]   c1/cycle[2]        -8.590      -48.955                     20                   54        0.801        0.000                      0                   54  
c1/cycle[3]   c1/cycle[2]        -7.182      -70.300                     33                   47        0.507        0.000                      0                   47  
c1/cycle[4]   c1/cycle[2]        -9.166      -69.051                     21                   66        0.332        0.000                      0                   66  
c1/cycle[0]   c1/cycle[3]        -5.684      -35.396                     20                   32        0.596        0.000                      0                   32  
c1/cycle[1]   c1/cycle[3]        -8.261      -44.557                     17                   54        0.644        0.000                      0                   54  
c1/cycle[2]   c1/cycle[3]        -7.649      -35.719                     11                   45        0.558        0.000                      0                   45  
c1/cycle[4]   c1/cycle[3]        -8.837      -63.514                     15                   66        0.307        0.000                      0                   66  
c1/cycle[0]   c1/cycle[4]        -6.027      -41.761                     19                   32        0.649        0.000                      0                   32  
c1/cycle[1]   c1/cycle[4]        -8.772      -46.820                     22                   53        0.547        0.000                      0                   53  
c1/cycle[2]   c1/cycle[4]        -8.160      -35.978                     13                   44        0.441        0.000                      0                   44  
c1/cycle[3]   c1/cycle[4]        -7.419      -70.180                     31                   46        0.381        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.077ns,  Total Violation       -0.128ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 3.218ns (32.140%)  route 6.794ns (67.860%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.285 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.285    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.399 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    c1/o_reg[15]_i_2_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.733 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.804    13.537    c1/o_reg[19][1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.303    13.840 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.814    14.654    data1/muxr10/add4resul[17]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.778 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    14.778    data1/r10/D[17]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.323    14.656    
                         clock uncertainty           -0.035    14.620    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.081    14.701    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -14.778    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 2.876ns (28.975%)  route 7.050ns (71.025%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.391 r  c1/o_reg[7]_i_2/O[1]
                         net (fo=2, routed)           1.119    13.510    c1/o_reg[7][1]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.303    13.813 r  c1/o[5]_i_1/O
                         net (fo=5, routed)           0.754    14.567    data1/muxr6/add4resul[5]
    SLICE_X13Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.691 r  data1/muxr6/o[5]_i_1/O
                         net (fo=1, routed)           0.000    14.691    data1/r6/D[5]
    SLICE_X13Y65         FDRE                                         r  data1/r6/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.515    14.332    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  data1/r6/o_reg[5]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)        0.032    14.651    data1/r6/o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 2.876ns (28.926%)  route 7.067ns (71.074%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.391 r  c1/o_reg[7]_i_2/O[1]
                         net (fo=2, routed)           1.119    13.510    c1/o_reg[7][1]
    SLICE_X15Y63         LUT3 (Prop_lut3_I0_O)        0.303    13.813 r  c1/o[5]_i_1/O
                         net (fo=5, routed)           0.771    14.584    data1/muxr10/add4resul[5]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.708 r  data1/muxr10/o[5]_i_1/O
                         net (fo=1, routed)           0.000    14.708    data1/r10/D[5]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[5]/C
                         clock pessimism              0.323    14.656    
                         clock uncertainty           -0.035    14.620    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.077    14.697    data1/r10/o_reg[5]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r1/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 3.236ns (32.973%)  route 6.578ns (67.027%))
  Logic Levels:           14  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.285 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.285    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.399 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    c1/o_reg[15]_i_2_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.513 r  c1/o_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.513    c1/o_reg[19]_i_2_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.752 r  c1/o_reg[23]_i_3/O[2]
                         net (fo=3, routed)           0.651    13.403    c1/o_reg[23][2]
    SLICE_X15Y56         LUT3 (Prop_lut3_I0_O)        0.302    13.705 r  c1/o[22]_i_3/O
                         net (fo=3, routed)           0.750    14.455    data1/muxr1/add4resul[0]
    SLICE_X11Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.579 r  data1/muxr1/o[22]_i_2/O
                         net (fo=1, routed)           0.000    14.579    data1/r1/D[22]
    SLICE_X11Y59         FDRE                                         r  data1/r1/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522    14.339    data1/r1/clk_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  data1/r1/o_reg[22]/C
                         clock pessimism              0.323    14.662    
                         clock uncertainty           -0.035    14.626    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.031    14.657    data1/r1/o_reg[22]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.855ns  (logic 3.104ns (31.498%)  route 6.751ns (68.502%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 14.337 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.285 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.285    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.619 r  c1/o_reg[15]_i_2/O[1]
                         net (fo=2, routed)           0.597    13.216    c1/o_reg[15][1]
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.303    13.519 r  c1/o[13]_i_3/O
                         net (fo=4, routed)           0.977    14.496    data1/muxr6/add4resul[13]
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.124    14.620 r  data1/muxr6/o[13]_i_1/O
                         net (fo=1, routed)           0.000    14.620    data1/r6/D[13]
    SLICE_X14Y57         FDRE                                         r  data1/r6/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    14.337    data1/r6/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  data1/r6/o_reg[13]/C
                         clock pessimism              0.323    14.660    
                         clock uncertainty           -0.035    14.624    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)        0.081    14.705    data1/r6/o_reg[13]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.787ns  (logic 3.218ns (32.882%)  route 6.569ns (67.118%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 14.337 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.285 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.285    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.399 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    c1/o_reg[15]_i_2_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.733 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.804    13.537    c1/o_reg[19][1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.303    13.840 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.588    14.428    data1/muxr6/add4resul[17]
    SLICE_X13Y58         LUT5 (Prop_lut5_I0_O)        0.124    14.552 r  data1/muxr6/o[17]_i_1/O
                         net (fo=1, routed)           0.000    14.552    data1/r6/D[17]
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    14.337    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y58         FDRE                                         r  data1/r6/o_reg[17]/C
                         clock pessimism              0.323    14.660    
                         clock uncertainty           -0.035    14.624    
    SLICE_X13Y58         FDRE (Setup_fdre_C_D)        0.031    14.655    data1/r6/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 2.990ns (30.501%)  route 6.813ns (69.499%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.505 r  c1/o_reg[11]_i_2/O[1]
                         net (fo=2, routed)           0.707    13.213    c1/o_reg[11]_0[1]
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.303    13.516 r  c1/o[9]_i_1/O
                         net (fo=5, routed)           0.929    14.444    data1/muxr10/add4resul[9]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.568 r  data1/muxr10/o[9]_i_1/O
                         net (fo=1, routed)           0.000    14.568    data1/r10/D[9]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[9]/C
                         clock pessimism              0.323    14.656    
                         clock uncertainty           -0.035    14.620    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.079    14.699    data1/r10/o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 3.086ns (31.481%)  route 6.717ns (68.519%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 14.334 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.285 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.285    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.598 r  c1/o_reg[15]_i_2/O[3]
                         net (fo=2, routed)           0.693    13.291    c1/o_reg[15][3]
    SLICE_X10Y57         LUT3 (Prop_lut3_I0_O)        0.306    13.597 r  c1/o[15]_i_3/O
                         net (fo=4, routed)           0.847    14.444    data1/muxr6/add4resul[15]
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124    14.568 r  data1/muxr6/o[15]_i_1/O
                         net (fo=1, routed)           0.000    14.568    data1/r6/D[15]
    SLICE_X12Y62         FDRE                                         r  data1/r6/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.517    14.334    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y62         FDRE                                         r  data1/r6/o_reg[15]/C
                         clock pessimism              0.323    14.657    
                         clock uncertainty           -0.035    14.621    
    SLICE_X12Y62         FDRE (Setup_fdre_C_D)        0.079    14.700    data1/r6/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 2.858ns (29.315%)  route 6.891ns (70.685%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.370 r  c1/o_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.891    13.261    c1/o_reg[7][3]
    SLICE_X13Y59         LUT3 (Prop_lut3_I0_O)        0.306    13.567 r  c1/o[7]_i_1/O
                         net (fo=5, routed)           0.823    14.391    data1/muxr6/add4resul[7]
    SLICE_X15Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.515 r  data1/muxr6/o[7]_i_1/O
                         net (fo=1, routed)           0.000    14.515    data1/r6/D[7]
    SLICE_X15Y59         FDRE                                         r  data1/r6/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  data1/r6/o_reg[7]/C
                         clock pessimism              0.323    14.659    
                         clock uncertainty           -0.035    14.623    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)        0.029    14.652    data1/r6/o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 data1/y1/o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 3.200ns (32.790%)  route 6.559ns (67.210%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    4.766ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.706     4.766    data1/y1/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  data1/y1/o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.222 r  data1/y1/o_reg[2]/Q
                         net (fo=5, routed)           3.457     8.678    data1/mux2add4/y1r[2]
    SLICE_X16Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.802 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590     9.393    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.517 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000     9.517    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.067 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.067    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.181    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.295 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    11.424    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    11.574 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    11.574    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    12.057 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.057    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.171 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.171    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.285 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.285    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.399 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.399    c1/o_reg[15]_i_2_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.712 r  c1/o_reg[19]_i_2/O[3]
                         net (fo=2, routed)           0.426    13.139    c1/o_reg[19][3]
    SLICE_X15Y56         LUT3 (Prop_lut3_I0_O)        0.306    13.445 r  c1/o[19]_i_3__0/O
                         net (fo=4, routed)           0.956    14.401    data1/muxr10/add4resul[19]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.524 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    14.524    data1/r10/D[19]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.323    14.656    
                         clock uncertainty           -0.035    14.620    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.079    14.699    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -14.525    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.047%)  route 0.181ns (41.953%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X1Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=2, routed)           0.181     1.766    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[11]_0[8]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.045     1.811 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.811    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.876 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.876    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]_0[9]
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.876     1.965    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.246     1.718    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.105     1.823    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.137%)  route 0.225ns (57.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X8Y97          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.225     1.806    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]_0[3]
    SLICE_X8Y101         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.843     1.932    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X8Y101         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.246     1.685    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.060     1.745    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.398%)  route 0.182ns (41.602%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.603     1.445    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.182     1.769    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[11]
    SLICE_X3Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.814 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carryxortop_i_1__17/O
                         net (fo=1, routed)           0.000     1.814    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[11]
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.884 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.884    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[12]
    SLICE_X3Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X3Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.821    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y92          FDRE                                         r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.640    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y92          SRL16E                                       r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y92          SRL16E                                       r  data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
                         clock pessimism             -0.506     1.456    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.573    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.293ns (64.968%)  route 0.158ns (35.032%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X1Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.158     1.729    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[11]_0[9]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.099     1.828 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.828    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.894 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.894    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]_0[10]
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.876     1.965    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.246     1.718    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.105     1.823    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.676%)  route 0.252ns (66.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X1Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.252     1.824    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]_0[10]
    SLICE_X0Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.876     1.965    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X0Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.246     1.718    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.012     1.730    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.489%)  route 0.321ns (69.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X11Y98         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.321     1.879    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]_0[11]
    SLICE_X5Y104         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.869     1.959    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y104         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.070     1.782    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.460%)  route 0.226ns (47.540%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X5Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.226     1.811    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[11]_0[10]
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.856    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.919 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.919    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]_0[11]
    SLICE_X4Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.870     1.960    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X4Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.246     1.713    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.818    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.942%)  route 0.286ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.574     1.416    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X9Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.286     1.830    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[12]_0[10]
    SLICE_X5Y103         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.869     1.959    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X5Y103         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.246     1.712    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.016     1.728    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[14].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.326ns (67.356%)  route 0.158ns (32.644%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X1Y100         FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.158     1.729    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[11]_0[9]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.099     1.828 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.828    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[10]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.927 r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.927    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]_0[11]
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.876     1.965    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X1Y99          FDRE                                         r  data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.246     1.718    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.105     1.823    data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y93    c1/FSM_sequential_cycle_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y92    c1/FSM_sequential_cycle_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y92    c1/FSM_sequential_cycle_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y92    c1/FSM_sequential_cycle_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y81    c1/FSM_sequential_cycle_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y93    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y93    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[22].pipe_reg[22][0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y83   data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y85   data1/divider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y59    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y59    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y76   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y76   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y72   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y72   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y72   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y72   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y93    data1/divider/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[21].pipe_reg[21][0]_srl20/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y92    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y92    data1/sqrtcalc/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y76   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y76   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y59    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y59    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y72   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y72   data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_last.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y73    data1/sqrtcalc/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[0]

Setup :           18  Failing Endpoints,  Worst Slack       -5.464ns,  Total Violation      -31.150ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.464ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.874ns  (logic 0.124ns (0.963%)  route 12.750ns (99.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.281ns = ( 12.281 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.915ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    23.113    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.911    11.697    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.100    11.797 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.281    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.453    12.734    
                         clock uncertainty           -0.035    12.698    
                         time borrowed                4.950    17.648    
  -------------------------------------------------------------------
                         required time                         17.648    
                         arrival time                         -23.113    
  -------------------------------------------------------------------
                         slack                                 -5.464    

Slack (VIOLATED) :        -5.095ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.755ns  (logic 0.124ns (0.972%)  route 12.631ns (99.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.505ns = ( 12.505 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    22.994    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885    11.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100    11.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.505    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.453    12.958    
                         clock uncertainty           -0.035    12.923    
                         time borrowed                4.976    17.899    
  -------------------------------------------------------------------
                         required time                         17.899    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 -5.095    

Slack (VIOLATED) :        -2.101ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.661ns  (logic 0.124ns (1.283%)  route 9.537ns (98.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.054    18.292    c1/cycle[0]
    SLICE_X7Y48          LUT4 (Prop_lut4_I1_O)        0.124    18.416 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    19.900    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964    11.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100    11.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588    12.438    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.453    12.890    
                         clock uncertainty           -0.035    12.855    
                         time borrowed                4.944    17.799    
  -------------------------------------------------------------------
                         required time                         17.799    
                         arrival time                         -19.900    
  -------------------------------------------------------------------
                         slack                                 -2.101    

Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.124ns (1.280%)  route 9.565ns (98.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.677ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.715    13.953    c1/cycle[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.124    14.077 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    14.928    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964     6.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100     6.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827     7.677    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.453     8.129    
                         clock uncertainty           -0.035     8.094    
                         time borrowed                4.953    13.047    
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                 -1.881    

Slack (VIOLATED) :        -1.801ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.124ns (1.328%)  route 9.215ns (98.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.267    13.505    c1/cycle[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.629 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    14.578    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964     6.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100     6.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.386    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.453     7.839    
                         clock uncertainty           -0.035     7.803    
                         time borrowed                4.973    12.776    
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -1.801    

Slack (VIOLATED) :        -1.793ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 0.124ns (1.334%)  route 9.175ns (98.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.354ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.850    13.089    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    13.213 f  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.324    14.537    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X8Y48          LDCE                                         f  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.583     7.354    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.453     7.806    
                         clock uncertainty           -0.035     7.771    
                         time borrowed                4.973    12.744    
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                 -1.793    

Slack (VIOLATED) :        -1.741ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 0.124ns (1.319%)  route 9.278ns (98.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.386    13.624    c1/cycle[0]
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.124    13.748 f  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    14.640    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         f  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758     7.529    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.453     7.981    
                         clock uncertainty           -0.035     7.946    
                         time borrowed                4.953    12.899    
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -1.741    

Slack (VIOLATED) :        -1.701ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.124ns (1.329%)  route 9.210ns (98.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.988    13.227    c1/cycle[0]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    14.572    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.481    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.453     7.933    
                         clock uncertainty           -0.035     7.898    
                         time borrowed                4.973    12.871    
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.519ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 0.124ns (1.355%)  route 9.028ns (98.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.501ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.587    12.826    c1/cycle[0]
    SLICE_X6Y49          LUT4 (Prop_lut4_I2_O)        0.124    12.950 r  c1/seladd4_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.441    14.390    c1/seladd4_2_reg[1]_i_1_n_0
    SLICE_X17Y48         LDCE                                         r  c1/seladd4_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.796     6.582    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.682 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.819     7.501    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y48         LDCE                                         r  c1/seladd4_2_reg[1]/G
                         clock pessimism              0.453     7.954    
                         clock uncertainty           -0.035     7.919    
                         time borrowed                4.953    12.872    
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                 -1.519    

Slack (VIOLATED) :        -1.500ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.206ns  (logic 0.124ns (1.347%)  route 9.082ns (98.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.501    12.739    c1/cycle[0]
    SLICE_X7Y49          LUT4 (Prop_lut4_I3_O)        0.124    12.863 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    14.444    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.796     6.582    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.682 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901     7.582    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.453     8.035    
                         clock uncertainty           -0.035     8.000    
                         time borrowed                4.944    12.944    
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                 -1.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.045ns (1.891%)  route 2.335ns (98.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.901     3.486    c1/cycle[0]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     3.531 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.434     3.965    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.092     3.231    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.056     3.287 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.259     3.546    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.553     2.993    
                         clock uncertainty            0.035     3.028    
    SLICE_X5Y53          LDCE (Hold_ldce_G_D)         0.066     3.094    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.094    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.402ns  (logic 0.045ns (1.874%)  route 2.357ns (98.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns = ( 8.424 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.777     8.362    c1/cycle[0]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.045     8.407 f  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.580     8.987    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.907     8.046    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.056     8.102 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     8.424    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.553     7.871    
                         clock uncertainty            0.035     7.906    
    SLICE_X7Y60          LDCE (Hold_ldce_G_D)         0.070     7.976    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -7.976    
                         arrival time                           8.987    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.045ns (1.701%)  route 2.600ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.103     3.689    c1/cycle[0]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.045     3.734 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.497     4.230    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X3Y53          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.092     3.231    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.056     3.287 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.271     3.558    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y53          LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.553     3.005    
                         clock uncertainty            0.035     3.041    
    SLICE_X3Y53          LDCE (Hold_ldce_G_D)         0.070     3.111    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.111    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.654ns  (logic 0.045ns (1.696%)  route 2.609ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns = ( 8.410 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.048     8.633    c1/cycle[0]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.045     8.678 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.561     9.239    c1/enable4_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.907     8.046    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.056     8.102 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.308     8.410    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.553     7.857    
                         clock uncertainty            0.035     7.892    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.052     7.944    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -7.944    
                         arrival time                           9.239    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.752%)  route 2.524ns (98.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.524     9.110    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     9.155 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.155    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.553     7.601    
                         clock uncertainty            0.035     7.636    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.757    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.757    
                         arrival time                           9.155    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.879ns  (logic 0.045ns (1.563%)  route 2.834ns (98.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 8.485 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.834     9.420    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.045     9.465 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     9.465    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.907     8.046    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.056     8.102 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     8.485    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.553     7.932    
                         clock uncertainty            0.035     7.967    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     8.058    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.058    
                         arrival time                           9.465    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        3.113ns  (logic 0.045ns (1.446%)  route 3.068ns (98.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.730ns = ( 8.730 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.625     9.210    c1/cycle[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.045     9.255 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.443     9.698    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X16Y47         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.996     8.135    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.056     8.191 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.539     8.730    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X16Y47         LDCE                                         f  c1/seladd4_2_reg[0]/G
                         clock pessimism             -0.553     8.177    
                         clock uncertainty            0.035     8.212    
    SLICE_X16Y47         LDCE (Hold_ldce_G_D)         0.070     8.282    c1/seladd4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.282    
                         arrival time                           9.698    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.059%)  route 2.140ns (97.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 7.761 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.140     8.726    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.045     8.771 f  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.771    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.333     7.472    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.056     7.528 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.761    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     7.208    
                         clock uncertainty            0.035     7.243    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.334    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.334    
                         arrival time                           8.771    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.678ns  (logic 0.045ns (1.681%)  route 2.633ns (98.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.633     9.218    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     9.263 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     9.263    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.553     7.601    
                         clock uncertainty            0.035     7.636    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.756    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.756    
                         arrival time                           9.263    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.687ns  (logic 0.045ns (1.675%)  route 2.642ns (98.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 8.173 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.642     9.227    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.045     9.272 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     9.272    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.615     7.754    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.056     7.810 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.173    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.553     7.619    
                         clock uncertainty            0.035     7.655    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     7.746    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -7.746    
                         arrival time                           9.272    
  -------------------------------------------------------------------
                         slack                                  1.526    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[0]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y83   c1/clr2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y82   c1/clr4_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X7Y85   c1/clr7_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X0Y95   c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X9Y84   c1/enable6_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X11Y49  c1/seladd1_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X17Y48  c1/seladd4_2_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X18Y48  c1/seladd4_2_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X9Y57   c1/selmul1_1_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X9Y57   c1/selmul1_1_reg[1]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[1]

Setup :           18  Failing Endpoints,  Worst Slack       -7.986ns,  Total Violation      -45.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.825ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.986ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 0.124ns (0.847%)  route 14.517ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    19.878    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.165     5.950    c1/cycle[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.100     6.050 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.502    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.453     6.955    
                         clock uncertainty           -0.035     6.919    
                         time borrowed                4.973    11.892    
  -------------------------------------------------------------------
                         required time                         11.892    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 -7.986    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.701ns  (logic 0.124ns (0.843%)  route 14.577ns (99.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 11.585 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.938    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.249    11.033    c1/cycle[1]
    SLICE_X6Y82          LUT5 (Prop_lut5_I1_O)        0.100    11.133 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.585    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.453    12.038    
                         clock uncertainty           -0.035    12.003    
                         time borrowed                4.973    16.976    
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.883ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.648ns  (logic 0.124ns (0.847%)  route 14.524ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    19.885    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.305     6.090    c1/cycle[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.100     6.190 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.641    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.453     7.094    
                         clock uncertainty           -0.035     7.058    
                         time borrowed                4.944    12.002    
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -19.885    
  -------------------------------------------------------------------
                         slack                                 -7.883    

Slack (VIOLATED) :        -7.857ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.556ns  (logic 0.124ns (0.852%)  route 14.432ns (99.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 11.575 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.793    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.161    10.946    c1/cycle[1]
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.100    11.046 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.575    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.453    12.028    
                         clock uncertainty           -0.035    11.992    
                         time borrowed                4.944    16.936    
  -------------------------------------------------------------------
                         required time                         16.936    
                         arrival time                         -24.793    
  -------------------------------------------------------------------
                         slack                                 -7.857    

Slack (VIOLATED) :        -4.989ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        16.101ns  (logic 0.124ns (0.770%)  route 15.977ns (99.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.988ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         14.720    19.958    c1/cycle[1]
    SLICE_X8Y59          LUT3 (Prop_lut3_I1_O)        0.124    20.082 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    21.338    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.582     9.366    c1/cycle[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.100     9.466 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    10.988    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.453    11.441    
                         clock uncertainty           -0.035    11.405    
                         time borrowed                4.944    16.349    
  -------------------------------------------------------------------
                         required time                         16.349    
                         arrival time                         -21.338    
  -------------------------------------------------------------------
                         slack                                 -4.989    

Slack (VIOLATED) :        -4.816ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.388ns  (logic 0.124ns (0.862%)  route 14.264ns (99.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 14.448 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    24.626    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.007    12.792    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.100    12.892 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.448    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.453    14.901    
                         clock uncertainty           -0.035    14.866    
                         time borrowed                4.944    19.810    
  -------------------------------------------------------------------
                         required time                         19.810    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                 -4.816    

Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.781ns  (logic 0.124ns (1.412%)  route 8.657ns (98.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.411ns = ( 12.411 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.435    17.673    c1/cycle[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124    17.797 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    19.018    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817    11.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100    11.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710    12.411    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.453    12.864    
                         clock uncertainty           -0.035    12.829    
                         time borrowed                4.973    17.802    
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 0.124ns (1.526%)  route 8.003ns (98.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.206ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.054    12.292    c1/cycle[1]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    12.416 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    13.364    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.206    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.453     7.659    
                         clock uncertainty           -0.035     7.624    
                         time borrowed                4.973    12.597    
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (VIOLATED) :        -0.581ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.124ns (1.725%)  route 7.065ns (98.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.485ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.689    10.926    c1/cycle[1]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124    11.050 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           1.377    12.427    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.149     5.934    c1/cycle[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.100     6.034 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.451     6.485    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/G
                         clock pessimism              0.453     6.937    
                         clock uncertainty           -0.035     6.902    
                         time borrowed                4.944    11.846    
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.124ns (1.558%)  route 7.836ns (98.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.895ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.905    12.143    c1/cycle[1]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.124    12.267 r  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.931    13.197    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827     7.497    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.453     7.950    
                         clock uncertainty           -0.035     7.914    
                         time borrowed                4.930    12.844    
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                 -0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        1.930ns  (logic 0.045ns (2.331%)  route 1.885ns (97.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns = ( 8.088 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.885     8.470    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.515 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     8.515    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.661     7.798    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.854 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     8.088    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.553     7.534    
                         clock uncertainty            0.035     7.570    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     7.690    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -7.690    
                         arrival time                           8.515    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.045ns (1.807%)  route 2.445ns (98.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.445     4.030    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.045     4.075 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.075    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.919     3.057    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.113 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.496    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.553     2.943    
                         clock uncertainty            0.035     2.978    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.069    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.039     3.623    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     3.668 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.668    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.480     2.618    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.056     2.674 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.907    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     2.354    
                         clock uncertainty            0.035     2.389    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     2.480    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.611ns  (logic 0.045ns (1.723%)  route 2.566ns (98.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 8.466 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     8.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     9.044 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.152     9.196    c1/selr7_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         r  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.108     8.246    c1/cycle[1]
    SLICE_X3Y52          LUT5 (Prop_lut5_I3_O)        0.056     8.302 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.164     8.466    c1/selsqrt_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.553     7.912    
                         clock uncertainty            0.035     7.948    
    SLICE_X2Y52          LDCE (Hold_ldce_G_D)         0.059     8.007    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -8.007    
                         arrival time                           9.196    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.223ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.275ns  (logic 0.045ns (1.978%)  route 2.230ns (98.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 8.094 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.616     8.200    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.045     8.245 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.859    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.660     7.797    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.056     7.853 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     8.094    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.553     7.541    
                         clock uncertainty            0.035     7.576    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     7.635    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.635    
                         arrival time                           8.859    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.045ns (1.638%)  route 2.702ns (98.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.287     4.332    c1/selr7_reg_i_1_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.106     3.244    c1/cycle[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.056     3.300 f  c1/selr7_reg_i_2/O
                         net (fo=1, routed)           0.230     3.530    c1/selr7_reg_i_2_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/G
                         clock pessimism             -0.553     2.977    
                         clock uncertainty            0.035     3.012    
    SLICE_X6Y46          LDCE (Hold_ldce_G_D)         0.063     3.075    c1/selr7_reg
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.036%)  route 2.165ns (97.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 7.925 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.718     8.302    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.045     8.347 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.447     8.794    c1/clr7_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.504     7.641    c1/cycle[1]
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.056     7.697 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.228     7.925    c1/clr11_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.553     7.372    
                         clock uncertainty            0.035     7.407    
    SLICE_X6Y91          LDCE (Hold_ldce_G_D)         0.059     7.466    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.466    
                         arrival time                           8.794    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.331ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.999ns  (logic 0.045ns (1.501%)  route 2.954ns (98.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 8.709 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.735     9.319    c1/cycle[1]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     9.364 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     9.583    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.046     8.183    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.056     8.239 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.470     8.709    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.553     8.155    
                         clock uncertainty            0.035     8.191    
    SLICE_X7Y50          LDCE (Hold_ldce_G_D)         0.061     8.252    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.252    
                         arrival time                           9.583    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.725ns  (logic 0.045ns (1.652%)  route 2.680ns (98.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 8.379 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.680     9.264    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.045     9.309 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     9.309    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.823     7.960    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.056     8.016 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.379    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.553     7.826    
                         clock uncertainty            0.035     7.861    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     7.952    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -7.952    
                         arrival time                           9.309    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.045ns (1.554%)  route 2.851ns (98.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 8.516 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     8.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     9.044 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.437     9.481    c1/selr7_reg_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.892     8.030    c1/cycle[1]
    SLICE_X7Y59          LUT5 (Prop_lut5_I2_O)        0.056     8.086 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.430     8.516    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.553     7.963    
                         clock uncertainty            0.035     7.998    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.066     8.064    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.064    
                         arrival time                           9.481    
  -------------------------------------------------------------------
                         slack                                  1.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[1]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y98   c1/opadd5_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y98   c1/opadd5_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y54   c1/seladd3_2_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y91   c1/clr11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y82   c1/clr4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X10Y84  c1/clr6_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y85   c1/enable9_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X5Y53   c1/opadd3_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y98   c1/opadd5_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y98   c1/opadd5_reg[1]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[2]

Setup :           11  Failing Endpoints,  Worst Slack       -7.803ns,  Total Violation      -36.891ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.803ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.029ns  (logic 0.124ns (0.884%)  route 13.905ns (99.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 11.072 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    24.266    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.736    10.521    c1/cycle[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.100    10.621 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.072    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.453    11.525    
                         clock uncertainty           -0.035    11.490    
                         time borrowed                4.973    16.463    
  -------------------------------------------------------------------
                         required time                         16.463    
                         arrival time                         -24.266    
  -------------------------------------------------------------------
                         slack                                 -7.803    

Slack (VIOLATED) :        -7.717ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.036ns  (logic 0.124ns (0.883%)  route 13.912ns (99.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 11.195 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.273    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.859    10.644    c1/cycle[2]
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.100    10.744 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.195    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.453    11.648    
                         clock uncertainty           -0.035    11.612    
                         time borrowed                4.944    16.556    
  -------------------------------------------------------------------
                         required time                         16.556    
                         arrival time                         -24.273    
  -------------------------------------------------------------------
                         slack                                 -7.717    

Slack (VIOLATED) :        -7.679ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.943ns  (logic 0.124ns (0.889%)  route 13.819ns (99.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 11.141 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.181    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.727    10.512    c1/cycle[2]
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.100    10.612 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.141    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.453    11.593    
                         clock uncertainty           -0.035    11.558    
                         time borrowed                4.944    16.502    
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 -7.679    

Slack (VIOLATED) :        -7.654ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.089ns  (logic 0.124ns (0.880%)  route 13.965ns (99.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 11.282 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.326    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.946    10.730    c1/cycle[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.100    10.830 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.282    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.453    11.735    
                         clock uncertainty           -0.035    11.700    
                         time borrowed                4.973    16.673    
  -------------------------------------------------------------------
                         required time                         16.673    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 -7.654    

Slack (VIOLATED) :        -4.139ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.776ns  (logic 0.124ns (0.900%)  route 13.652ns (99.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 14.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    24.014    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.071    12.856    c1/cycle[2]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.100    12.956 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.513    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.453    14.966    
                         clock uncertainty           -0.035    14.930    
                         time borrowed                4.944    19.874    
  -------------------------------------------------------------------
                         required time                         19.874    
                         arrival time                         -24.014    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (VIOLATED) :        -0.760ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.829ns  (logic 0.124ns (1.584%)  route 7.705ns (98.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.983ns = ( 11.983 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.625    16.863    c1/cycle[2]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.124    16.987 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    18.067    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.814    11.599    c1/cycle[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I2_O)        0.100    11.699 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285    11.983    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.453    12.436    
                         clock uncertainty           -0.035    12.401    
                         time borrowed                4.906    17.307    
  -------------------------------------------------------------------
                         required time                         17.307    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                 -0.760    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.531ns  (logic 0.124ns (1.646%)  route 7.407ns (98.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.003ns = ( 12.003 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.858    16.096    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.549    17.769    c1/enable8_reg_i_1_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.347    11.132    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.100    11.232 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.771    12.003    c1/enable2_reg_i_2_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.453    12.456    
                         clock uncertainty           -0.035    12.421    
                         time borrowed                4.944    17.365    
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.324ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.040ns  (logic 0.124ns (1.542%)  route 7.916ns (98.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 12.583 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.066    17.303    c1/cycle[2]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    17.427 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    18.278    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.583    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.453    13.036    
                         clock uncertainty           -0.035    13.001    
                         time borrowed                4.953    17.954    
  -------------------------------------------------------------------
                         required time                         17.954    
                         arrival time                         -18.278    
  -------------------------------------------------------------------
                         slack                                 -0.324    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.720ns  (logic 0.124ns (1.606%)  route 7.596ns (98.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.359ns = ( 12.359 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.704    16.942    c1/cycle[2]
    SLICE_X9Y45          LUT5 (Prop_lut5_I4_O)        0.124    17.066 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    17.958    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717    11.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100    11.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.359    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.453    12.812    
                         clock uncertainty           -0.035    12.777    
                         time borrowed                4.953    17.730    
  -------------------------------------------------------------------
                         required time                         17.730    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.124ns (1.518%)  route 8.045ns (98.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.464    11.701    c1/cycle[2]
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124    11.825 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    13.406    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.086     6.870    c1/cycle[2]
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.970 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901     7.871    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.453     8.324    
                         clock uncertainty           -0.035     8.288    
                         time borrowed                4.944    13.232    
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                 -0.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.055ns  (logic 0.045ns (2.190%)  route 2.010ns (97.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.010     8.594    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.639    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.553     7.629    
                         clock uncertainty            0.035     7.664    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.785    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.785    
                         arrival time                           8.639    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.184%)  route 2.015ns (97.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.015     8.599    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     8.644 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.644    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.553     7.629    
                         clock uncertainty            0.035     7.664    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.784    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.784    
                         arrival time                           8.644    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.109ns  (logic 0.045ns (2.134%)  route 2.064ns (97.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns = ( 8.194 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.921     8.693    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.627     7.764    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.056     7.820 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.374     8.194    c1/selr11_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.553     7.641    
                         clock uncertainty            0.035     7.676    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.070     7.746    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.746    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.045ns (2.419%)  route 1.815ns (97.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.815     3.400    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.445 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.445    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.413     2.550    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.056     2.606 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.840    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.553     2.287    
                         clock uncertainty            0.035     2.322    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.442    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.046ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.045ns (1.869%)  route 2.363ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.363     3.947    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.992 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.992    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.796     2.934    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.056     2.990 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.373    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.553     2.820    
                         clock uncertainty            0.035     2.855    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     2.946    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.045ns (2.048%)  route 2.153ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns = ( 8.192 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.010     8.782    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X6Y68          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.759     7.896    c1/cycle[2]
    SLICE_X6Y68          LUT5 (Prop_lut5_I2_O)        0.056     7.952 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.240     8.192    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X6Y68          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.553     7.639    
                         clock uncertainty            0.035     7.675    
    SLICE_X6Y68          LDCE (Hold_ldce_G_D)         0.059     7.734    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.734    
                         arrival time                           8.782    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.237ns  (logic 0.045ns (2.012%)  route 2.192ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns = ( 8.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.049     8.821    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.753     7.890    c1/cycle[2]
    SLICE_X7Y68          LUT5 (Prop_lut5_I3_O)        0.056     7.946 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.274     8.221    c1/selr3_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.553     7.667    
                         clock uncertainty            0.035     7.703    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     7.773    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.773    
                         arrival time                           8.821    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.319ns  (logic 0.045ns (1.940%)  route 2.274ns (98.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 8.240 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.274     8.859    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.045     8.904 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.904    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.684     7.821    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.056     7.877 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.240    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.553     7.687    
                         clock uncertainty            0.035     7.722    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     7.813    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -7.813    
                         arrival time                           8.904    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.111ns  (logic 0.045ns (2.132%)  route 2.066ns (97.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 8.062 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.452     8.037    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045     8.082 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.695    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.627     7.764    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.056     7.820 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     8.062    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.553     7.508    
                         clock uncertainty            0.035     7.544    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     7.603    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.603    
                         arrival time                           8.695    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.045ns (2.257%)  route 1.949ns (97.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     3.578    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.471     2.609    c1/cycle[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.056     2.665 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     2.893    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.553     2.339    
                         clock uncertainty            0.035     2.375    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.434    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[2]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y53   c1/seladd3_1_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y53   c1/seladd3_2_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X0Y95   c1/enable11_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y54   c1/seladd3_2_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y101  c1/seladd5_2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y83   c1/clr2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y82   c1/clr4_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X10Y84  c1/clr6_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X8Y86   c1/clr8_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y58   c1/enable3_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[3]

Setup :           31  Failing Endpoints,  Worst Slack       -6.902ns,  Total Violation      -57.793ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.902ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 0.124ns (0.869%)  route 14.143ns (99.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.235ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.915ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    19.505    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         f  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.867     6.652    c1/cycle[3]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.100     6.752 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484     7.235    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.453     7.688    
                         clock uncertainty           -0.035     7.653    
                         time borrowed                4.950    12.603    
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -19.505    
  -------------------------------------------------------------------
                         slack                                 -6.902    

Slack (VIOLATED) :        -6.641ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 0.124ns (0.876%)  route 14.024ns (99.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.351ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    19.386    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732     6.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100     6.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.453     7.804    
                         clock uncertainty           -0.035     7.769    
                         time borrowed                4.976    12.745    
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -19.386    
  -------------------------------------------------------------------
                         slack                                 -6.641    

Slack (VIOLATED) :        -6.605ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.159ns  (logic 0.124ns (0.942%)  route 13.035ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 11.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    23.396    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.065    10.849    c1/cycle[3]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.100    10.949 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.401    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.453    11.854    
                         clock uncertainty           -0.035    11.819    
                         time borrowed                4.973    16.792    
  -------------------------------------------------------------------
                         required time                         16.792    
                         arrival time                         -23.396    
  -------------------------------------------------------------------
                         slack                                 -6.605    

Slack (VIOLATED) :        -6.556ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.219ns  (logic 0.124ns (0.938%)  route 13.095ns (99.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 11.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    23.457    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.173    10.958    c1/cycle[3]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.100    11.058 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.510    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.453    11.963    
                         clock uncertainty           -0.035    11.927    
                         time borrowed                4.973    16.900    
  -------------------------------------------------------------------
                         required time                         16.900    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                 -6.556    

Slack (VIOLATED) :        -6.542ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.074ns  (logic 0.124ns (0.948%)  route 12.950ns (99.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 11.407 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    23.311    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.994    10.778    c1/cycle[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.100    10.878 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.407    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.453    11.860    
                         clock uncertainty           -0.035    11.825    
                         time borrowed                4.944    16.769    
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -23.311    
  -------------------------------------------------------------------
                         slack                                 -6.542    

Slack (VIOLATED) :        -6.486ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.166ns  (logic 0.124ns (0.942%)  route 13.042ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 11.556 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    23.403    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.221    11.005    c1/cycle[3]
    SLICE_X7Y79          LUT5 (Prop_lut5_I2_O)        0.100    11.105 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.556    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.453    12.009    
                         clock uncertainty           -0.035    11.974    
                         time borrowed                4.944    16.918    
  -------------------------------------------------------------------
                         required time                         16.918    
                         arrival time                         -23.403    
  -------------------------------------------------------------------
                         slack                                 -6.486    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        12.906ns  (logic 0.124ns (0.961%)  route 12.782ns (99.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.578ns = ( 15.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    23.144    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.137    13.922    c1/cycle[3]
    SLICE_X6Y91          LUT4 (Prop_lut4_I0_O)        0.100    14.022 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    15.578    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.453    16.031    
                         clock uncertainty           -0.035    15.996    
                         time borrowed                4.944    20.940    
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.109ns  (logic 0.124ns (0.879%)  route 13.985ns (99.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.861ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    19.346    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.570    10.355    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.100    10.455 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    11.861    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.453    12.313    
                         clock uncertainty           -0.035    12.278    
                         time borrowed                4.944    17.222    
  -------------------------------------------------------------------
                         required time                         17.222    
                         arrival time                         -19.346    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -1.393ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.900ns  (logic 0.124ns (1.393%)  route 8.776ns (98.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns = ( 12.374 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.918ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.884    18.122    c1/cycle[3]
    SLICE_X9Y45          LUT5 (Prop_lut5_I1_O)        0.124    18.246 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    19.138    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732    11.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100    11.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.374    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.453    12.827    
                         clock uncertainty           -0.035    12.792    
                         time borrowed                4.953    17.745    
  -------------------------------------------------------------------
                         required time                         17.745    
                         arrival time                         -19.138    
  -------------------------------------------------------------------
                         slack                                 -1.393    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 0.124ns (1.375%)  route 8.893ns (98.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.945    13.183    c1/cycle[3]
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124    13.307 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    14.255    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.097     6.882    c1/cycle[3]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.982 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.518    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.453     7.971    
                         clock uncertainty           -0.035     7.936    
                         time borrowed                4.973    12.909    
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                 -1.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.750%)  route 1.591ns (97.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 7.997 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     8.175    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.045     8.220 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     8.220    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.570     7.708    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.764 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     7.997    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.553     7.444    
                         clock uncertainty            0.035     7.479    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     7.599    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -7.599    
                         arrival time                           8.220    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.491%)  route 1.762ns (97.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     3.391    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.433     2.571    c1/cycle[3]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.056     2.627 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     2.854    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.553     2.301    
                         clock uncertainty            0.035     2.337    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.396    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.016%)  route 2.188ns (97.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.188     8.772    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     8.817 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.817    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.553     7.654    
                         clock uncertainty            0.035     7.689    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.810    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.810    
                         arrival time                           8.817    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.025ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.984     3.668    c1/clr5_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.681     2.818    c1/cycle[3]
    SLICE_X10Y84         LUT5 (Prop_lut5_I2_O)        0.056     2.874 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.102    c1/clr6_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.553     2.549    
                         clock uncertainty            0.035     2.584    
    SLICE_X10Y84         LDCE (Hold_ldce_G_D)         0.059     2.643    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.045ns (2.211%)  route 1.991ns (97.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 8.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.936     8.620    c1/clr5_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.579     7.717    c1/cycle[3]
    SLICE_X9Y86          LUT5 (Prop_lut5_I3_O)        0.056     7.773 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.261     8.034    c1/clr9_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.553     7.481    
                         clock uncertainty            0.035     7.516    
    SLICE_X9Y86          LDCE (Hold_ldce_G_D)         0.070     7.586    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -7.586    
                         arrival time                           8.620    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.042ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.037ns  (logic 0.045ns (2.209%)  route 1.992ns (97.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 8.038 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     8.621    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         r  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.617     7.754    c1/cycle[3]
    SLICE_X10Y85         LUT5 (Prop_lut5_I3_O)        0.056     7.810 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     8.038    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.553     7.485    
                         clock uncertainty            0.035     7.520    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     7.579    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -7.579    
                         arrival time                           8.621    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.243     8.828    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.873 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.873    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.553     7.654    
                         clock uncertainty            0.035     7.689    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.809    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.809    
                         arrival time                           8.873    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.045ns (2.180%)  route 2.019ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.964     3.648    c1/clr5_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         f  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.606     2.744    c1/cycle[3]
    SLICE_X8Y84          LUT5 (Prop_lut5_I3_O)        0.056     2.800 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     3.028    c1/clr10_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.553     2.474    
                         clock uncertainty            0.035     2.510    
    SLICE_X8Y84          LDCE (Hold_ldce_G_D)         0.059     2.569    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.648    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.096ns  (logic 0.045ns (2.147%)  route 2.051ns (97.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 8.053 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.996     8.680    c1/clr5_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.632     7.769    c1/cycle[3]
    SLICE_X8Y86          LUT5 (Prop_lut5_I3_O)        0.056     7.825 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.228     8.053    c1/clr8_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.553     7.500    
                         clock uncertainty            0.035     7.535    
    SLICE_X8Y86          LDCE (Hold_ldce_G_D)         0.059     7.594    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -7.594    
                         arrival time                           8.680    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 7.852 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.099     8.683    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     8.728 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.728    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.425     7.563    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.056     7.619 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.852    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.553     7.299    
                         clock uncertainty            0.035     7.334    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.425    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.425    
                         arrival time                           8.728    
  -------------------------------------------------------------------
                         slack                                  1.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[3]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[3]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X8Y84   c1/clr10_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y83   c1/clr2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y82   c1/clr4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X10Y84  c1/clr6_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X3Y59   c1/enable2_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y58   c1/enable3_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y58   c1/enable3_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y58   c1/enable4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y58   c1/enable4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X7Y60   c1/enable5_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[4]

Setup :           20  Failing Endpoints,  Worst Slack       -9.174ns,  Total Violation      -62.836ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.174ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.287ns  (logic 0.124ns (0.811%)  route 15.163ns (99.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 10.951 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    25.514    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.623    10.399    c1/cycle[4]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.100    10.499 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    10.951    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.452    11.403    
                         clock uncertainty           -0.035    11.367    
                         time borrowed                4.973    16.340    
  -------------------------------------------------------------------
                         required time                         16.340    
                         arrival time                         -25.514    
  -------------------------------------------------------------------
                         slack                                 -9.174    

Slack (VIOLATED) :        -8.881ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.227ns  (logic 0.124ns (0.814%)  route 15.103ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.183ns = ( 11.183 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    25.454    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.856    10.632    c1/cycle[4]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.100    10.732 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.183    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.452    11.635    
                         clock uncertainty           -0.035    11.600    
                         time borrowed                4.973    16.573    
  -------------------------------------------------------------------
                         required time                         16.573    
                         arrival time                         -25.454    
  -------------------------------------------------------------------
                         slack                                 -8.881    

Slack (VIOLATED) :        -8.873ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.141ns  (logic 0.124ns (0.819%)  route 15.017ns (99.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 11.136 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    25.369    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.731    10.507    c1/cycle[4]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.100    10.607 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.136    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.452    11.588    
                         clock uncertainty           -0.035    11.552    
                         time borrowed                4.944    16.496    
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                 -8.873    

Slack (VIOLATED) :        -8.854ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.234ns  (logic 0.124ns (0.814%)  route 15.110ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 11.246 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    25.461    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.920    10.696    c1/cycle[4]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.100    10.796 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.246    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.452    11.698    
                         clock uncertainty           -0.035    11.663    
                         time borrowed                4.944    16.607    
  -------------------------------------------------------------------
                         required time                         16.607    
                         arrival time                         -25.461    
  -------------------------------------------------------------------
                         slack                                 -8.854    

Slack (VIOLATED) :        -7.992ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.024ns  (logic 0.124ns (0.825%)  route 14.900ns (99.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 11.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.915ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    25.251    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.533    11.309    c1/cycle[4]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.100    11.409 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    11.893    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.452    12.345    
                         clock uncertainty           -0.035    12.309    
                         time borrowed                4.950    17.259    
  -------------------------------------------------------------------
                         required time                         17.259    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 -7.992    

Slack (VIOLATED) :        -7.385ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        14.905ns  (logic 0.124ns (0.832%)  route 14.781ns (99.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 12.354 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.941ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    25.132    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.354    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.452    12.806    
                         clock uncertainty           -0.035    12.771    
                         time borrowed                4.976    17.747    
  -------------------------------------------------------------------
                         required time                         17.747    
                         arrival time                         -25.132    
  -------------------------------------------------------------------
                         slack                                 -7.385    

Slack (VIOLATED) :        -5.041ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.905ns  (logic 0.124ns (0.780%)  route 15.781ns (99.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.731ns = ( 15.731 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         14.524    24.752    c1/cycle[4]
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.124    24.876 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    26.132    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.334    14.109    c1/cycle[4]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.100    14.209 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    15.731    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.452    16.183    
                         clock uncertainty           -0.035    16.147    
                         time borrowed                4.944    21.091    
  -------------------------------------------------------------------
                         required time                         21.091    
                         arrival time                         -26.132    
  -------------------------------------------------------------------
                         slack                                 -5.041    

Slack (VIOLATED) :        -4.117ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        14.865ns  (logic 0.124ns (0.834%)  route 14.741ns (99.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.615ns = ( 15.615 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.909ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    25.092    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.334    14.109    c1/cycle[4]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.100    14.209 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    15.615    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.452    16.067    
                         clock uncertainty           -0.035    16.031    
                         time borrowed                4.944    20.975    
  -------------------------------------------------------------------
                         required time                         20.975    
                         arrival time                         -25.092    
  -------------------------------------------------------------------
                         slack                                 -4.117    

Slack (VIOLATED) :        -0.537ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        7.294ns  (logic 0.124ns (1.700%)  route 7.170ns (98.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 11.595 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.128    16.355    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    16.479 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.042    17.521    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.156    10.932    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.100    11.032 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.563    11.595    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.452    12.046    
                         clock uncertainty           -0.035    12.011    
                         time borrowed                4.973    16.984    
  -------------------------------------------------------------------
                         required time                         16.984    
                         arrival time                         -17.521    
  -------------------------------------------------------------------
                         slack                                 -0.537    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        7.144ns  (logic 0.124ns (1.736%)  route 7.020ns (98.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 11.595 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         4.959ns
    Time borrowed from endpoint:      4.959ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.924ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          5.711    15.938    c1/cycle[4]
    SLICE_X1Y58          LUT5 (Prop_lut5_I0_O)        0.124    16.062 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           1.309    17.371    c1/enable4_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.156    10.932    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.100    11.032 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.563    11.595    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/G
                         clock pessimism              0.452    12.046    
                         clock uncertainty           -0.035    12.011    
                         time borrowed                4.959    16.970    
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                         -17.371    
  -------------------------------------------------------------------
                         slack                                 -0.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.045ns (2.487%)  route 1.764ns (97.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.764     3.342    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     3.387 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.387    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.551     2.772    
                         clock uncertainty            0.035     2.807    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     2.927    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.045ns (2.378%)  route 1.847ns (97.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.847     3.425    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.470 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     3.470    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.551     2.772    
                         clock uncertainty            0.035     2.807    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     2.928    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.186%)  route 2.014ns (97.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.014     3.592    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.045     3.637 f  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.637    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.619     2.748    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.056     2.804 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     3.167    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.551     2.616    
                         clock uncertainty            0.035     2.651    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     2.742    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.259ns  (logic 0.045ns (1.992%)  route 2.214ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.214     8.793    c1/cycle[4]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045     8.838 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.838    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.815     7.945    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.056     8.001 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     8.242    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.551     7.690    
                         clock uncertainty            0.035     7.726    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     7.846    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.846    
                         arrival time                           8.838    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.221     3.799    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.045     3.844 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.844    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.858     2.987    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.056     3.043 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     3.277    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.551     2.725    
                         clock uncertainty            0.035     2.761    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     2.852    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.844    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.045ns (2.173%)  route 2.026ns (97.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.026     3.604    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.045     3.649 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.649    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.546     2.676    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.732 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.966    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.551     2.414    
                         clock uncertainty            0.035     2.450    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.570    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.045ns (1.933%)  route 2.283ns (98.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.927     3.505    c1/cycle[4]
    SLICE_X9Y85          LUT4 (Prop_lut4_I0_O)        0.045     3.550 f  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.356     3.906    c1/selr10_reg[0]_i_1_n_0
    SLICE_X9Y85          LDCE                                         f  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.723     2.852    c1/cycle[4]
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.908 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     3.135    c1/selr10_reg[1]_i_2_n_0
    SLICE_X9Y85          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.551     2.584    
                         clock uncertainty            0.035     2.619    
    SLICE_X9Y85          LDCE (Hold_ldce_G_D)         0.070     2.689    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           3.906    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.045ns (1.948%)  route 2.265ns (98.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.657     3.235    c1/cycle[4]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.045     3.280 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.609     3.889    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.506     2.636    c1/cycle[4]
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.056     2.692 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.227     2.918    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.551     2.367    
                         clock uncertainty            0.035     2.402    
    SLICE_X4Y78          LDCE (Hold_ldce_G_D)         0.070     2.472    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.045ns (1.460%)  route 3.038ns (98.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.819     4.397    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.045     4.442 f  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     4.661    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.026     3.156    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.056     3.212 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.470     3.681    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.551     3.130    
                         clock uncertainty            0.035     3.165    
    SLICE_X7Y50          LDCE (Hold_ldce_G_D)         0.061     3.226    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           4.661    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.045ns (1.658%)  route 2.670ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.670     4.248    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.045     4.293 f  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.293    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.706     2.836    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.056     2.892 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.275    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.551     2.723    
                         clock uncertainty            0.035     2.759    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     2.850    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  1.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/cycle[4]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/FSM_sequential_cycle_reg[4]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y91   c1/clr11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y83   c1/clr2_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y82   c1/clr4_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y86   c1/clr5_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X8Y86   c1/clr8_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X0Y95   c1/enable11_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X10Y85  c1/enable7_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y49   c1/opadd1_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y98   c1/opadd5_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X6Y98   c1/opadd5_reg[1]/G



---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  clk

Setup :          624  Failing Endpoints,  Worst Slack      -11.580ns,  Total Violation    -2568.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.580ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        8.062ns  (logic 3.185ns (39.506%)  route 4.877ns (60.494%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.184ns = ( 13.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.265    12.504    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124    12.628 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.556    13.184    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.137    
    SLICE_X5Y53                                       0.000    18.137 r  c1/seladd3_2_reg[1]/D
    SLICE_X5Y53          LDCE (DToQ_ldce_D_Q)         0.460    18.597 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.920    19.517    data1/mux2add3/seladd3_2[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    19.641 r  data1/mux2add3/o[9]_i_15/O
                         net (fo=1, routed)           0.296    19.937    data1/mux2add3/o[9]_i_15_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    20.061 r  data1/mux2add3/o[9]_i_7/O
                         net (fo=7, routed)           0.859    20.920    c1/op2add3[8]
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124    21.044 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    21.044    data1/r6/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.576 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.576    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.188    22.878    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152    23.030 r  data1/r4/o[3]_i_7__1/O
                         net (fo=1, routed)           0.000    23.030    data1/r4/add3/p_1_in[1]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    23.500 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.500    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.614    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.728    data1/r6/CO[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.842    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.155 r  data1/r6/o_reg[19]_i_4__0/O[3]
                         net (fo=1, routed)           0.583    24.738    c1/o_reg[19]_1[3]
    SLICE_X7Y60          LUT6 (Prop_lut6_I3_O)        0.306    25.044 r  c1/o[19]_i_2/O
                         net (fo=4, routed)           1.031    26.075    data1/muxr10/o_reg[21][19]
    SLICE_X12Y64         LUT6 (Prop_lut6_I1_O)        0.124    26.199 r  data1/muxr10/o[19]_i_1/O
                         net (fo=1, routed)           0.000    26.199    data1/r10/D[19]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[19]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.079    14.619    data1/r10/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -26.199    
  -------------------------------------------------------------------
                         slack                                -11.580    

Slack (VIOLATED) :        -11.546ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        8.033ns  (logic 2.843ns (35.391%)  route 5.190ns (64.609%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    8.184ns = ( 13.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.265    12.504    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124    12.628 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.556    13.184    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.137    
    SLICE_X5Y53                                       0.000    18.137 r  c1/seladd3_2_reg[1]/D
    SLICE_X5Y53          LDCE (DToQ_ldce_D_Q)         0.460    18.597 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.920    19.517    data1/mux2add3/seladd3_2[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    19.641 r  data1/mux2add3/o[9]_i_15/O
                         net (fo=1, routed)           0.296    19.937    data1/mux2add3/o[9]_i_15_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    20.061 r  data1/mux2add3/o[9]_i_7/O
                         net (fo=7, routed)           0.859    20.920    c1/op2add3[8]
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124    21.044 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    21.044    data1/r6/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.576 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.576    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.188    22.878    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152    23.030 r  data1/r4/o[3]_i_7__1/O
                         net (fo=1, routed)           0.000    23.030    data1/r4/add3/p_1_in[1]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    23.500 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.500    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.813 r  data1/r4/o_reg[7]_i_3__1/O[3]
                         net (fo=1, routed)           0.622    24.434    c1/o_reg[7]_2[3]
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.306    24.740 r  c1/o[7]_i_2__0/O
                         net (fo=5, routed)           1.305    26.046    data1/muxr10/o_reg[21][7]
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.170 r  data1/muxr10/o[7]_i_1/O
                         net (fo=1, routed)           0.000    26.170    data1/r10/D[7]
    SLICE_X14Y59         FDRE                                         r  data1/r10/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  data1/r10/o_reg[7]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X14Y59         FDRE (Setup_fdre_C_D)        0.081    14.624    data1/r10/o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -26.170    
  -------------------------------------------------------------------
                         slack                                -11.546    

Slack (VIOLATED) :        -11.529ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.962ns  (logic 3.317ns (41.661%)  route 4.645ns (58.339%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    8.184ns = ( 13.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.265    12.504    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124    12.628 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.556    13.184    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.137    
    SLICE_X5Y53                                       0.000    18.137 r  c1/seladd3_2_reg[1]/D
    SLICE_X5Y53          LDCE (DToQ_ldce_D_Q)         0.460    18.597 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.920    19.517    data1/mux2add3/seladd3_2[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    19.641 r  data1/mux2add3/o[9]_i_15/O
                         net (fo=1, routed)           0.296    19.937    data1/mux2add3/o[9]_i_15_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    20.061 r  data1/mux2add3/o[9]_i_7/O
                         net (fo=7, routed)           0.859    20.920    c1/op2add3[8]
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124    21.044 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    21.044    data1/r6/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.576 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.576    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.188    22.878    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152    23.030 r  data1/r4/o[3]_i_7__1/O
                         net (fo=1, routed)           0.000    23.030    data1/r4/add3/p_1_in[1]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    23.500 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.500    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.614    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.728    data1/r6/CO[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.842    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  data1/r6/o_reg[19]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.956    data1/r6/o_reg[19]_i_4__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.290 r  data1/r6/o_reg[23]_i_3__0/O[1]
                         net (fo=1, routed)           0.312    24.602    data1/r6/o_reg[23]_i_3__0_n_6
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.303    24.905 r  data1/r6/o[21]_i_2/O
                         net (fo=4, routed)           1.069    25.975    data1/muxr2/add3resul[0]
    SLICE_X13Y66         LUT5 (Prop_lut5_I0_O)        0.124    26.099 r  data1/muxr2/o[21]_i_1/O
                         net (fo=1, routed)           0.000    26.099    data1/r2/D[21]
    SLICE_X13Y66         FDRE                                         r  data1/r2/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.514    14.331    data1/r2/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  data1/r2/o_reg[21]/C
                         clock pessimism              0.243    14.574    
                         clock uncertainty           -0.035    14.538    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.031    14.569    data1/r2/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -26.099    
  -------------------------------------------------------------------
                         slack                                -11.529    

Slack (VIOLATED) :        -11.515ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.773ns  (logic 3.233ns (41.590%)  route 4.540ns (58.410%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    8.429ns = ( 13.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.237    12.476    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.600 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.830    13.429    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976    18.405    
    SLICE_X8Y49                                       0.000    18.405 r  c1/seladd1_2_reg[0]/D
    SLICE_X8Y49          LDCE (DToQ_ldce_D_Q)         0.479    18.884 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.703    19.588    data1/mux2add1/seladd1_2[0]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.502    20.213    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    20.337 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           0.720    21.058    data1/r2/o_reg[3]_1
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.124    21.182 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    21.182    data1/r2/o[22]_i_65__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.715 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.001    21.715    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.832 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.832    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.949 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.228    23.178    data1/r2/add1/o1
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.149    23.327 r  data1/r2/o[3]_i_27/O
                         net (fo=1, routed)           0.000    23.327    data1/r2/add1/p_1_in[3]
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    23.680 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.680    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.794 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.794    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.908 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.908    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.022 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.022    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.136 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.136    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.375 r  data1/r2/o_reg[22]_i_5__0/O[2]
                         net (fo=2, routed)           0.588    24.963    c1/o_reg[22]_11[1]
    SLICE_X9Y58          LUT4 (Prop_lut4_I2_O)        0.302    25.265 r  c1/o[22]_i_4/O
                         net (fo=3, routed)           0.798    26.063    data1/muxr10/o_reg[22]
    SLICE_X14Y56         LUT5 (Prop_lut5_I4_O)        0.116    26.179 r  data1/muxr10/o[22]_i_2/O
                         net (fo=1, routed)           0.000    26.179    data1/r10/D[22]
    SLICE_X14Y56         FDRE                                         r  data1/r10/o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    14.338    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y56         FDRE                                         r  data1/r10/o_reg[22]/C
                         clock pessimism              0.243    14.581    
                         clock uncertainty           -0.035    14.545    
    SLICE_X14Y56         FDRE (Setup_fdre_C_D)        0.118    14.663    data1/r10/o_reg[22]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -26.179    
  -------------------------------------------------------------------
                         slack                                -11.515    

Slack (VIOLATED) :        -11.505ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.674ns  (logic 3.337ns (43.486%)  route 4.337ns (56.514%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    8.429ns = ( 13.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.237    12.476    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.600 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.830    13.429    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976    18.405    
    SLICE_X8Y49                                       0.000    18.405 r  c1/seladd1_2_reg[0]/D
    SLICE_X8Y49          LDCE (DToQ_ldce_D_Q)         0.479    18.884 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.703    19.588    data1/mux2add1/seladd1_2[0]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.502    20.213    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    20.337 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           0.720    21.058    data1/r2/o_reg[3]_1
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.124    21.182 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    21.182    data1/r2/o[22]_i_65__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.715 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.001    21.715    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.832 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.832    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.949 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.228    23.178    data1/r2/add1/o1
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.149    23.327 r  data1/r2/o[3]_i_27/O
                         net (fo=1, routed)           0.000    23.327    data1/r2/add1/p_1_in[3]
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    23.680 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.680    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.794 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.794    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.908 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.908    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.022 r  data1/r2/o_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.022    data1/r2/o_reg[15]_i_21_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.136 r  data1/r2/o_reg[22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    24.136    data1/r2/o_reg[22]_i_13_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.470 r  data1/r2/o_reg[22]_i_5__0/O[1]
                         net (fo=1, routed)           0.409    24.879    data1/r2/o_reg[22]_i_5__0_n_6
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.303    25.182 r  data1/r2/o[21]_i_2__1/O
                         net (fo=4, routed)           0.773    25.955    data1/muxr6/add1resul[0]
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    26.079 r  data1/muxr6/o[21]_i_1/O
                         net (fo=1, routed)           0.000    26.079    data1/r6/D[21]
    SLICE_X15Y59         FDRE                                         r  data1/r6/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r6/clk_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  data1/r6/o_reg[21]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)        0.031    14.574    data1/r6/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -26.079    
  -------------------------------------------------------------------
                         slack                                -11.505    

Slack (VIOLATED) :        -11.492ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.980ns  (logic 2.973ns (37.256%)  route 5.007ns (62.744%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -3.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    8.184ns = ( 13.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.265    12.504    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124    12.628 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.556    13.184    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.137    
    SLICE_X5Y53                                       0.000    18.137 r  c1/seladd3_2_reg[1]/D
    SLICE_X5Y53          LDCE (DToQ_ldce_D_Q)         0.460    18.597 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.920    19.517    data1/mux2add3/seladd3_2[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    19.641 r  data1/mux2add3/o[9]_i_15/O
                         net (fo=1, routed)           0.296    19.937    data1/mux2add3/o[9]_i_15_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    20.061 r  data1/mux2add3/o[9]_i_7/O
                         net (fo=7, routed)           0.859    20.920    c1/op2add3[8]
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124    21.044 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    21.044    data1/r6/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.576 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.576    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.188    22.878    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152    23.030 r  data1/r4/o[3]_i_7__1/O
                         net (fo=1, routed)           0.000    23.030    data1/r4/add3/p_1_in[1]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    23.500 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.500    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.614    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.728    data1/r6/CO[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.950 r  data1/r6/o_reg[15]_i_4__0/O[0]
                         net (fo=1, routed)           0.606    24.556    c1/o_reg[15]_2[0]
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.299    24.855 r  c1/o[12]_i_2__0/O
                         net (fo=4, routed)           1.138    25.993    data1/muxr10/o_reg[21][12]
    SLICE_X14Y53         LUT6 (Prop_lut6_I1_O)        0.124    26.117 r  data1/muxr10/o[12]_i_1/O
                         net (fo=1, routed)           0.000    26.117    data1/r10/D[12]
    SLICE_X14Y53         FDRE                                         r  data1/r10/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.521    14.338    data1/r10/clk_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  data1/r10/o_reg[12]/C
                         clock pessimism              0.243    14.581    
                         clock uncertainty           -0.035    14.545    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)        0.079    14.624    data1/r10/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                -11.492    

Slack (VIOLATED) :        -11.485ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.702ns  (logic 3.091ns (40.131%)  route 4.611ns (59.869%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    8.429ns = ( 13.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.237    12.476    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.600 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.830    13.429    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976    18.405    
    SLICE_X8Y49                                       0.000    18.405 r  c1/seladd1_2_reg[0]/D
    SLICE_X8Y49          LDCE (DToQ_ldce_D_Q)         0.479    18.884 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.703    19.588    data1/mux2add1/seladd1_2[0]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.502    20.213    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    20.337 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           0.720    21.058    data1/r2/o_reg[3]_1
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.124    21.182 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    21.182    data1/r2/o[22]_i_65__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.715 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.001    21.715    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.832 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.832    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.949 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.228    23.178    data1/r2/add1/o1
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.149    23.327 r  data1/r2/o[3]_i_27/O
                         net (fo=1, routed)           0.000    23.327    data1/r2/add1/p_1_in[3]
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    23.680 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.680    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.794 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.794    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.908 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.908    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.221 r  data1/r2/o_reg[15]_i_21/O[3]
                         net (fo=1, routed)           0.700    24.921    c1/o_reg[15]_3[3]
    SLICE_X11Y62         LUT6 (Prop_lut6_I3_O)        0.306    25.227 r  c1/o[15]_i_4/O
                         net (fo=4, routed)           0.757    25.984    data1/muxr8/o_reg[21][15]
    SLICE_X12Y59         LUT5 (Prop_lut5_I1_O)        0.124    26.108 r  data1/muxr8/o[15]_i_1/O
                         net (fo=1, routed)           0.000    26.108    data1/r8/D[15]
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[15]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.079    14.622    data1/r8/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -26.108    
  -------------------------------------------------------------------
                         slack                                -11.485    

Slack (VIOLATED) :        -11.476ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.910ns  (logic 3.071ns (38.823%)  route 4.839ns (61.178%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    8.184ns = ( 13.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.265    12.504    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124    12.628 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.556    13.184    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.137    
    SLICE_X5Y53                                       0.000    18.137 r  c1/seladd3_2_reg[1]/D
    SLICE_X5Y53          LDCE (DToQ_ldce_D_Q)         0.460    18.597 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.920    19.517    data1/mux2add3/seladd3_2[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    19.641 r  data1/mux2add3/o[9]_i_15/O
                         net (fo=1, routed)           0.296    19.937    data1/mux2add3/o[9]_i_15_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    20.061 r  data1/mux2add3/o[9]_i_7/O
                         net (fo=7, routed)           0.859    20.920    c1/op2add3[8]
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124    21.044 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    21.044    data1/r6/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.576 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.576    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.188    22.878    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152    23.030 r  data1/r4/o[3]_i_7__1/O
                         net (fo=1, routed)           0.000    23.030    data1/r4/add3/p_1_in[1]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    23.500 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.500    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.614    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.728    data1/r6/CO[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.041 r  data1/r6/o_reg[15]_i_4__0/O[3]
                         net (fo=1, routed)           0.430    24.471    c1/o_reg[15]_2[3]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.306    24.777 r  c1/o[15]_i_2__0/O
                         net (fo=4, routed)           1.146    25.923    data1/muxr2/o_reg[21][15]
    SLICE_X15Y65         LUT5 (Prop_lut5_I0_O)        0.124    26.047 r  data1/muxr2/o[15]_i_1/O
                         net (fo=1, routed)           0.000    26.047    data1/r2/D[15]
    SLICE_X15Y65         FDRE                                         r  data1/r2/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.515    14.332    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  data1/r2/o_reg[15]/C
                         clock pessimism              0.243    14.575    
                         clock uncertainty           -0.035    14.539    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.032    14.571    data1/r2/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -26.047    
  -------------------------------------------------------------------
                         slack                                -11.476    

Slack (VIOLATED) :        -11.474ns  (required time - arrival time)
  Source:                 c1/seladd3_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.908ns  (logic 3.201ns (40.477%)  route 4.707ns (59.523%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.184ns = ( 13.184 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.265    12.504    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.124    12.628 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.556    13.184    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.137    
    SLICE_X5Y53                                       0.000    18.137 r  c1/seladd3_2_reg[1]/D
    SLICE_X5Y53          LDCE (DToQ_ldce_D_Q)         0.460    18.597 r  c1/seladd3_2_reg[1]/Q
                         net (fo=35, routed)          0.920    19.517    data1/mux2add3/seladd3_2[1]
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.124    19.641 r  data1/mux2add3/o[9]_i_15/O
                         net (fo=1, routed)           0.296    19.937    data1/mux2add3/o[9]_i_15_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124    20.061 r  data1/mux2add3/o[9]_i_7/O
                         net (fo=7, routed)           0.859    20.920    c1/op2add3[8]
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.124    21.044 r  c1/o[23]_i_39__0/O
                         net (fo=1, routed)           0.000    21.044    data1/r6/S[0]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.576 r  data1/r6/o_reg[23]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    21.576    data1/r6/o_reg[23]_i_22__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.690 r  data1/r6/o_reg[23]_i_19__0/CO[3]
                         net (fo=23, routed)          1.188    22.878    data1/r4/o_reg[22]_1[0]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.152    23.030 r  data1/r4/o[3]_i_7__1/O
                         net (fo=1, routed)           0.000    23.030    data1/r4/add3/p_1_in[1]
    SLICE_X4Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    23.500 r  data1/r4/o_reg[3]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.500    data1/r4/o_reg[3]_i_3__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  data1/r4/o_reg[7]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    23.614    data1/r4/o_reg[7]_i_3__1_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  data1/r4/o_reg[11]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.728    data1/r6/CO[0]
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  data1/r6/o_reg[15]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.842    data1/r6/o_reg[15]_i_4__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.956 r  data1/r6/o_reg[19]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000    23.956    data1/r6/o_reg[19]_i_4__0_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.178 r  data1/r6/o_reg[23]_i_3__0/O[0]
                         net (fo=1, routed)           0.398    24.575    c1/o_reg[22]_10[0]
    SLICE_X7Y60          LUT6 (Prop_lut6_I3_O)        0.299    24.874 r  c1/o[20]_i_2/O
                         net (fo=4, routed)           1.046    25.921    data1/muxr2/o_reg[21][20]
    SLICE_X13Y64         LUT5 (Prop_lut5_I0_O)        0.124    26.045 r  data1/muxr2/o[20]_i_1/O
                         net (fo=1, routed)           0.000    26.045    data1/r2/D[20]
    SLICE_X13Y64         FDRE                                         r  data1/r2/o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r2/clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  data1/r2/o_reg[20]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X13Y64         FDRE (Setup_fdre_C_D)        0.031    14.571    data1/r2/o_reg[20]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -26.045    
  -------------------------------------------------------------------
                         slack                                -11.474    

Slack (VIOLATED) :        -11.467ns  (required time - arrival time)
  Source:                 c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        7.631ns  (logic 3.013ns (39.486%)  route 4.618ns (60.514%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.429ns = ( 13.429 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.237    12.476    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.124    12.600 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.830    13.429    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.976    18.405    
    SLICE_X8Y49                                       0.000    18.405 r  c1/seladd1_2_reg[0]/D
    SLICE_X8Y49          LDCE (DToQ_ldce_D_Q)         0.479    18.884 r  c1/seladd1_2_reg[0]/Q
                         net (fo=53, routed)          0.703    19.588    data1/mux2add1/seladd1_2[0]
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.712 r  data1/mux2add1/o[1]_i_12/O
                         net (fo=1, routed)           0.502    20.213    data1/mux2add1/o[1]_i_12_n_0
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.124    20.337 r  data1/mux2add1/o[1]_i_4/O
                         net (fo=7, routed)           0.720    21.058    data1/r2/o_reg[3]_1
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.124    21.182 r  data1/r2/o[22]_i_65__0/O
                         net (fo=1, routed)           0.000    21.182    data1/r2/o[22]_i_65__0_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.715 r  data1/r2/o_reg[22]_i_47/CO[3]
                         net (fo=1, routed)           0.001    21.715    data1/r2/o_reg[22]_i_47_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.832 r  data1/r2/o_reg[22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    21.832    data1/r2/o_reg[22]_i_38_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.949 r  data1/r2/o_reg[22]_i_36/CO[3]
                         net (fo=22, routed)          1.228    23.178    data1/r2/add1/o1
    SLICE_X9Y50          LUT3 (Prop_lut3_I1_O)        0.149    23.327 r  data1/r2/o[3]_i_27/O
                         net (fo=1, routed)           0.000    23.327    data1/r2/add1/p_1_in[3]
    SLICE_X9Y50          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    23.680 r  data1/r2/o_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.680    data1/r2/o_reg[3]_i_21_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.794 r  data1/r2/o_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.794    data1/r2/o_reg[7]_i_21_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.908 r  data1/r2/o_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.908    data1/r2/o_reg[11]_i_21_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.147 r  data1/r2/o_reg[15]_i_21/O[2]
                         net (fo=1, routed)           0.599    24.745    c1/o_reg[15]_3[2]
    SLICE_X8Y56          LUT6 (Prop_lut6_I3_O)        0.302    25.047 r  c1/o[14]_i_2__2/O
                         net (fo=4, routed)           0.864    25.912    data1/muxr8/o_reg[21][14]
    SLICE_X13Y63         LUT5 (Prop_lut5_I1_O)        0.124    26.036 r  data1/muxr8/o[14]_i_1/O
                         net (fo=1, routed)           0.000    26.036    data1/r8/D[14]
    SLICE_X13Y63         FDRE                                         r  data1/r8/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r8/clk_IBUF_BUFG
    SLICE_X13Y63         FDRE                                         r  data1/r8/o_reg[14]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X13Y63         FDRE (Setup_fdre_C_D)        0.029    14.569    data1/r8/o_reg[14]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -26.036    
  -------------------------------------------------------------------
                         slack                                -11.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.045ns (9.615%)  route 0.423ns (90.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.423     2.008    c1/cycle[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I0_O)        0.045     2.053 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.053    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.045ns (8.603%)  route 0.478ns (91.397%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.478     2.063    c1/cycle[0]
    SLICE_X0Y93          LUT1 (Prop_lut1_I0_O)        0.045     2.108 f  c1/FSM_sequential_cycle[0]_i_1/O
                         net (fo=1, routed)           0.000     2.108    c1/FSM_sequential_cycle[0]_i_1_n_0
    SLICE_X0Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.091     1.808    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.045ns (8.563%)  route 0.480ns (91.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.480     2.066    c1/cycle[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.045     2.111 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.111    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.090ns (13.017%)  route 0.601ns (86.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.348     1.934    c1/cycle[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.979 f  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.058     2.036    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     2.081 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.277    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.090ns (13.017%)  route 0.601ns (86.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.348     1.934    c1/cycle[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.979 f  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.058     2.036    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     2.081 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.277    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.090ns (13.017%)  route 0.601ns (86.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.348     1.934    c1/cycle[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.979 f  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.058     2.036    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     2.081 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.277    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.090ns (11.085%)  route 0.722ns (88.915%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.348     1.934    c1/cycle[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.979 f  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.058     2.036    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     2.081 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.316     2.397    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X0Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.678    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.090ns (10.501%)  route 0.767ns (89.499%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.348     1.934    c1/cycle[0]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.979 f  c1/FSM_sequential_cycle[4]_i_4/O
                         net (fo=1, routed)           0.058     2.036    c1/FSM_sequential_cycle[4]_i_4_n_0
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.045     2.081 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.361     2.442    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y81          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.669    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.299     1.884    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.929 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.130    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.288 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.737    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.299     1.884    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.929 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.130    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.288 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.737    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[1]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  clk

Setup :          706  Failing Endpoints,  Worst Slack       -7.086ns,  Total Violation    -2905.679ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.086ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.497ns (14.379%)  route 2.959ns (85.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.978    21.275    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X12Y45         FDRE                                         f  data1/r6/o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.689    14.505    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  data1/r6/o_reg[0]/C
                         clock pessimism              0.243    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    14.189    data1/r6/o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -21.275    
  -------------------------------------------------------------------
                         slack                                 -7.086    

Slack (VIOLATED) :        -7.086ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.456ns  (logic 0.497ns (14.379%)  route 2.959ns (85.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.978    21.275    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X12Y45         FDRE                                         f  data1/r6/o_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.689    14.505    data1/r6/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  data1/r6/o_reg[2]/C
                         clock pessimism              0.243    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.524    14.189    data1/r6/o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -21.275    
  -------------------------------------------------------------------
                         slack                                 -7.086    

Slack (VIOLATED) :        -6.914ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.379ns  (logic 0.497ns (14.709%)  route 2.882ns (85.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.901    21.198    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X13Y43         FDRE                                         f  data1/r6/o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.689    14.505    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y43         FDRE                                         r  data1/r6/o_reg[1]/C
                         clock pessimism              0.243    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X13Y43         FDRE (Setup_fdre_C_R)       -0.429    14.284    data1/r6/o_reg[1]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -21.198    
  -------------------------------------------------------------------
                         slack                                 -6.914    

Slack (VIOLATED) :        -6.890ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.352ns  (logic 0.497ns (14.829%)  route 2.855ns (85.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 14.502 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.874    21.170    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X19Y46         FDRE                                         f  data1/r6/o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.686    14.502    data1/r6/clk_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  data1/r6/o_reg[6]/C
                         clock pessimism              0.243    14.745    
                         clock uncertainty           -0.035    14.710    
    SLICE_X19Y46         FDRE (Setup_fdre_C_R)       -0.429    14.281    data1/r6/o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.281    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                 -6.890    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/G
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.958ns  (logic 3.445ns (43.291%)  route 4.513ns (56.709%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -3.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.546ns = ( 13.546 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.251    12.489    c1/cycle[1]
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.124    12.613 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.546    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y48         LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         LDCE (EnToQ_ldce_G_Q)        0.559    14.105 r  c1/seladd4_2_reg[1]/Q
                         net (fo=48, routed)          0.755    14.860    data1/mux2add4/seladd4_2[1]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.984 r  data1/mux2add4/o[3]_i_44/O
                         net (fo=1, routed)           0.420    15.404    data1/mux2add4/o[3]_i_44_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.124    15.528 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590    16.118    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124    16.242 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    16.242    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.792 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.792    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.906 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.906    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.020 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    18.150    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    18.300 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    18.300    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    18.783 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.783    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.897    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.011    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.125    c1/o_reg[15]_i_2_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.459 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.804    20.263    c1/o_reg[19][1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.303    20.566 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.814    21.379    data1/muxr10/add4resul[17]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    21.503 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    21.503    data1/r10/D[17]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.081    14.621    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -21.503    
  -------------------------------------------------------------------
                         slack                                 -6.882    

Slack (VIOLATED) :        -6.881ns  (required time - arrival time)
  Source:                 c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r1/o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.696ns  (logic 0.593ns (16.045%)  route 3.103ns (83.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    7.430ns = ( 12.430 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.541    11.779    c1/cycle[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.124    11.903 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.527    12.430    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    17.374    
    SLICE_X7Y79                                       0.000    17.374 r  c1/clr1_reg/D
    SLICE_X7Y79          LDCE (DToQ_ldce_D_Q)         0.469    17.843 r  c1/clr1_reg/Q
                         net (fo=1, routed)           1.071    18.914    c1/clr1
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.124    19.038 r  c1/o[22]_i_1/O
                         net (fo=23, routed)          2.032    21.069    data1/r1/FSM_sequential_cycle_reg[0][0]
    SLICE_X14Y45         FDRE                                         r  data1/r1/o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.689    14.505    data1/r1/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  data1/r1/o_reg[3]/C
                         clock pessimism              0.243    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X14Y45         FDRE (Setup_fdre_C_R)       -0.524    14.189    data1/r1/o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -21.069    
  -------------------------------------------------------------------
                         slack                                 -6.881    

Slack (VIOLATED) :        -6.876ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.175ns  (logic 0.497ns (15.653%)  route 2.678ns (84.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.697    20.994    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X11Y58         FDRE                                         f  data1/r6/o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    14.340    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  data1/r6/o_reg[11]/C
                         clock pessimism              0.243    14.583    
                         clock uncertainty           -0.035    14.547    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    14.118    data1/r6/o_reg[11]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 -6.876    

Slack (VIOLATED) :        -6.876ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.175ns  (logic 0.497ns (15.653%)  route 2.678ns (84.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.697    20.994    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X11Y58         FDRE                                         f  data1/r6/o_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    14.340    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  data1/r6/o_reg[8]/C
                         clock pessimism              0.243    14.583    
                         clock uncertainty           -0.035    14.547    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    14.118    data1/r6/o_reg[8]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 -6.876    

Slack (VIOLATED) :        -6.876ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.175ns  (logic 0.497ns (15.653%)  route 2.678ns (84.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.697    20.994    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X11Y58         FDRE                                         f  data1/r6/o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.523    14.340    data1/r6/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  data1/r6/o_reg[9]/C
                         clock pessimism              0.243    14.583    
                         clock uncertainty           -0.035    14.547    
    SLICE_X11Y58         FDRE (Setup_fdre_C_R)       -0.429    14.118    data1/r6/o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 -6.876    

Slack (VIOLATED) :        -6.853ns  (required time - arrival time)
  Source:                 c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r6/o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        3.318ns  (logic 0.497ns (14.979%)  route 2.821ns (85.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    7.779ns = ( 12.779 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.653    11.890    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.124    12.014 r  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.765    12.779    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.040    17.819    
    SLICE_X9Y84                                       0.000    17.819 f  c1/enable6_reg/D
    SLICE_X9Y84          LDCE (DToQ_ldce_D_Q)         0.373    18.192 f  c1/enable6_reg/Q
                         net (fo=24, routed)          0.981    19.173    c1/enable6
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124    19.297 f  c1/o[22]_i_1__2/O
                         net (fo=23, routed)          1.840    21.137    data1/r6/FSM_sequential_cycle_reg[3][0]
    SLICE_X13Y44         FDRE                                         f  data1/r6/o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.689    14.505    data1/r6/clk_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  data1/r6/o_reg[4]/C
                         clock pessimism              0.243    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X13Y44         FDRE (Setup_fdre_C_R)       -0.429    14.284    data1/r6/o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.284    
                         arrival time                         -21.137    
  -------------------------------------------------------------------
                         slack                                 -6.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.045ns (8.815%)  route 0.465ns (91.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.465     2.050    c1/cycle[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     2.095 r  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.095    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.045ns (8.322%)  route 0.496ns (91.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.496     2.080    c1/cycle[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.125 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.125    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.045ns (8.240%)  route 0.501ns (91.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.306     1.890    c1/cycle[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.935 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.130    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.045ns (8.240%)  route 0.501ns (91.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.306     1.890    c1/cycle[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.935 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.130    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.045ns (8.240%)  route 0.501ns (91.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.306     1.890    c1/cycle[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.935 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.130    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.045ns (6.625%)  route 0.634ns (93.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.634     2.219    c1/cycle[1]
    SLICE_X1Y81          LUT5 (Prop_lut5_I2_O)        0.045     2.264 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.264    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.091     1.799    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.045ns (6.750%)  route 0.622ns (93.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.306     1.890    c1/cycle[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.935 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.316     2.251    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X0Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.678    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.045ns (6.322%)  route 0.667ns (93.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.306     1.890    c1/cycle[1]
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.935 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.361     2.296    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y81          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.669    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.045ns (3.444%)  route 1.262ns (96.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.262     2.846    c1/cycle[1]
    SLICE_X0Y92          LUT5 (Prop_lut5_I0_O)        0.045     2.891 r  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.891    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.425     2.009    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.045     2.054 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.255    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.413 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.862    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  1.185    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  clk

Setup :          567  Failing Endpoints,  Worst Slack      -11.121ns,  Total Violation    -2276.205ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.121ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.538ns  (logic 4.791ns (63.559%)  route 2.747ns (36.441%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[21])
                                                      4.049    24.340 r  data1/mul1/mul/P[21]
                         net (fo=3, routed)           1.227    25.567    data1/muxr2/P[21]
    SLICE_X13Y66         LUT5 (Prop_lut5_I4_O)        0.124    25.691 r  data1/muxr2/o[21]_i_1/O
                         net (fo=1, routed)           0.000    25.691    data1/r2/D[21]
    SLICE_X13Y66         FDRE                                         r  data1/r2/o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.514    14.331    data1/r2/clk_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  data1/r2/o_reg[21]/C
                         clock pessimism              0.243    14.574    
                         clock uncertainty           -0.035    14.538    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.031    14.569    data1/r2/o_reg[21]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -25.691    
  -------------------------------------------------------------------
                         slack                                -11.121    

Slack (VIOLATED) :        -11.102ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.520ns  (logic 4.791ns (63.710%)  route 2.729ns (36.290%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[15])
                                                      4.049    24.340 r  data1/mul1/mul/P[15]
                         net (fo=3, routed)           1.209    25.549    data1/muxr2/P[15]
    SLICE_X15Y65         LUT5 (Prop_lut5_I4_O)        0.124    25.673 r  data1/muxr2/o[15]_i_1/O
                         net (fo=1, routed)           0.000    25.673    data1/r2/D[15]
    SLICE_X15Y65         FDRE                                         r  data1/r2/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.515    14.332    data1/r2/clk_IBUF_BUFG
    SLICE_X15Y65         FDRE                                         r  data1/r2/o_reg[15]/C
                         clock pessimism              0.243    14.575    
                         clock uncertainty           -0.035    14.539    
    SLICE_X15Y65         FDRE (Setup_fdre_C_D)        0.032    14.571    data1/r2/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -25.673    
  -------------------------------------------------------------------
                         slack                                -11.102    

Slack (VIOLATED) :        -11.058ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.528ns  (logic 4.791ns (63.644%)  route 2.737ns (36.356%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[6])
                                                      4.049    24.340 r  data1/mul1/mul/P[6]
                         net (fo=3, routed)           1.217    25.557    data1/muxr4/mul[6]
    SLICE_X14Y60         LUT5 (Prop_lut5_I2_O)        0.124    25.681 r  data1/muxr4/o[6]_i_1/O
                         net (fo=1, routed)           0.000    25.681    data1/r4/D[6]
    SLICE_X14Y60         FDRE                                         r  data1/r4/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r4/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  data1/r4/o_reg[6]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X14Y60         FDRE (Setup_fdre_C_D)        0.079    14.622    data1/r4/o_reg[6]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -25.681    
  -------------------------------------------------------------------
                         slack                                -11.058    

Slack (VIOLATED) :        -11.056ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.693ns  (logic 4.791ns (62.276%)  route 2.902ns (37.724%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[2])
                                                      4.049    24.340 r  data1/mul1/mul/P[2]
                         net (fo=3, routed)           1.382    25.722    data1/muxr2/P[2]
    SLICE_X12Y46         LUT5 (Prop_lut5_I4_O)        0.124    25.846 r  data1/muxr2/o[2]_i_1/O
                         net (fo=1, routed)           0.000    25.846    data1/r2/D[2]
    SLICE_X12Y46         FDRE                                         r  data1/r2/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.689    14.505    data1/r2/clk_IBUF_BUFG
    SLICE_X12Y46         FDRE                                         r  data1/r2/o_reg[2]/C
                         clock pessimism              0.243    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)        0.077    14.790    data1/r2/o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -25.846    
  -------------------------------------------------------------------
                         slack                                -11.056    

Slack (VIOLATED) :        -11.053ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.469ns  (logic 4.791ns (64.143%)  route 2.678ns (35.857%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[12])
                                                      4.049    24.340 r  data1/mul1/mul/P[12]
                         net (fo=3, routed)           1.158    25.498    data1/muxr2/P[12]
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124    25.622 r  data1/muxr2/o[12]_i_1/O
                         net (fo=1, routed)           0.000    25.622    data1/r2/D[12]
    SLICE_X13Y64         FDRE                                         r  data1/r2/o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r2/clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  data1/r2/o_reg[12]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X13Y64         FDRE (Setup_fdre_C_D)        0.029    14.569    data1/r2/o_reg[12]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -25.622    
  -------------------------------------------------------------------
                         slack                                -11.053    

Slack (VIOLATED) :        -11.043ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.512ns  (logic 4.791ns (63.774%)  route 2.721ns (36.226%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[4])
                                                      4.049    24.340 r  data1/mul1/mul/P[4]
                         net (fo=3, routed)           1.202    25.541    data1/muxr8/P[4]
    SLICE_X12Y60         LUT5 (Prop_lut5_I4_O)        0.124    25.665 r  data1/muxr8/o[4]_i_1/O
                         net (fo=1, routed)           0.000    25.665    data1/r8/D[4]
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[4]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)        0.079    14.622    data1/r8/o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -25.665    
  -------------------------------------------------------------------
                         slack                                -11.043    

Slack (VIOLATED) :        -11.034ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.502ns  (logic 4.791ns (63.859%)  route 2.711ns (36.141%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 14.335 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[19])
                                                      4.049    24.340 r  data1/mul1/mul/P[19]
                         net (fo=3, routed)           1.192    25.531    data1/muxr2/P[19]
    SLICE_X14Y61         LUT5 (Prop_lut5_I4_O)        0.124    25.655 r  data1/muxr2/o[19]_i_1/O
                         net (fo=1, routed)           0.000    25.655    data1/r2/D[19]
    SLICE_X14Y61         FDRE                                         r  data1/r2/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.518    14.335    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  data1/r2/o_reg[19]/C
                         clock pessimism              0.243    14.578    
                         clock uncertainty           -0.035    14.542    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)        0.079    14.621    data1/r2/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -25.655    
  -------------------------------------------------------------------
                         slack                                -11.034    

Slack (VIOLATED) :        -11.024ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r4/o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.488ns  (logic 4.791ns (63.984%)  route 2.697ns (36.016%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[10])
                                                      4.049    24.340 r  data1/mul1/mul/P[10]
                         net (fo=3, routed)           1.177    25.517    data1/muxr4/mul[10]
    SLICE_X12Y65         LUT5 (Prop_lut5_I2_O)        0.124    25.641 r  data1/muxr4/o[10]_i_1/O
                         net (fo=1, routed)           0.000    25.641    data1/r4/D[10]
    SLICE_X12Y65         FDRE                                         r  data1/r4/o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.515    14.332    data1/r4/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  data1/r4/o_reg[10]/C
                         clock pessimism              0.243    14.575    
                         clock uncertainty           -0.035    14.539    
    SLICE_X12Y65         FDRE (Setup_fdre_C_D)        0.077    14.616    data1/r4/o_reg[10]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -25.641    
  -------------------------------------------------------------------
                         slack                                -11.024    

Slack (VIOLATED) :        -11.023ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.496ns  (logic 4.791ns (63.917%)  route 2.705ns (36.083%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 14.337 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[7])
                                                      4.049    24.340 r  data1/mul1/mul/P[7]
                         net (fo=3, routed)           1.185    25.524    data1/muxr8/P[7]
    SLICE_X12Y58         LUT5 (Prop_lut5_I4_O)        0.124    25.648 r  data1/muxr8/o[7]_i_1/O
                         net (fo=1, routed)           0.000    25.648    data1/r8/D[7]
    SLICE_X12Y58         FDRE                                         r  data1/r8/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.520    14.337    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y58         FDRE                                         r  data1/r8/o_reg[7]/C
                         clock pessimism              0.243    14.580    
                         clock uncertainty           -0.035    14.544    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.081    14.625    data1/r8/o_reg[7]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                -11.023    

Slack (VIOLATED) :        -11.020ns  (required time - arrival time)
  Source:                 c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r2/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.490ns  (logic 4.791ns (63.965%)  route 2.699ns (36.035%))
  Logic Levels:           3  (DSP48E1=1 LUT5=2)
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 14.335 - 10.000 ) 
    Source Clock Delay      (SCD):    8.209ns = ( 13.209 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.004    12.242    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    12.366 r  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.843    13.209    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    18.153    
    SLICE_X9Y57                                       0.000    18.153 r  c1/selmul1_1_reg[0]/D
    SLICE_X9Y57          LDCE (DToQ_ldce_D_Q)         0.469    18.622 r  c1/selmul1_1_reg[0]/Q
                         net (fo=33, routed)          0.965    19.587    data1/mux1mul1/selmul1_1[0]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.149    19.736 r  data1/mux1mul1/mul_i_21/O
                         net (fo=1, routed)           0.555    20.291    data1/mul1/A[1]
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[1]_P[18])
                                                      4.049    24.340 r  data1/mul1/mul/P[18]
                         net (fo=3, routed)           1.179    25.519    data1/muxr2/P[18]
    SLICE_X14Y61         LUT5 (Prop_lut5_I4_O)        0.124    25.643 r  data1/muxr2/o[18]_i_1/O
                         net (fo=1, routed)           0.000    25.643    data1/r2/D[18]
    SLICE_X14Y61         FDRE                                         r  data1/r2/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.518    14.335    data1/r2/clk_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  data1/r2/o_reg[18]/C
                         clock pessimism              0.243    14.578    
                         clock uncertainty           -0.035    14.542    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)        0.081    14.623    data1/r2/o_reg[18]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                -11.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.045ns (9.633%)  route 0.422ns (90.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.422     2.006    c1/cycle[2]
    SLICE_X1Y81          LUT5 (Prop_lut5_I4_O)        0.045     2.051 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.051    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.091     1.799    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.045ns (7.271%)  route 0.574ns (92.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.574     2.158    c1/cycle[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.045     2.203 r  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.203    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.667    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.667    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[1]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.729    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.729    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[4]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.729    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[5]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.729    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[5]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.158ns (23.518%)  route 0.514ns (76.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.514     2.731    data1/r11/E[0]
    SLICE_X1Y102         FDRE                                         r  data1/r11/o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data1/r11/o_reg[6]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.158ns (23.518%)  route 0.514ns (76.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.230     1.814    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     1.859 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.059    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.217 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.514     2.731    data1/r11/E[0]
    SLICE_X1Y102         FDRE                                         r  data1/r11/o_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  data1/r11/o_reg[6]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  1.054    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  clk

Setup :          705  Failing Endpoints,  Worst Slack      -12.395ns,  Total Violation    -4045.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.395ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.452ns  (logic 0.593ns (17.179%)  route 2.859ns (82.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.859    26.894    data1/muxr8/selr8[0]
    SLICE_X10Y59         LUT5 (Prop_lut5_I3_O)        0.124    27.018 r  data1/muxr8/o[2]_i_1/O
                         net (fo=1, routed)           0.000    27.018    data1/r8/D[2]
    SLICE_X10Y59         FDRE                                         r  data1/r8/o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522    14.339    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  data1/r8/o_reg[2]/C
                         clock pessimism              0.243    14.582    
                         clock uncertainty           -0.035    14.546    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)        0.077    14.623    data1/r8/o_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -27.018    
  -------------------------------------------------------------------
                         slack                                -12.395    

Slack (VIOLATED) :        -12.381ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.442ns  (logic 0.593ns (17.229%)  route 2.849ns (82.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 14.339 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.849    26.884    data1/muxr8/selr8[0]
    SLICE_X10Y59         LUT5 (Prop_lut5_I3_O)        0.124    27.008 r  data1/muxr8/o[13]_i_1/O
                         net (fo=1, routed)           0.000    27.008    data1/r8/D[13]
    SLICE_X10Y59         FDRE                                         r  data1/r8/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.522    14.339    data1/r8/clk_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  data1/r8/o_reg[13]/C
                         clock pessimism              0.243    14.582    
                         clock uncertainty           -0.035    14.546    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)        0.081    14.627    data1/r8/o_reg[13]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -27.008    
  -------------------------------------------------------------------
                         slack                                -12.381    

Slack (VIOLATED) :        -12.221ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.275ns  (logic 0.593ns (18.105%)  route 2.682ns (81.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.682    26.718    data1/muxr8/selr8[0]
    SLICE_X12Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.842 r  data1/muxr8/o[18]_i_1/O
                         net (fo=1, routed)           0.000    26.842    data1/r8/D[18]
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[18]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.077    14.620    data1/r8/o_reg[18]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -26.842    
  -------------------------------------------------------------------
                         slack                                -12.221    

Slack (VIOLATED) :        -12.207ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.265ns  (logic 0.593ns (18.160%)  route 2.672ns (81.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.672    26.708    data1/muxr8/selr8[0]
    SLICE_X12Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.832 r  data1/muxr8/o[19]_i_1/O
                         net (fo=1, routed)           0.000    26.832    data1/r8/D[19]
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[19]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.081    14.624    data1/r8/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -26.832    
  -------------------------------------------------------------------
                         slack                                -12.207    

Slack (VIOLATED) :        -12.031ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.087ns  (logic 0.593ns (19.208%)  route 2.494ns (80.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.494    26.530    data1/muxr8/selr8[0]
    SLICE_X12Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.654 r  data1/muxr8/o[4]_i_1/O
                         net (fo=1, routed)           0.000    26.654    data1/r8/D[4]
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[4]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)        0.079    14.622    data1/r8/o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -26.654    
  -------------------------------------------------------------------
                         slack                                -12.031    

Slack (VIOLATED) :        -12.017ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.073ns  (logic 0.593ns (19.295%)  route 2.480ns (80.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.480    26.516    data1/muxr8/selr8[0]
    SLICE_X12Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.640 r  data1/muxr8/o[0]_i_1/O
                         net (fo=1, routed)           0.000    26.640    data1/r8/D[0]
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[0]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)        0.079    14.622    data1/r8/o_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -26.640    
  -------------------------------------------------------------------
                         slack                                -12.017    

Slack (VIOLATED) :        -11.997ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.051ns  (logic 0.593ns (19.439%)  route 2.458ns (80.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.458    26.493    data1/muxr8/selr8[0]
    SLICE_X12Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.617 r  data1/muxr8/o[10]_i_1/O
                         net (fo=1, routed)           0.000    26.617    data1/r8/D[10]
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  data1/r8/o_reg[10]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)        0.077    14.620    data1/r8/o_reg[10]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -26.617    
  -------------------------------------------------------------------
                         slack                                -11.997    

Slack (VIOLATED) :        -11.981ns  (required time - arrival time)
  Source:                 c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r10/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        7.859ns  (logic 3.346ns (42.577%)  route 4.513ns (57.423%))
  Logic Levels:           14  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.333ns = ( 14.333 - 10.000 ) 
    Source Clock Delay      (SCD):    8.791ns = ( 13.791 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.496    12.733    c1/cycle[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.124    12.857 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.933    13.791    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y48         LDCE                                         r  c1/seladd4_2_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.953    18.744    
    SLICE_X17Y48                                      0.000    18.744 r  c1/seladd4_2_reg[1]/D
    SLICE_X17Y48         LDCE (DToQ_ldce_D_Q)         0.460    19.204 r  c1/seladd4_2_reg[1]/Q
                         net (fo=48, routed)          0.755    19.958    data1/mux2add4/seladd4_2[1]
    SLICE_X16Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.082 r  data1/mux2add4/o[3]_i_44/O
                         net (fo=1, routed)           0.420    20.502    data1/mux2add4/o[3]_i_44_n_0
    SLICE_X16Y47         LUT5 (Prop_lut5_I4_O)        0.124    20.626 r  data1/mux2add4/o[3]_i_24/O
                         net (fo=5, routed)           0.590    21.217    data1/x3/o_reg[2]_0
    SLICE_X15Y47         LUT4 (Prop_lut4_I2_O)        0.124    21.341 r  data1/x3/o[23]_i_46/O
                         net (fo=1, routed)           0.000    21.341    data1/x3/o[23]_i_46_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.891 r  data1/x3/o_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.891    c1/o_reg[6][0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.005 r  c1/o_reg[23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    22.005    c1/o_reg[23]_i_22_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.119 r  c1/o_reg[23]_i_19/CO[3]
                         net (fo=23, routed)          1.130    23.248    c1/data1/add4/o1
    SLICE_X15Y50         LUT3 (Prop_lut3_I1_O)        0.150    23.398 r  c1/o[3]_i_8__0/O
                         net (fo=1, routed)           0.000    23.398    c1/data1/add4/p_1_in[0]
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    23.881 r  c1/o_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.881    c1/o_reg[3]_i_2_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.995 r  c1/o_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.995    c1/o_reg[7]_i_2_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.109 r  c1/o_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.109    c1/o_reg[11]_i_2_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.223 r  c1/o_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.223    c1/o_reg[15]_i_2_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.557 r  c1/o_reg[19]_i_2/O[1]
                         net (fo=2, routed)           0.804    25.361    c1/o_reg[19][1]
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.303    25.664 r  c1/o[17]_i_3/O
                         net (fo=4, routed)           0.814    26.478    data1/muxr10/add4resul[17]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124    26.602 r  data1/muxr10/o[17]_i_1/O
                         net (fo=1, routed)           0.000    26.602    data1/r10/D[17]
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.516    14.333    data1/r10/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  data1/r10/o_reg[17]/C
                         clock pessimism              0.243    14.576    
                         clock uncertainty           -0.035    14.540    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.081    14.621    data1/r10/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -26.602    
  -------------------------------------------------------------------
                         slack                                -11.981    

Slack (VIOLATED) :        -11.968ns  (required time - arrival time)
  Source:                 c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.024ns  (logic 0.593ns (19.607%)  route 2.431ns (80.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -9.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 14.336 - 10.000 ) 
    Source Clock Delay      (SCD):    13.622ns = ( 18.622 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.763    18.622    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.566    
    SLICE_X13Y56                                      0.000    23.566 r  c1/selr8_reg[0]/D
    SLICE_X13Y56         LDCE (DToQ_ldce_D_Q)         0.469    24.035 r  c1/selr8_reg[0]/Q
                         net (fo=23, routed)          2.431    26.467    data1/muxr8/selr8[0]
    SLICE_X12Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.591 r  data1/muxr8/o[15]_i_1/O
                         net (fo=1, routed)           0.000    26.591    data1/r8/D[15]
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.519    14.336    data1/r8/clk_IBUF_BUFG
    SLICE_X12Y59         FDRE                                         r  data1/r8/o_reg[15]/C
                         clock pessimism              0.243    14.579    
                         clock uncertainty           -0.035    14.543    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)        0.079    14.622    data1/r8/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -26.591    
  -------------------------------------------------------------------
                         slack                                -11.968    

Slack (VIOLATED) :        -11.957ns  (required time - arrival time)
  Source:                 c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r8/o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        3.272ns  (logic 0.593ns (18.124%)  route 2.679ns (81.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -8.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    13.483ns = ( 18.483 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          6.497    16.735    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.124    16.859 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.625    18.483    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.944    23.427    
    SLICE_X13Y59                                      0.000    23.427 r  c1/selr8_reg[1]/D
    SLICE_X13Y59         LDCE (DToQ_ldce_D_Q)         0.469    23.896 r  c1/selr8_reg[1]/Q
                         net (fo=23, routed)          2.679    26.575    data1/muxr8/selr8[1]
    SLICE_X19Y49         LUT5 (Prop_lut5_I2_O)        0.124    26.699 r  data1/muxr8/o[3]_i_1/O
                         net (fo=1, routed)           0.000    26.699    data1/r8/D[3]
    SLICE_X19Y49         FDRE                                         r  data1/r8/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.687    14.503    data1/r8/clk_IBUF_BUFG
    SLICE_X19Y49         FDRE                                         r  data1/r8/o_reg[3]/C
                         clock pessimism              0.243    14.746    
                         clock uncertainty           -0.035    14.711    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)        0.032    14.743    data1/r8/o_reg[3]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -26.699    
  -------------------------------------------------------------------
                         slack                                -11.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.045ns (8.087%)  route 0.511ns (91.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.316     1.900    c1/cycle[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.141    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.045ns (8.087%)  route 0.511ns (91.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.316     1.900    c1/cycle[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.141    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.045ns (8.087%)  route 0.511ns (91.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.316     1.900    c1/cycle[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.141    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.045ns (6.647%)  route 0.632ns (93.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.316     1.900    c1/cycle[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.316     2.261    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X0Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.678    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.045ns (6.232%)  route 0.677ns (93.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.316     1.900    c1/cycle[3]
    SLICE_X0Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.945 r  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.361     2.306    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.669    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.375     1.960    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.205    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.363 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.812    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[0]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.158ns (26.029%)  route 0.449ns (73.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.375     1.960    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.205    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.363 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.449     2.812    data1/r11/E[0]
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  data1/r11/o_reg[1]_lopt_replica/C
                         clock pessimism             -0.246     1.716    
    SLICE_X1Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.375     1.960    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.205    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.363 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.874    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.375     1.960    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.205    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.363 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.874    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[4]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 c1/enable11_reg/G
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.158ns (23.608%)  route 0.511ns (76.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.375     1.960    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.045     2.005 r  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.200     2.205    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          LDCE (EnToQ_ldce_G_Q)        0.158     2.363 r  c1/enable11_reg/Q
                         net (fo=41, routed)          0.511     2.874    data1/r11/E[0]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[5]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.677    data1/r11/o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.197    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  clk

Setup :          656  Failing Endpoints,  Worst Slack       -9.367ns,  Total Violation    -2949.309ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.367ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.698ns  (logic 3.124ns (46.639%)  route 3.574ns (53.361%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=2)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  data1/r11/o_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.412    data1/r11/o_reg[11]_i_3_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.526 r  data1/r11/o_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.526    data1/r11/o_reg[15]_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.839 r  data1/r11/o_reg[19]_i_5/O[3]
                         net (fo=1, routed)           0.661    22.500    c1/o_reg[18][3]
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.306    22.806 r  c1/o[19]_i_3/O
                         net (fo=1, routed)           0.433    23.239    data1/muxr11/add5resul[19]
    SLICE_X4Y105         LUT4 (Prop_lut4_I0_O)        0.124    23.363 r  data1/muxr11/o[19]_i_2/O
                         net (fo=2, routed)           0.538    23.901    data1/r11/D[19]
    SLICE_X3Y105         FDRE                                         r  data1/r11/o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    14.408    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  data1/r11/o_reg[19]/C
                         clock pessimism              0.243    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)       -0.081    14.534    data1/r11/o_reg[19]
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                 -9.367    

Slack (VIOLATED) :        -9.355ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.699ns  (logic 2.818ns (42.066%)  route 3.881ns (57.934%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.537 r  data1/r11/o_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.634    22.171    c1/o_reg[11]_9[2]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.302    22.473 r  c1/o[10]_i_2/O
                         net (fo=1, routed)           0.650    23.122    data1/muxr11/add5resul[10]
    SLICE_X4Y106         LUT4 (Prop_lut4_I0_O)        0.124    23.246 r  data1/muxr11/o[10]_i_1/O
                         net (fo=2, routed)           0.655    23.902    data1/r11/D[10]
    SLICE_X4Y106         FDRE                                         r  data1/r11/o_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.590    14.406    data1/r11/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  data1/r11/o_reg[10]_lopt_replica/C
                         clock pessimism              0.243    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)       -0.067    14.546    data1/r11/o_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -23.902    
  -------------------------------------------------------------------
                         slack                                 -9.355    

Slack (VIOLATED) :        -9.341ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.685ns  (logic 2.818ns (42.154%)  route 3.867ns (57.846%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.537 r  data1/r11/o_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.634    22.171    c1/o_reg[11]_9[2]
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.302    22.473 r  c1/o[10]_i_2/O
                         net (fo=1, routed)           0.650    23.122    data1/muxr11/add5resul[10]
    SLICE_X4Y106         LUT4 (Prop_lut4_I0_O)        0.124    23.246 r  data1/muxr11/o[10]_i_1/O
                         net (fo=2, routed)           0.641    23.888    data1/r11/D[10]
    SLICE_X4Y103         FDRE                                         r  data1/r11/o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.590    14.406    data1/r11/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  data1/r11/o_reg[10]/C
                         clock pessimism              0.243    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.067    14.546    data1/r11/o_reg[10]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -23.888    
  -------------------------------------------------------------------
                         slack                                 -9.341    

Slack (VIOLATED) :        -9.286ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.637ns  (logic 3.010ns (45.351%)  route 3.627ns (54.649%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  data1/r11/o_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.412    data1/r11/o_reg[11]_i_3_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.725 r  data1/r11/o_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.745    22.470    c1/o_reg[15]_4[3]
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.306    22.776 r  c1/o[15]_i_2/O
                         net (fo=1, routed)           0.455    23.231    data1/muxr11/add5resul[15]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124    23.355 r  data1/muxr11/o[15]_i_1/O
                         net (fo=2, routed)           0.485    23.840    data1/r11/D[15]
    SLICE_X3Y104         FDRE                                         r  data1/r11/o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    14.408    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  data1/r11/o_reg[15]/C
                         clock pessimism              0.243    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.061    14.554    data1/r11/o_reg[15]
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -23.840    
  -------------------------------------------------------------------
                         slack                                 -9.286    

Slack (VIOLATED) :        -9.266ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.648ns  (logic 3.010ns (45.277%)  route 3.638ns (54.723%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  data1/r11/o_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.412    data1/r11/o_reg[11]_i_3_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.725 r  data1/r11/o_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.745    22.470    c1/o_reg[15]_4[3]
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.306    22.776 r  c1/o[15]_i_2/O
                         net (fo=1, routed)           0.455    23.231    data1/muxr11/add5resul[15]
    SLICE_X6Y104         LUT4 (Prop_lut4_I0_O)        0.124    23.355 r  data1/muxr11/o[15]_i_1/O
                         net (fo=2, routed)           0.496    23.851    data1/r11/D[15]
    SLICE_X2Y104         FDRE                                         r  data1/r11/o_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    14.408    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  data1/r11/o_reg[15]_lopt_replica/C
                         clock pessimism              0.243    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.031    14.584    data1/r11/o_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -23.851    
  -------------------------------------------------------------------
                         slack                                 -9.266    

Slack (VIOLATED) :        -9.157ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[19]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.509ns  (logic 3.124ns (47.995%)  route 3.385ns (52.005%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=2)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  data1/r11/o_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.412    data1/r11/o_reg[11]_i_3_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.526 r  data1/r11/o_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.526    data1/r11/o_reg[15]_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.839 r  data1/r11/o_reg[19]_i_5/O[3]
                         net (fo=1, routed)           0.661    22.500    c1/o_reg[18][3]
    SLICE_X4Y105         LUT5 (Prop_lut5_I2_O)        0.306    22.806 r  c1/o[19]_i_3/O
                         net (fo=1, routed)           0.433    23.239    data1/muxr11/add5resul[19]
    SLICE_X4Y105         LUT4 (Prop_lut4_I0_O)        0.124    23.363 r  data1/muxr11/o[19]_i_2/O
                         net (fo=2, routed)           0.349    23.712    data1/r11/D[19]
    SLICE_X3Y105         FDRE                                         r  data1/r11/o_reg[19]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    14.408    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  data1/r11/o_reg[19]_lopt_replica/C
                         clock pessimism              0.243    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X3Y105         FDRE (Setup_fdre_C_D)       -0.061    14.554    data1/r11/o_reg[19]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -23.712    
  -------------------------------------------------------------------
                         slack                                 -9.157    

Slack (VIOLATED) :        -9.117ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.485ns  (logic 3.142ns (48.450%)  route 3.343ns (51.550%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 14.408 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  data1/r11/o_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.412    data1/r11/o_reg[11]_i_3_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.526 r  data1/r11/o_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.526    data1/r11/o_reg[15]_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.860 r  data1/r11/o_reg[19]_i_5/O[1]
                         net (fo=1, routed)           0.351    22.211    c1/o_reg[18][1]
    SLICE_X4Y105         LUT6 (Prop_lut6_I3_O)        0.303    22.514 r  c1/o[17]_i_2/O
                         net (fo=1, routed)           0.575    23.089    data1/muxr11/add5resul[17]
    SLICE_X1Y105         LUT4 (Prop_lut4_I0_O)        0.124    23.213 r  data1/muxr11/o[17]_i_1/O
                         net (fo=2, routed)           0.475    23.688    data1/r11/D[17]
    SLICE_X2Y105         FDRE                                         r  data1/r11/o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592    14.408    data1/r11/clk_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  data1/r11/o_reg[17]/C
                         clock pessimism              0.243    14.651    
                         clock uncertainty           -0.035    14.615    
    SLICE_X2Y105         FDRE (Setup_fdre_C_D)       -0.045    14.570    data1/r11/o_reg[17]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                         -23.688    
  -------------------------------------------------------------------
                         slack                                 -9.117    

Slack (VIOLATED) :        -9.100ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.430ns  (logic 2.914ns (45.322%)  route 3.516ns (54.678%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.632 r  data1/r11/o_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.586    22.218    c1/o_reg[11]_9[1]
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.303    22.521 r  c1/o[9]_i_2/O
                         net (fo=1, routed)           0.466    22.986    data1/muxr11/add5resul[9]
    SLICE_X6Y103         LUT4 (Prop_lut4_I0_O)        0.124    23.110 r  data1/muxr11/o[9]_i_1/O
                         net (fo=2, routed)           0.522    23.632    data1/r11/D[9]
    SLICE_X4Y103         FDRE                                         r  data1/r11/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.590    14.406    data1/r11/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  data1/r11/o_reg[9]/C
                         clock pessimism              0.243    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X4Y103         FDRE (Setup_fdre_C_D)       -0.081    14.532    data1/r11/o_reg[9]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -23.632    
  -------------------------------------------------------------------
                         slack                                 -9.100    

Slack (VIOLATED) :        -9.064ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.397ns  (logic 2.783ns (43.506%)  route 3.614ns (56.494%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 14.409 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          0.982    20.347    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y101         LUT4 (Prop_lut4_I1_O)        0.355    20.702 r  data1/r11/o[3]_i_7/O
                         net (fo=1, routed)           0.000    20.702    data1/r11/add5/p_1_in[1]
    SLICE_X5Y101         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    21.172 r  data1/r11/o_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.172    data1/r11/o_reg[3]_i_3_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.394 r  data1/r11/o_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.799    22.193    c1/o_reg[7]_5[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I3_O)        0.299    22.492 r  c1/o[4]_i_2/O
                         net (fo=1, routed)           0.307    22.799    data1/muxr11/add5resul[4]
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.124    22.923 r  data1/muxr11/o[4]_i_1/O
                         net (fo=2, routed)           0.676    23.600    data1/r11/D[4]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.593    14.409    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[4]/C
                         clock pessimism              0.243    14.652    
                         clock uncertainty           -0.035    14.616    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)       -0.081    14.535    data1/r11/o_reg[4]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -23.600    
  -------------------------------------------------------------------
                         slack                                 -9.064    

Slack (VIOLATED) :        -9.045ns  (required time - arrival time)
  Source:                 c1/seladd5_2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        6.376ns  (logic 2.798ns (43.885%)  route 3.578ns (56.115%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 14.407 - 10.000 ) 
    Source Clock Delay      (SCD):    7.637ns = ( 12.637 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.606    11.834    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.124    11.958 r  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.679    12.637    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y101         LDCE                                         r  c1/seladd5_2_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.566    17.203    
    SLICE_X6Y101                                      0.000    17.203 r  c1/seladd5_2_reg/D
    SLICE_X6Y101         LDCE (DToQ_ldce_D_Q)         0.482    17.685 r  c1/seladd5_2_reg/Q
                         net (fo=139, routed)         0.849    18.534    data1/r11/seladd5_1
    SLICE_X4Y103         LUT5 (Prop_lut5_I4_O)        0.124    18.658 r  data1/r11/o[19]_i_35/O
                         net (fo=1, routed)           0.000    18.658    data1/r11/o[19]_i_35_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.208 r  data1/r11/o_reg[19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.208    data1/r11/o_reg[19]_i_23_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.365 r  data1/r11/o_reg[19]_i_22/CO[1]
                         net (fo=19, routed)          1.092    20.458    data1/r11/o_reg[19]_i_22_n_2
    SLICE_X5Y102         LUT4 (Prop_lut4_I1_O)        0.357    20.815 r  data1/r11/o[7]_i_8/O
                         net (fo=1, routed)           0.000    20.815    data1/r11/add5/p_1_in[4]
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    21.298 r  data1/r11/o_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.298    data1/r11/o_reg[7]_i_3_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.520 r  data1/r11/o_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.618    22.138    c1/o_reg[11]_9[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I3_O)        0.299    22.437 r  c1/o[8]_i_2/O
                         net (fo=1, routed)           0.495    22.932    data1/muxr11/add5resul[8]
    SLICE_X7Y102         LUT4 (Prop_lut4_I0_O)        0.124    23.056 r  data1/muxr11/o[8]_i_1/O
                         net (fo=2, routed)           0.523    23.579    data1/r11/D[8]
    SLICE_X5Y102         FDRE                                         r  data1/r11/o_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.591    14.407    data1/r11/clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  data1/r11/o_reg[8]_lopt_replica/C
                         clock pessimism              0.243    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)       -0.081    14.533    data1/r11/o_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -23.579    
  -------------------------------------------------------------------
                         slack                                 -9.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.045ns (7.007%)  route 0.597ns (92.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.597     2.176    c1/cycle[4]
    SLICE_X1Y81          LUT5 (Prop_lut5_I0_O)        0.045     2.221 r  c1/FSM_sequential_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     2.221    c1/FSM_sequential_cycle[4]_i_2_n_0
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_D)         0.091     1.799    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.306%)  route 0.803ns (94.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.803     2.381    c1/cycle[4]
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.045     2.426 f  c1/FSM_sequential_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     2.426    c1/FSM_sequential_cycle[3]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.045ns (4.923%)  route 0.869ns (95.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.869     2.447    c1/cycle[4]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.045     2.492 f  c1/FSM_sequential_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     2.492    c1/FSM_sequential_cycle[2]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.045ns (4.624%)  route 0.928ns (95.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.928     2.507    c1/cycle[4]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.045     2.552 f  c1/FSM_sequential_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     2.552    c1/FSM_sequential_cycle[1]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_D)         0.092     1.808    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.045ns (4.100%)  route 1.053ns (95.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.857     2.435    c1/cycle[4]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.480 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.676    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[1]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.045ns (4.100%)  route 1.053ns (95.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.857     2.435    c1/cycle[4]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.480 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.676    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[2]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             0.999ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.045ns (4.100%)  route 1.053ns (95.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.857     2.435    c1/cycle[4]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.480 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.195     2.676    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y92          FDCE                                         f  c1/FSM_sequential_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  c1/FSM_sequential_cycle_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X0Y92          FDCE (Hold_fdce_C_CE)       -0.039     1.677    c1/FSM_sequential_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.045ns (3.694%)  route 1.173ns (96.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.857     2.435    c1/cycle[4]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.480 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.316     2.796    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X0Y93          FDCE                                         f  c1/FSM_sequential_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  c1/FSM_sequential_cycle_reg[0]/C
                         clock pessimism             -0.246     1.717    
    SLICE_X0Y93          FDCE (Hold_fdce_C_CE)       -0.039     1.678    c1/FSM_sequential_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.045ns (3.562%)  route 1.218ns (96.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.857     2.435    c1/cycle[4]
    SLICE_X0Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.480 f  c1/FSM_sequential_cycle[4]_i_1/O
                         net (fo=5, routed)           0.361     2.842    c1/FSM_sequential_cycle[4]_i_1_n_0
    SLICE_X1Y81          FDCE                                         f  c1/FSM_sequential_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE                                         r  c1/FSM_sequential_cycle_reg[4]/C
                         clock pessimism             -0.246     1.708    
    SLICE_X1Y81          FDCE (Hold_fdce_C_CE)       -0.039     1.669    c1/FSM_sequential_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 c1/selr11_reg[0]/G
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data1/r11/o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.223ns (30.031%)  route 0.520ns (69.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.700     2.279    c1/cycle[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.045     2.324 r  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.208     2.532    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          LDCE (EnToQ_ldce_G_Q)        0.178     2.710 f  c1/selr11_reg[0]/Q
                         net (fo=20, routed)          0.391     3.101    data1/muxr11/selr11[0]
    SLICE_X4Y101         LUT4 (Prop_lut4_I2_O)        0.045     3.146 r  data1/muxr11/o[3]_i_1/O
                         net (fo=2, routed)           0.128     3.274    data1/r11/D[3]
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.873     1.963    data1/r11/clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  data1/r11/o_reg[3]/C
                         clock pessimism             -0.246     1.716    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.070     1.786    data1/r11/o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  1.488    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[0]

Setup :           18  Failing Endpoints,  Worst Slack       -8.369ns,  Total Violation      -42.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.369ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 0.124ns (0.847%)  route 14.517ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    19.878    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.956     5.741    c1/cycle[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.100     5.841 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.293    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.536    
                         time borrowed                4.973    11.509    
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 -8.369    

Slack (VIOLATED) :        -8.304ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.701ns  (logic 0.124ns (0.843%)  route 14.577ns (99.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    19.938    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.081     5.867    c1/cycle[0]
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.100     5.967 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452     6.419    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.662    
                         time borrowed                4.973    11.635    
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                 -8.304    

Slack (VIOLATED) :        -8.280ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.648ns  (logic 0.124ns (0.847%)  route 14.524ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    19.885    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.082     5.868    c1/cycle[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.100     5.968 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.419    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.662    
                         time borrowed                4.944    11.606    
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -19.885    
  -------------------------------------------------------------------
                         slack                                 -8.280    

Slack (VIOLATED) :        -8.060ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.556ns  (logic 0.124ns (0.852%)  route 14.432ns (99.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.546ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    19.793    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.132     5.917    c1/cycle[0]
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.100     6.017 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529     6.546    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.789    
                         time borrowed                4.944    11.733    
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -19.793    
  -------------------------------------------------------------------
                         slack                                 -8.060    

Slack (VIOLATED) :        -3.658ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.388ns  (logic 0.124ns (0.862%)  route 14.264ns (99.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.781ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    19.626    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.338     9.124    c1/cycle[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I2_O)        0.100     9.224 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    10.781    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    11.024    
                         time borrowed                4.944    15.968    
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                 -3.658    

Slack (VIOLATED) :        -1.322ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 0.124ns (1.412%)  route 8.657ns (98.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.435    12.673    c1/cycle[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124    12.797 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    14.018    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.481    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.723    
                         time borrowed                4.973    12.696    
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                 -1.322    

Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.124ns (1.725%)  route 7.065ns (98.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.689    10.926    c1/cycle[1]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124    11.050 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           1.377    12.427    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.110     5.896    c1/cycle[0]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.100     5.996 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.451     6.446    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/G
                         clock pessimism              0.243     6.689    
                         time borrowed                4.944    11.633    
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 0.124ns (1.526%)  route 8.003ns (98.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.054    12.292    c1/cycle[1]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    12.416 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    13.364    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964     6.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100     6.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.386    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.629    
                         time borrowed                4.973    12.602    
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.917ns  (logic 0.124ns (1.566%)  route 7.793ns (98.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.580ns = ( 12.580 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.641    16.879    c1/cycle[1]
    SLICE_X13Y45         LUT3 (Prop_lut3_I2_O)        0.124    17.003 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.152    18.155    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X16Y47         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.796    11.582    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.100    11.682 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.898    12.580    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X16Y47         LDCE                                         r  c1/seladd4_2_reg[0]/G
                         clock pessimism              0.243    12.823    
                         time borrowed                4.950    17.773    
  -------------------------------------------------------------------
                         required time                         17.773    
                         arrival time                         -18.155    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 0.124ns (1.723%)  route 7.074ns (98.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.910ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.994    11.232    c1/cycle[1]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    11.356 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    12.436    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.739     6.525    c1/cycle[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.100     6.625 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285     6.910    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243     7.152    
                         time borrowed                4.906    12.058    
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                 -0.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.045ns (2.331%)  route 1.885ns (97.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.885     3.470    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.045     3.515 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.515    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.530     2.669    c1/cycle[0]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.056     2.725 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.958    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.712    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.832    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.045ns (1.807%)  route 2.445ns (98.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.445     4.030    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.045     4.075 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.075    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.907     3.046    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.056     3.102 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.485    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.239    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.330    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.611ns  (logic 0.045ns (1.723%)  route 2.566ns (98.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 8.370 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     8.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     9.044 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.152     9.196    c1/selr7_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         r  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.012     8.150    c1/cycle[0]
    SLICE_X3Y52          LUT5 (Prop_lut5_I2_O)        0.056     8.206 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.164     8.370    c1/selsqrt_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246     8.124    
    SLICE_X2Y52          LDCE (Hold_ldce_G_D)         0.059     8.183    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -8.183    
                         arrival time                           9.196    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.045ns (1.501%)  route 2.954ns (98.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.738ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.735     4.319    c1/cycle[1]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     4.364 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     4.583    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X7Y50          LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.074     3.213    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.056     3.269 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.470     3.738    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.492    
    SLICE_X7Y50          LDCE (Hold_ldce_G_D)         0.061     3.553    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.039     3.623    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     3.668 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.668    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.333     2.472    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.056     2.528 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.761    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.515    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     2.606    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.275ns  (logic 0.045ns (1.978%)  route 2.230ns (98.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 7.974 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.616     8.200    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.045     8.245 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.859    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.538     7.677    c1/cycle[0]
    SLICE_X8Y97          LUT5 (Prop_lut5_I3_O)        0.056     7.733 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     7.974    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.728    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     7.787    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.787    
                         arrival time                           8.859    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.045ns (1.638%)  route 2.702ns (98.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.287     4.332    c1/selr7_reg_i_1_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.005     3.143    c1/cycle[0]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.056     3.199 f  c1/selr7_reg_i_2/O
                         net (fo=1, routed)           0.230     3.430    c1/selr7_reg_i_2_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/G
                         clock pessimism             -0.246     3.183    
    SLICE_X6Y46          LDCE (Hold_ldce_G_D)         0.063     3.246    c1/selr7_reg
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.896ns  (logic 0.045ns (1.554%)  route 2.851ns (98.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 8.575 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     8.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     9.044 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.437     9.481    c1/selr7_reg_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.950     8.089    c1/cycle[0]
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.056     8.145 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.430     8.575    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.246     8.328    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.066     8.394    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.394    
                         arrival time                           9.481    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.045ns (1.525%)  route 2.905ns (98.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.490     4.534    c1/selr7_reg_i_1_n_0
    SLICE_X5Y54          LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.092     3.231    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.056     3.287 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.301     3.588    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y54          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.342    
    SLICE_X5Y54          LDCE (Hold_ldce_G_D)         0.057     3.399    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.036%)  route 2.165ns (97.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 7.825 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.718     8.302    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.045     8.347 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.447     8.794    c1/clr7_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         r  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.403     7.542    c1/cycle[0]
    SLICE_X6Y91          LUT5 (Prop_lut5_I0_O)        0.056     7.598 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.228     7.825    c1/clr11_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     7.579    
    SLICE_X6Y91          LDCE (Hold_ldce_G_D)         0.059     7.638    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -7.638    
                         arrival time                           8.794    
  -------------------------------------------------------------------
                         slack                                  1.156    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[0]

Setup :           12  Failing Endpoints,  Worst Slack       -7.757ns,  Total Violation      -36.366ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.757ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.029ns  (logic 0.124ns (0.884%)  route 13.905ns (99.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 11.293 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    24.266    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.956    10.741    c1/cycle[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.100    10.841 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.293    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.536    
                         time borrowed                4.973    16.509    
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                         -24.266    
  -------------------------------------------------------------------
                         slack                                 -7.757    

Slack (VIOLATED) :        -7.692ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.089ns  (logic 0.124ns (0.880%)  route 13.965ns (99.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns = ( 11.419 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.326    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.081    10.867    c1/cycle[0]
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.100    10.967 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.419    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.662    
                         time borrowed                4.973    16.635    
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 -7.692    

Slack (VIOLATED) :        -7.668ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        14.036ns  (logic 0.124ns (0.883%)  route 13.912ns (99.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    17.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    17.920 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    19.273    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.082     5.868    c1/cycle[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.100     5.968 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.419    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.662    
                         time borrowed                4.944    11.606    
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -19.273    
  -------------------------------------------------------------------
                         slack                                 -7.668    

Slack (VIOLATED) :        -7.448ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        13.943ns  (logic 0.124ns (0.889%)  route 13.819ns (99.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.546ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    17.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    17.920 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    19.181    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.132     5.917    c1/cycle[0]
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.100     6.017 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529     6.546    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.789    
                         time borrowed                4.944    11.733    
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                 -7.448    

Slack (VIOLATED) :        -3.046ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        13.776ns  (logic 0.124ns (0.900%)  route 13.652ns (99.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.781ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    17.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    17.920 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    19.014    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.338     9.124    c1/cycle[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I2_O)        0.100     9.224 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    10.781    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    11.024    
                         time borrowed                4.944    15.968    
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -19.014    
  -------------------------------------------------------------------
                         slack                                 -3.046    

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.124ns (1.584%)  route 7.705ns (98.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.910ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.625    11.863    c1/cycle[2]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.124    11.987 f  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    13.067    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         f  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.739     6.525    c1/cycle[0]
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.100     6.625 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285     6.910    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243     7.152    
                         time borrowed                4.906    12.058    
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -13.067    
  -------------------------------------------------------------------
                         slack                                 -1.008    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 0.124ns (1.518%)  route 8.045ns (98.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.464    11.701    c1/cycle[2]
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124    11.825 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    13.406    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.796     6.582    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.682 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901     7.582    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243     7.825    
                         time borrowed                4.944    12.769    
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.405ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.124ns (1.542%)  route 7.916ns (98.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.677ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.066    12.303    c1/cycle[2]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.427 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    13.278    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964     6.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100     6.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827     7.677    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243     7.919    
                         time borrowed                4.953    12.872    
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -0.405    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 0.124ns (1.646%)  route 7.407ns (98.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.215ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.858    11.096    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.124    11.220 f  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.549    12.769    c1/enable8_reg_i_1_n_0
    SLICE_X9Y58          LDCE                                         f  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.558     6.344    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.100     6.444 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.771     7.215    c1/enable2_reg_i_2_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     7.458    
                         time borrowed                4.944    12.402    
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.720ns  (logic 0.124ns (1.606%)  route 7.596ns (98.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns = ( 12.529 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.704    16.942    c1/cycle[2]
    SLICE_X9Y45          LUT5 (Prop_lut5_I4_O)        0.124    17.066 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    17.958    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885    11.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100    11.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.529    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    12.771    
                         time borrowed                4.953    17.724    
  -------------------------------------------------------------------
                         required time                         17.724    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                 -0.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.055ns  (logic 0.045ns (2.190%)  route 2.010ns (97.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.010     8.594    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.639    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.908    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.029    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           8.639    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.045ns (2.419%)  route 1.815ns (97.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.815     3.400    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.445 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.445    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.530     2.669    c1/cycle[0]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.056     2.725 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.958    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.712    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.832    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.184%)  route 2.015ns (97.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.015     8.599    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     8.644 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.644    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.908    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.028    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.028    
                         arrival time                           8.644    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.045ns (1.869%)  route 2.363ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.363     3.947    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.992 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.992    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.907     3.046    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.056     3.102 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.485    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.239    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.330    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.045ns (2.048%)  route 2.153ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 8.242 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.010     8.782    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X6Y68          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.807     7.946    c1/cycle[0]
    SLICE_X6Y68          LUT5 (Prop_lut5_I4_O)        0.056     8.002 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.240     8.242    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X6Y68          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     7.996    
    SLICE_X6Y68          LDCE (Hold_ldce_G_D)         0.059     8.055    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.055    
                         arrival time                           8.782    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.237ns  (logic 0.045ns (2.012%)  route 2.192ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 8.268 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.049     8.821    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         r  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.799     7.938    c1/cycle[0]
    SLICE_X7Y68          LUT5 (Prop_lut5_I2_O)        0.056     7.994 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.274     8.268    c1/selr3_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     8.022    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     8.092    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.092    
                         arrival time                           8.821    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.109ns  (logic 0.045ns (2.134%)  route 2.064ns (97.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 8.107 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.921     8.693    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.538     7.677    c1/cycle[0]
    SLICE_X8Y97          LUT5 (Prop_lut5_I3_O)        0.056     7.733 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.374     8.107    c1/selr11_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     7.860    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.070     7.930    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.930    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.045ns (1.982%)  route 2.226ns (98.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.984     3.855    c1/clr5_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.760     2.899    c1/cycle[0]
    SLICE_X10Y84         LUT5 (Prop_lut5_I1_O)        0.056     2.955 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.183    c1/clr6_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     2.936    
    SLICE_X10Y84         LDCE (Hold_ldce_G_D)         0.059     2.995    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.045ns (2.024%)  route 2.179ns (97.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     3.808    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.697     2.836    c1/cycle[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.056     2.892 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.120    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.873    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     2.932    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.045ns (1.940%)  route 2.274ns (98.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.274     3.859    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.045     3.904 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.904    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.615     2.754    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.056     2.810 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     3.173    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.926    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     3.017    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[0]

Setup :           31  Failing Endpoints,  Worst Slack       -7.031ns,  Total Violation      -62.787ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.031ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.267ns  (logic 0.124ns (0.869%)  route 14.143ns (99.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.281ns = ( 12.281 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    24.505    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.911    11.697    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.100    11.797 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.281    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.524    
                         time borrowed                4.950    17.474    
  -------------------------------------------------------------------
                         required time                         17.474    
                         arrival time                         -24.505    
  -------------------------------------------------------------------
                         slack                                 -7.031    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.159ns  (logic 0.124ns (0.942%)  route 13.035ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 11.293 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    23.396    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.956    10.741    c1/cycle[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.100    10.841 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.293    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.536    
                         time borrowed                4.973    16.509    
  -------------------------------------------------------------------
                         required time                         16.509    
                         arrival time                         -23.396    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.822ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.219ns  (logic 0.124ns (0.938%)  route 13.095ns (99.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns = ( 11.419 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    23.457    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.081    10.867    c1/cycle[0]
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.100    10.967 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.419    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.662    
                         time borrowed                4.973    16.635    
  -------------------------------------------------------------------
                         required time                         16.635    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                 -6.822    

Slack (VIOLATED) :        -6.798ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        13.166ns  (logic 0.124ns (0.942%)  route 13.042ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    16.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    17.050 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    18.403    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.082     5.868    c1/cycle[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.100     5.968 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.419    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.662    
                         time borrowed                4.944    11.606    
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -18.403    
  -------------------------------------------------------------------
                         slack                                 -6.798    

Slack (VIOLATED) :        -6.662ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 0.124ns (0.876%)  route 14.024ns (99.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.505ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    19.386    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.505    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.748    
                         time borrowed                4.976    12.724    
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -19.386    
  -------------------------------------------------------------------
                         slack                                 -6.662    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        13.074ns  (logic 0.124ns (0.948%)  route 12.950ns (99.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.546ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    16.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    17.050 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    18.311    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.132     5.917    c1/cycle[0]
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.100     6.017 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529     6.546    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.789    
                         time borrowed                4.944    11.733    
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -18.311    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -2.176ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        12.906ns  (logic 0.124ns (0.961%)  route 12.782ns (99.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.781ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    16.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    17.050 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    18.144    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.338     9.124    c1/cycle[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I2_O)        0.100     9.224 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    10.781    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    11.024    
                         time borrowed                4.944    15.968    
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -18.144    
  -------------------------------------------------------------------
                         slack                                 -2.176    

Slack (VIOLATED) :        -1.653ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.017ns  (logic 0.124ns (1.375%)  route 8.893ns (98.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.386ns = ( 12.386 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.945    18.183    c1/cycle[3]
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124    18.307 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    19.255    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964    11.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100    11.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.386    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.629    
                         time borrowed                4.973    17.602    
  -------------------------------------------------------------------
                         required time                         17.602    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -1.653    

Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.899ns  (logic 0.124ns (1.393%)  route 8.775ns (98.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.438ns = ( 12.438 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.291    17.528    c1/cycle[3]
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    17.652 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    19.136    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964    11.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100    11.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588    12.438    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.680    
                         time borrowed                4.944    17.624    
  -------------------------------------------------------------------
                         required time                         17.624    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.413ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.900ns  (logic 0.124ns (1.393%)  route 8.776ns (98.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.529ns = ( 12.529 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.884    18.122    c1/cycle[3]
    SLICE_X9Y45          LUT5 (Prop_lut5_I1_O)        0.124    18.246 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    19.138    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885    11.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100    11.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.529    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    12.771    
                         time borrowed                4.953    17.724    
  -------------------------------------------------------------------
                         required time                         17.724    
                         arrival time                         -19.138    
  -------------------------------------------------------------------
                         slack                                 -1.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.750%)  route 1.591ns (97.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     3.175    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.045     3.220 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.220    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.530     2.669    c1/cycle[0]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.056     2.725 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.958    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.712    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.832    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 8.183 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.984     8.668    c1/clr5_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.760     7.899    c1/cycle[0]
    SLICE_X10Y84         LUT5 (Prop_lut5_I1_O)        0.056     7.955 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     8.183    c1/clr6_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X10Y84         LDCE (Hold_ldce_G_D)         0.059     7.995    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.037ns  (logic 0.045ns (2.209%)  route 1.992ns (97.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 8.120 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     8.621    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         r  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.697     7.836    c1/cycle[0]
    SLICE_X10Y85         LUT5 (Prop_lut5_I2_O)        0.056     7.892 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     8.120    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     7.932    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.621    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.491%)  route 1.762ns (97.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     8.391    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.438     7.577    c1/cycle[0]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.056     7.633 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     7.861    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     7.615    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     7.674    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -7.674    
                         arrival time                           8.391    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.064ns  (logic 0.045ns (2.180%)  route 2.019ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 8.053 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.964     8.648    c1/clr5_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.630     7.769    c1/cycle[0]
    SLICE_X8Y84          LUT5 (Prop_lut5_I0_O)        0.056     7.825 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     8.053    c1/clr10_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     7.806    
    SLICE_X8Y84          LDCE (Hold_ldce_G_D)         0.059     7.865    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                           8.648    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.016%)  route 2.188ns (97.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.188     8.772    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     8.817 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.817    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.908    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.029    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           8.817    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.045ns (2.211%)  route 1.991ns (97.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 8.005 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.936     8.620    c1/clr5_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.550     7.688    c1/cycle[0]
    SLICE_X9Y86          LUT5 (Prop_lut5_I1_O)        0.056     7.744 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.261     8.005    c1/clr9_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     7.759    
    SLICE_X9Y86          LDCE (Hold_ldce_G_D)         0.070     7.829    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -7.829    
                         arrival time                           8.620    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.096ns  (logic 0.045ns (2.147%)  route 2.051ns (97.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 8.071 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.996     8.680    c1/clr5_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.649     7.787    c1/cycle[0]
    SLICE_X8Y86          LUT5 (Prop_lut5_I2_O)        0.056     7.843 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.228     8.071    c1/clr8_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     7.825    
    SLICE_X8Y86          LDCE (Hold_ldce_G_D)         0.059     7.884    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -7.884    
                         arrival time                           8.680    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.243     8.828    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.873 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.873    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.908    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.028    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.028    
                         arrival time                           8.873    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.045ns (2.034%)  route 2.168ns (97.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.113     3.797    c1/clr5_reg_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.488     2.627    c1/cycle[0]
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.056     2.683 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     2.924    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.246     2.677    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.052     2.729    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.729    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  1.068    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[0]

Setup :           24  Failing Endpoints,  Worst Slack       -8.945ns,  Total Violation      -57.690ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.945ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.227ns  (logic 0.124ns (0.814%)  route 15.103ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    20.454    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.956     5.741    c1/cycle[0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.100     5.841 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.293    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.536    
                         time borrowed                4.973    11.509    
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                         -20.454    
  -------------------------------------------------------------------
                         slack                                 -8.945    

Slack (VIOLATED) :        -8.880ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.287ns  (logic 0.124ns (0.811%)  route 15.163ns (99.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    20.514    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.081     5.867    c1/cycle[0]
    SLICE_X6Y82          LUT5 (Prop_lut5_I4_O)        0.100     5.967 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452     6.419    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.662    
                         time borrowed                4.973    11.635    
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -20.514    
  -------------------------------------------------------------------
                         slack                                 -8.880    

Slack (VIOLATED) :        -8.855ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.234ns  (logic 0.124ns (0.814%)  route 15.110ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    20.461    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.082     5.868    c1/cycle[0]
    SLICE_X7Y79          LUT5 (Prop_lut5_I4_O)        0.100     5.968 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.419    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.662    
                         time borrowed                4.944    11.606    
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                         -20.461    
  -------------------------------------------------------------------
                         slack                                 -8.855    

Slack (VIOLATED) :        -8.636ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 0.124ns (0.819%)  route 15.017ns (99.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.546ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    20.369    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.132     5.917    c1/cycle[0]
    SLICE_X7Y83          LUT5 (Prop_lut5_I2_O)        0.100     6.017 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529     6.546    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.789    
                         time borrowed                4.944    11.733    
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -8.636    

Slack (VIOLATED) :        -7.777ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.024ns  (logic 0.124ns (0.825%)  route 14.900ns (99.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.281ns = ( 12.281 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    25.251    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.911    11.697    c1/cycle[0]
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.100    11.797 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.281    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.524    
                         time borrowed                4.950    17.474    
  -------------------------------------------------------------------
                         required time                         17.474    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 -7.777    

Slack (VIOLATED) :        -7.408ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 0.124ns (0.832%)  route 14.781ns (99.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.505ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    18.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    18.982 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    20.132    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.505    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.748    
                         time borrowed                4.976    12.724    
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 -7.408    

Slack (VIOLATED) :        -4.234ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.974ns  (logic 0.124ns (0.828%)  route 14.850ns (99.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.781ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    20.201    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          4.338     9.124    c1/cycle[0]
    SLICE_X6Y91          LUT4 (Prop_lut4_I2_O)        0.100     9.224 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    10.781    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    11.024    
                         time borrowed                4.944    15.968    
  -------------------------------------------------------------------
                         required time                         15.968    
                         arrival time                         -20.201    
  -------------------------------------------------------------------
                         slack                                 -4.234    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        7.935ns  (logic 0.124ns (1.563%)  route 7.811ns (98.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 12.582 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.230    16.457    c1/cycle[4]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.124    16.581 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    18.162    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     9.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     9.786 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.796    11.582    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.100    11.682 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901    12.582    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    12.825    
                         time borrowed                4.944    17.769    
  -------------------------------------------------------------------
                         required time                         17.769    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 0.124ns (1.576%)  route 7.743ns (98.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.560ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.128    11.355    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    11.479 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.615    13.094    c1/enable3_reg_i_1_n_0
    SLICE_X15Y47         LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.964     6.749    c1/cycle[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.100     6.849 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.710     7.560    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X15Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243     7.803    
                         time borrowed                4.930    12.733    
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.351ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        7.820ns  (logic 0.124ns (1.586%)  route 7.696ns (98.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.481ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.475    11.702    c1/cycle[4]
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.124    11.826 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    13.048    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.602     4.419    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.367     4.786 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.885     6.671    c1/cycle[0]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.100     6.771 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.481    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.723    
                         time borrowed                4.973    12.696    
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                 -0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.809ns  (logic 0.045ns (2.487%)  route 1.764ns (97.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.764     8.342    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.387 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.387    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.908    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.028    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.028    
                         arrival time                           8.387    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.045ns (2.378%)  route 1.847ns (97.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.847     8.425    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.470 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.470    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.576     7.715    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.771 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.154    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.908    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.029    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.029    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.186%)  route 2.014ns (97.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.014     3.592    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.045     3.637 f  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.637    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.615     2.754    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.056     2.810 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     3.173    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.926    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     3.017    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.045ns (2.173%)  route 2.026ns (97.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.026     3.604    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.045     3.649 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.649    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.530     2.669    c1/cycle[0]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.056     2.725 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.958    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.712    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.832    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.045ns (1.658%)  route 2.670ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 8.485 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.670     9.248    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.045     9.293 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     9.293    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.907     8.046    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.056     8.102 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     8.485    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.239    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     8.330    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.330    
                         arrival time                           9.293    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.310ns  (logic 0.045ns (1.948%)  route 2.265ns (98.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns = ( 8.073 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.657     8.235    c1/cycle[4]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.045     8.280 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.609     8.889    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.652     7.791    c1/cycle[0]
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.056     7.847 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.227     8.073    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     7.827    
    SLICE_X4Y78          LDCE (Hold_ldce_G_D)         0.070     7.897    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.897    
                         arrival time                           8.889    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.045ns (1.992%)  route 2.214ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.214     3.793    c1/cycle[4]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045     3.838 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.838    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     1.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     2.139 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.488     2.627    c1/cycle[0]
    SLICE_X6Y97          LUT5 (Prop_lut5_I3_O)        0.056     2.683 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     2.924    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.677    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     2.797    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.328ns  (logic 0.045ns (1.933%)  route 2.283ns (98.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 8.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.927     8.505    c1/cycle[4]
    SLICE_X9Y85          LUT4 (Prop_lut4_I0_O)        0.045     8.550 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.356     8.906    c1/selr10_reg[0]_i_1_n_0
    SLICE_X9Y85          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.613     7.752    c1/cycle[0]
    SLICE_X9Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.808 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.034    c1/selr10_reg[1]_i_2_n_0
    SLICE_X9Y85          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     7.788    
    SLICE_X9Y85          LDCE (Hold_ldce_G_D)         0.070     7.858    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.858    
                         arrival time                           8.906    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.752ns  (logic 0.045ns (1.635%)  route 2.707ns (98.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 8.417 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     8.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     8.834 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.496     9.331    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X9Y62          LDCE                                         r  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.799     7.938    c1/cycle[0]
    SLICE_X7Y68          LUT5 (Prop_lut5_I2_O)        0.056     7.994 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.424     8.417    c1/selr3_reg[1]_i_1_n_0
    SLICE_X9Y62          LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     8.171    
    SLICE_X9Y62          LDCE (Hold_ldce_G_D)         0.070     8.241    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.241    
                         arrival time                           9.331    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[0]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[0] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.924ns  (logic 0.045ns (1.539%)  route 2.879ns (98.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 8.575 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     8.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     8.834 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.668     9.503    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X9Y57          LDCE                                         r  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.875     6.964    c1/clk_IBUF_BUFG
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.175     7.139 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          0.950     8.089    c1/cycle[0]
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.056     8.145 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.430     8.575    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     8.328    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     8.398    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.398    
                         arrival time                           9.503    
  -------------------------------------------------------------------
                         slack                                  1.104    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[1]

Setup :           19  Failing Endpoints,  Worst Slack       -5.786ns,  Total Violation      -39.472ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.786ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.874ns  (logic 0.124ns (0.963%)  route 12.750ns (99.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.134ns = ( 12.134 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    23.113    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.765    11.550    c1/cycle[1]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.100    11.650 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.134    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.377    
                         time borrowed                4.950    17.327    
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                         -23.113    
  -------------------------------------------------------------------
                         slack                                 -5.786    

Slack (VIOLATED) :        -5.339ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.755ns  (logic 0.124ns (0.972%)  route 12.631ns (99.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns = ( 12.436 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    22.994    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817    11.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100    11.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.436    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.679    
                         time borrowed                4.976    17.655    
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 -5.339    

Slack (VIOLATED) :        -2.740ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        13.676ns  (logic 0.124ns (0.907%)  route 13.552ns (99.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.988ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.296    17.534    c1/cycle[0]
    SLICE_X8Y59          LUT3 (Prop_lut3_I2_O)        0.124    17.658 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    18.915    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.582     9.366    c1/cycle[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.100     9.466 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    10.988    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    11.231    
                         time borrowed                4.944    16.175    
  -------------------------------------------------------------------
                         required time                         16.175    
                         arrival time                         -18.915    
  -------------------------------------------------------------------
                         slack                                 -2.740    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 0.124ns (1.283%)  route 9.537ns (98.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.054    13.292    c1/cycle[0]
    SLICE_X7Y48          LUT4 (Prop_lut4_I1_O)        0.124    13.416 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    14.900    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588     7.258    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243     7.501    
                         time borrowed                4.944    12.445    
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.124ns (1.280%)  route 9.565ns (98.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.715    13.953    c1/cycle[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.124    14.077 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    14.928    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827     7.497    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243     7.740    
                         time borrowed                4.953    12.693    
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.124ns (1.328%)  route 9.215ns (98.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.206ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.267    13.505    c1/cycle[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.629 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    14.578    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.206    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.449    
                         time borrowed                4.973    12.422    
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -2.037ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.299ns  (logic 0.124ns (1.334%)  route 9.175ns (98.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.284ns = ( 12.284 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.850    18.089    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    18.213 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.324    19.537    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817    11.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100    11.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.583    12.284    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    12.527    
                         time borrowed                4.973    17.500    
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -19.537    
  -------------------------------------------------------------------
                         slack                                 -2.037    

Slack (VIOLATED) :        -1.985ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.402ns  (logic 0.124ns (1.319%)  route 9.278ns (98.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.459ns = ( 12.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.386    18.624    c1/cycle[0]
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.124    18.748 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    19.640    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817    11.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100    11.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.459    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    12.702    
                         time borrowed                4.953    17.655    
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -19.640    
  -------------------------------------------------------------------
                         slack                                 -1.985    

Slack (VIOLATED) :        -1.945ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.124ns (1.329%)  route 9.210ns (98.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.411ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.988    13.227    c1/cycle[0]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    14.572    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817     6.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100     6.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.411    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.654    
                         time borrowed                4.973    12.627    
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 -1.945    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.715ns  (logic 0.124ns (0.975%)  route 12.591ns (99.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.872ns = ( 15.872 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    22.954    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.582    14.366    c1/cycle[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.100    14.466 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    15.872    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    16.115    
                         time borrowed                4.944    21.059    
  -------------------------------------------------------------------
                         required time                         21.059    
                         arrival time                         -22.954    
  -------------------------------------------------------------------
                         slack                                 -1.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.380ns  (logic 0.045ns (1.891%)  route 2.335ns (98.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 8.530 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.901     8.486    c1/cycle[0]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     8.531 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.434     8.965    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.077     8.215    c1/cycle[1]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.056     8.271 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.259     8.530    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     8.283    
    SLICE_X5Y53          LDCE (Hold_ldce_G_D)         0.066     8.349    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.349    
                         arrival time                           8.965    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.045ns (1.874%)  route 2.357ns (98.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.777     3.362    c1/cycle[0]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.045     3.407 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.580     3.987    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.919     3.057    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.113 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.435    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.188    
    SLICE_X7Y60          LDCE (Hold_ldce_G_D)         0.070     3.258    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.045ns (1.701%)  route 2.600ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.103     3.689    c1/cycle[0]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.045     3.734 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.497     4.230    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X3Y53          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.077     3.215    c1/cycle[1]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.056     3.271 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.271     3.542    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y53          LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.296    
    SLICE_X3Y53          LDCE (Hold_ldce_G_D)         0.070     3.366    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        3.113ns  (logic 0.045ns (1.446%)  route 3.068ns (98.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 8.921 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.625     9.210    c1/cycle[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.045     9.255 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.443     9.698    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X16Y47         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.188     8.326    c1/cycle[1]
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.056     8.382 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.539     8.921    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X16Y47         LDCE                                         f  c1/seladd4_2_reg[0]/G
                         clock pessimism             -0.246     8.675    
    SLICE_X16Y47         LDCE (Hold_ldce_G_D)         0.070     8.745    c1/seladd4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.745    
                         arrival time                           9.698    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.654ns  (logic 0.045ns (1.696%)  route 2.609ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns = ( 8.421 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.048     8.633    c1/cycle[0]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.045     8.678 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.561     9.239    c1/enable4_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.919     8.057    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.056     8.113 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.308     8.421    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     8.174    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.052     8.226    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -8.226    
                         arrival time                           9.239    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.059%)  route 2.140ns (97.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 7.907 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.140     8.726    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.045     8.771 f  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.771    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.480     7.618    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.056     7.674 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.907    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.661    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.752    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.752    
                         arrival time                           8.771    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.687ns  (logic 0.045ns (1.675%)  route 2.642ns (98.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 8.379 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.642     9.227    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.045     9.272 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     9.272    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.823     7.960    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.056     8.016 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.379    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     8.133    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.224    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.224    
                         arrival time                           9.272    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.045ns (1.563%)  route 2.834ns (98.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.834     4.420    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.045     4.465 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.465    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.919     3.057    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.113 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.496    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.250    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.341    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           4.465    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.752%)  route 2.524ns (98.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.524     9.110    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     9.155 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.155    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.994    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.994    
                         arrival time                           9.155    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.678ns  (logic 0.045ns (1.681%)  route 2.633ns (98.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.633     9.218    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     9.263 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     9.263    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.993    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.993    
                         arrival time                           9.263    
  -------------------------------------------------------------------
                         slack                                  1.270    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[1]

Setup :           13  Failing Endpoints,  Worst Slack       -7.549ns,  Total Violation      -37.501ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.549ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.029ns  (logic 0.124ns (0.884%)  route 13.905ns (99.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 11.502 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    24.266    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.165    10.950    c1/cycle[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.100    11.050 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.502    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.745    
                         time borrowed                4.973    16.718    
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                         -24.266    
  -------------------------------------------------------------------
                         slack                                 -7.549    

Slack (VIOLATED) :        -7.525ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.089ns  (logic 0.124ns (0.880%)  route 13.965ns (99.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 11.585 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.326    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.249    11.033    c1/cycle[1]
    SLICE_X6Y82          LUT5 (Prop_lut5_I1_O)        0.100    11.133 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.585    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.828    
                         time borrowed                4.973    16.801    
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 -7.525    

Slack (VIOLATED) :        -7.446ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.036ns  (logic 0.124ns (0.883%)  route 13.912ns (99.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 11.641 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.273    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.305    11.090    c1/cycle[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.100    11.190 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.641    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.884    
                         time borrowed                4.944    16.828    
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -24.273    
  -------------------------------------------------------------------
                         slack                                 -7.446    

Slack (VIOLATED) :        -7.419ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.943ns  (logic 0.124ns (0.889%)  route 13.819ns (99.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 11.575 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.181    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.161    10.946    c1/cycle[1]
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.100    11.046 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.575    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.818    
                         time borrowed                4.944    16.762    
  -------------------------------------------------------------------
                         required time                         16.762    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 -7.419    

Slack (VIOLATED) :        -4.378ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.776ns  (logic 0.124ns (0.900%)  route 13.652ns (99.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 14.448 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    24.014    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.007    12.792    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.100    12.892 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.448    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    14.691    
                         time borrowed                4.944    19.635    
  -------------------------------------------------------------------
                         required time                         19.635    
                         arrival time                         -24.014    
  -------------------------------------------------------------------
                         slack                                 -4.378    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.829ns  (logic 0.124ns (1.584%)  route 7.705ns (98.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.817ns = ( 11.817 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.625    16.863    c1/cycle[2]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.124    16.987 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    18.067    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.647    11.432    c1/cycle[1]
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.100    11.532 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285    11.817    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.060    
                         time borrowed                4.906    16.966    
  -------------------------------------------------------------------
                         required time                         16.966    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 0.124ns (1.542%)  route 7.916ns (98.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.497ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.066    12.303    c1/cycle[2]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    12.427 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    13.278    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827     7.497    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243     7.740    
                         time borrowed                4.953    12.693    
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.169ns  (logic 0.124ns (1.518%)  route 8.045ns (98.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.464    16.701    c1/cycle[2]
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124    16.825 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    18.406    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.928    11.713    c1/cycle[1]
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.813 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901    12.713    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    12.956    
                         time borrowed                4.944    17.900    
  -------------------------------------------------------------------
                         required time                         17.900    
                         arrival time                         -18.406    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.720ns  (logic 0.124ns (1.606%)  route 7.596ns (98.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.459ns = ( 12.459 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.704    16.942    c1/cycle[2]
    SLICE_X9Y45          LUT5 (Prop_lut5_I4_O)        0.124    17.066 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    17.958    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817    11.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100    11.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.459    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    12.702    
                         time borrowed                4.953    17.655    
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.531ns  (logic 0.124ns (1.646%)  route 7.407ns (98.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.285ns = ( 12.285 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.858    16.096    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.549    17.769    c1/enable8_reg_i_1_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.629    11.414    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.100    11.514 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.771    12.285    c1/enable2_reg_i_2_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    12.528    
                         time borrowed                4.944    17.472    
  -------------------------------------------------------------------
                         required time                         17.472    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                 -0.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.045ns (2.419%)  route 1.815ns (97.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.815     3.400    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.445 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.445    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.661     2.798    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.056     2.854 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     3.088    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.841    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.961    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.109ns  (logic 0.045ns (2.134%)  route 2.064ns (97.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.227ns = ( 8.227 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.921     8.693    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.660     7.797    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.056     7.853 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.374     8.227    c1/selr11_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     7.981    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.070     8.051    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.051    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.055ns  (logic 0.045ns (2.190%)  route 2.010ns (97.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.010     8.594    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.639    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.994    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.994    
                         arrival time                           8.639    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.184%)  route 2.015ns (97.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.015     8.599    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     8.644 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.644    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.993    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.993    
                         arrival time                           8.644    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.045ns (1.869%)  route 2.363ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.363     3.947    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.992 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.992    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.919     3.057    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.056     3.113 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.496    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.250    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.341    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.341    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.319ns  (logic 0.045ns (1.940%)  route 2.274ns (98.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 8.379 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.274     8.859    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.045     8.904 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.904    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.823     7.960    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.056     8.016 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.379    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     8.133    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.224    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.224    
                         arrival time                           8.904    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.045ns (2.048%)  route 2.153ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 8.212 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.010     8.782    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X6Y68          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.778     7.916    c1/cycle[1]
    SLICE_X6Y68          LUT5 (Prop_lut5_I3_O)        0.056     7.972 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.240     8.212    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X6Y68          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     7.966    
    SLICE_X6Y68          LDCE (Hold_ldce_G_D)         0.059     8.025    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.025    
                         arrival time                           8.782    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.045ns (2.012%)  route 2.192ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     2.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.772 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.049     3.821    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.772     2.910    c1/cycle[1]
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.056     2.966 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.274     3.240    c1/selr3_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     2.994    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     3.064    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.045ns (2.024%)  route 2.179ns (97.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     3.808    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.804     2.942    c1/cycle[1]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.056     2.998 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.226    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.980    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     3.039    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.045ns (2.132%)  route 2.066ns (97.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.094ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.452     3.037    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045     3.082 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     3.695    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.660     2.797    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.056     2.853 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     3.094    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.848    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     2.907    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.788    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[1]

Setup :           32  Failing Endpoints,  Worst Slack       -7.178ns,  Total Violation      -68.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.178ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.267ns  (logic 0.124ns (0.869%)  route 14.143ns (99.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.134ns = ( 12.134 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    24.505    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.765    11.550    c1/cycle[1]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.100    11.650 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.134    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.377    
                         time borrowed                4.950    17.327    
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                         -24.505    
  -------------------------------------------------------------------
                         slack                                 -7.178    

Slack (VIOLATED) :        -6.731ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 0.124ns (0.876%)  route 14.024ns (99.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    19.386    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817     6.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100     6.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.436    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.679    
                         time borrowed                4.976    12.655    
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -19.386    
  -------------------------------------------------------------------
                         slack                                 -6.731    

Slack (VIOLATED) :        -6.679ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.159ns  (logic 0.124ns (0.942%)  route 13.035ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 11.502 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    23.396    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.165    10.950    c1/cycle[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.100    11.050 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.502    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.745    
                         time borrowed                4.973    16.718    
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                         -23.396    
  -------------------------------------------------------------------
                         slack                                 -6.679    

Slack (VIOLATED) :        -6.656ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.219ns  (logic 0.124ns (0.938%)  route 13.095ns (99.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 11.585 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    23.457    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.249    11.033    c1/cycle[1]
    SLICE_X6Y82          LUT5 (Prop_lut5_I1_O)        0.100    11.133 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.585    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.828    
                         time borrowed                4.973    16.801    
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                 -6.656    

Slack (VIOLATED) :        -6.576ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.166ns  (logic 0.124ns (0.942%)  route 13.042ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns = ( 11.641 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    23.403    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.305    11.090    c1/cycle[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.100    11.190 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.641    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.884    
                         time borrowed                4.944    16.828    
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -23.403    
  -------------------------------------------------------------------
                         slack                                 -6.576    

Slack (VIOLATED) :        -6.550ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.074ns  (logic 0.124ns (0.948%)  route 12.950ns (99.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 11.575 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    23.311    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.161    10.946    c1/cycle[1]
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.100    11.046 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.575    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.818    
                         time borrowed                4.944    16.762    
  -------------------------------------------------------------------
                         required time                         16.762    
                         arrival time                         -23.311    
  -------------------------------------------------------------------
                         slack                                 -6.550    

Slack (VIOLATED) :        -3.508ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        12.906ns  (logic 0.124ns (0.961%)  route 12.782ns (99.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 14.448 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    23.144    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.007    12.792    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.100    12.892 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.448    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    14.691    
                         time borrowed                4.944    19.635    
  -------------------------------------------------------------------
                         required time                         19.635    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 -3.508    

Slack (VIOLATED) :        -3.287ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.109ns  (logic 0.124ns (0.879%)  route 13.985ns (99.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.872ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    19.346    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.582     9.366    c1/cycle[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.100     9.466 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    10.872    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    11.115    
                         time borrowed                4.944    16.059    
  -------------------------------------------------------------------
                         required time                         16.059    
                         arrival time                         -19.346    
  -------------------------------------------------------------------
                         slack                                 -3.287    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 0.124ns (1.375%)  route 8.893ns (98.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.206ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.945    13.183    c1/cycle[3]
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124    13.307 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    14.255    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.206    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.449    
                         time borrowed                4.973    12.422    
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.691ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 0.124ns (1.393%)  route 8.775ns (98.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.291    12.528    c1/cycle[3]
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    12.652 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    14.136    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588     7.258    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243     7.501    
                         time borrowed                4.944    12.445    
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -14.136    
  -------------------------------------------------------------------
                         slack                                 -1.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.750%)  route 1.591ns (97.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     3.175    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.045     3.220 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.220    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.661     2.798    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.056     2.854 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     3.088    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.841    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.961    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.045ns (2.209%)  route 1.992ns (97.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.226ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     3.621    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.804     2.942    c1/cycle[1]
    SLICE_X10Y85         LUT5 (Prop_lut5_I1_O)        0.056     2.998 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.226    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.980    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     3.039    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -3.039    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.491%)  route 1.762ns (97.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 7.971 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     8.391    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         r  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.549     7.687    c1/cycle[1]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.056     7.743 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     7.971    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     7.724    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     7.783    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -7.783    
                         arrival time                           8.391    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.045ns (2.211%)  route 1.991ns (97.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 8.176 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.936     8.620    c1/clr5_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.721     7.859    c1/cycle[1]
    SLICE_X9Y86          LUT5 (Prop_lut5_I0_O)        0.056     7.915 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.261     8.176    c1/clr9_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     7.930    
    SLICE_X9Y86          LDCE (Hold_ldce_G_D)         0.070     8.000    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -8.000    
                         arrival time                           8.620    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.984     3.668    c1/clr5_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.723     2.860    c1/cycle[1]
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.056     2.916 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     3.144    c1/clr6_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     2.898    
    SLICE_X10Y84         LDCE (Hold_ldce_G_D)         0.059     2.957    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.064ns  (logic 0.045ns (2.180%)  route 2.019ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 8.106 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.964     8.648    c1/clr5_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.685     7.822    c1/cycle[1]
    SLICE_X8Y84          LUT5 (Prop_lut5_I4_O)        0.056     7.878 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     8.106    c1/clr10_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     7.860    
    SLICE_X8Y84          LDCE (Hold_ldce_G_D)         0.059     7.919    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -7.919    
                         arrival time                           8.648    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.096ns  (logic 0.045ns (2.147%)  route 2.051ns (97.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 8.061 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.996     8.680    c1/clr5_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.640     7.778    c1/cycle[1]
    SLICE_X8Y86          LUT5 (Prop_lut5_I4_O)        0.056     7.834 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.228     8.061    c1/clr8_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     7.815    
    SLICE_X8Y86          LDCE (Hold_ldce_G_D)         0.059     7.874    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -7.874    
                         arrival time                           8.680    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.016%)  route 2.188ns (97.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.188     8.772    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     8.817 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.817    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.994    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.994    
                         arrival time                           8.817    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.243     8.828    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.873 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.873    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.993    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.993    
                         arrival time                           8.873    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 7.907 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.099     8.683    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     8.728 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.728    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.480     7.618    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.056     7.674 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.907    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.661    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.752    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.752    
                         arrival time                           8.728    
  -------------------------------------------------------------------
                         slack                                  0.976    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[1]

Setup :           27  Failing Endpoints,  Worst Slack       -8.737ns,  Total Violation      -68.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.737ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.227ns  (logic 0.124ns (0.814%)  route 15.103ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 11.502 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    25.454    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.165    10.950    c1/cycle[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.100    11.050 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.502    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.745    
                         time borrowed                4.973    16.718    
  -------------------------------------------------------------------
                         required time                         16.718    
                         arrival time                         -25.454    
  -------------------------------------------------------------------
                         slack                                 -8.737    

Slack (VIOLATED) :        -8.713ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.287ns  (logic 0.124ns (0.811%)  route 15.163ns (99.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.585ns = ( 11.585 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    25.514    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.249    11.033    c1/cycle[1]
    SLICE_X6Y82          LUT5 (Prop_lut5_I1_O)        0.100    11.133 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.585    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.828    
                         time borrowed                4.973    16.801    
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -25.514    
  -------------------------------------------------------------------
                         slack                                 -8.713    

Slack (VIOLATED) :        -8.633ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.234ns  (logic 0.124ns (0.814%)  route 15.110ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.641ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    20.461    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.305     6.090    c1/cycle[1]
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.100     6.190 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451     6.641    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243     6.884    
                         time borrowed                4.944    11.828    
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                         -20.461    
  -------------------------------------------------------------------
                         slack                                 -8.633    

Slack (VIOLATED) :        -8.607ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.141ns  (logic 0.124ns (0.819%)  route 15.017ns (99.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.575ns = ( 11.575 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    25.369    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.161    10.946    c1/cycle[1]
    SLICE_X7Y83          LUT5 (Prop_lut5_I1_O)        0.100    11.046 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.575    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.818    
                         time borrowed                4.944    16.762    
  -------------------------------------------------------------------
                         required time                         16.762    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                 -8.607    

Slack (VIOLATED) :        -7.924ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.024ns  (logic 0.124ns (0.825%)  route 14.900ns (99.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.134ns = ( 12.134 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    25.251    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.765    11.550    c1/cycle[1]
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.100    11.650 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.134    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.377    
                         time borrowed                4.950    17.327    
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 -7.924    

Slack (VIOLATED) :        -7.478ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 0.124ns (0.832%)  route 14.781ns (99.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.436ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    18.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    18.982 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    20.132    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.817     6.601    c1/cycle[1]
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.100     6.701 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.436    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.679    
                         time borrowed                4.976    12.655    
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 -7.478    

Slack (VIOLATED) :        -5.566ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        14.974ns  (logic 0.124ns (0.828%)  route 14.850ns (99.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.448ns = ( 14.448 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    25.201    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          3.007    12.792    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.100    12.892 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.448    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    14.691    
                         time borrowed                4.944    19.635    
  -------------------------------------------------------------------
                         required time                         19.635    
                         arrival time                         -25.201    
  -------------------------------------------------------------------
                         slack                                 -5.566    

Slack (VIOLATED) :        -4.958ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.905ns  (logic 0.124ns (0.780%)  route 15.781ns (99.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.988ns = ( 15.988 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         14.524    24.752    c1/cycle[4]
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.124    24.876 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    26.132    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.582    14.366    c1/cycle[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.100    14.466 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    15.988    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    16.231    
                         time borrowed                4.944    21.175    
  -------------------------------------------------------------------
                         required time                         21.175    
                         arrival time                         -26.132    
  -------------------------------------------------------------------
                         slack                                 -4.958    

Slack (VIOLATED) :        -4.033ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 0.124ns (0.834%)  route 14.741ns (99.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.872ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    18.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    18.982 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    20.092    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          4.582     9.366    c1/cycle[1]
    SLICE_X8Y59          LUT4 (Prop_lut4_I1_O)        0.100     9.466 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    10.872    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    11.115    
                         time borrowed                4.944    16.059    
  -------------------------------------------------------------------
                         required time                         16.059    
                         arrival time                         -20.092    
  -------------------------------------------------------------------
                         slack                                 -4.033    

Slack (VIOLATED) :        -0.542ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 0.124ns (1.576%)  route 7.743ns (98.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.380ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.128    11.355    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    11.479 f  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.615    13.094    c1/enable3_reg_i_1_n_0
    SLICE_X15Y47         LDCE                                         f  c1/seladd2_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.785     6.570    c1/cycle[1]
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.100     6.670 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.710     7.380    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X15Y47         LDCE                                         r  c1/seladd2_1_reg[2]/G
                         clock pessimism              0.243     7.623    
                         time borrowed                4.930    12.553    
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 -0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.809ns  (logic 0.045ns (2.487%)  route 1.764ns (97.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.764     8.342    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.387 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.387    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     7.993    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -7.993    
                         arrival time                           8.387    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.186%)  route 2.014ns (97.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 8.379 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.014     8.592    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.045     8.637 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.637    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.823     7.960    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.056     8.016 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.379    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     8.133    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.224    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.224    
                         arrival time                           8.637    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.045ns (2.378%)  route 1.847ns (97.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 8.119 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.847     8.425    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.470 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.470    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.542     7.680    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.056     7.736 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.119    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.873    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     7.994    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -7.994    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.045ns (2.173%)  route 2.026ns (97.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.026     3.604    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.045     3.649 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.649    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.661     2.798    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.056     2.854 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     3.088    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.841    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.961    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.045ns (1.658%)  route 2.670ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.670     9.248    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.045     9.293 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     9.293    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.919     8.057    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.056     8.113 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     8.496    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.250    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     8.341    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.341    
                         arrival time                           9.293    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.973ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.310ns  (logic 0.045ns (1.948%)  route 2.265ns (98.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.093ns = ( 8.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.657     8.235    c1/cycle[4]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.045     8.280 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.609     8.889    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.672     7.810    c1/cycle[1]
    SLICE_X4Y78          LUT5 (Prop_lut5_I2_O)        0.056     7.866 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.227     8.093    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     7.846    
    SLICE_X4Y78          LDCE (Hold_ldce_G_D)         0.070     7.916    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.916    
                         arrival time                           8.889    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.045ns (1.992%)  route 2.214ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.214     3.793    c1/cycle[4]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045     3.838 f  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.838    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.520     2.658    c1/cycle[1]
    SLICE_X6Y97          LUT5 (Prop_lut5_I4_O)        0.056     2.714 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     2.955    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.708    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     2.828    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.328ns  (logic 0.045ns (1.933%)  route 2.283ns (98.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 7.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.927     8.505    c1/cycle[4]
    SLICE_X9Y85          LUT4 (Prop_lut4_I0_O)        0.045     8.550 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.356     8.906    c1/selr10_reg[0]_i_1_n_0
    SLICE_X9Y85          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.573     7.711    c1/cycle[1]
    SLICE_X9Y85          LUT5 (Prop_lut5_I3_O)        0.056     7.767 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     7.994    c1/selr10_reg[1]_i_2_n_0
    SLICE_X9Y85          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     7.747    
    SLICE_X9Y85          LDCE (Hold_ldce_G_D)         0.070     7.817    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.817    
                         arrival time                           8.906    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[1]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.266ns  (logic 0.045ns (1.986%)  route 2.221ns (98.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 7.907 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.221     8.799    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.045     8.844 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.844    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.480     7.618    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.056     7.674 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.907    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.661    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.752    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.752    
                         arrival time                           8.844    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[1] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.045ns (1.635%)  route 2.707ns (98.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     3.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     3.834 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.496     4.331    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X9Y62          LDCE                                         f  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          0.772     2.910    c1/cycle[1]
    SLICE_X7Y68          LUT5 (Prop_lut5_I4_O)        0.056     2.966 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.424     3.389    c1/selr3_reg[1]_i_1_n_0
    SLICE_X9Y62          LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     3.143    
    SLICE_X9Y62          LDCE (Hold_ldce_G_D)         0.070     3.213    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.213    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  1.118    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[2]

Setup :           21  Failing Endpoints,  Worst Slack       -5.790ns,  Total Violation      -38.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.790ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.874ns  (logic 0.124ns (0.963%)  route 12.750ns (99.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.130ns = ( 12.130 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    23.113    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.761    11.546    c1/cycle[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.100    11.646 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.130    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.373    
                         time borrowed                4.950    17.323    
  -------------------------------------------------------------------
                         required time                         17.323    
                         arrival time                         -23.113    
  -------------------------------------------------------------------
                         slack                                 -5.790    

Slack (VIOLATED) :        -5.439ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.755ns  (logic 0.124ns (0.972%)  route 12.631ns (99.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.336ns = ( 12.336 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    22.994    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717    11.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100    11.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.336    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.579    
                         time borrowed                4.976    17.555    
  -------------------------------------------------------------------
                         required time                         17.555    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 -5.439    

Slack (VIOLATED) :        -2.369ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.661ns  (logic 0.124ns (1.283%)  route 9.537ns (98.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.344ns = ( 12.344 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.054    18.292    c1/cycle[0]
    SLICE_X7Y48          LUT4 (Prop_lut4_I1_O)        0.124    18.416 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    19.900    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588    12.344    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.587    
                         time borrowed                4.944    17.531    
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -19.900    
  -------------------------------------------------------------------
                         slack                                 -2.369    

Slack (VIOLATED) :        -2.306ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.676ns  (logic 0.124ns (0.907%)  route 13.552ns (99.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.422ns = ( 16.422 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.296    22.534    c1/cycle[0]
    SLICE_X8Y59          LUT3 (Prop_lut3_I2_O)        0.124    22.658 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    23.915    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.016    14.801    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.100    14.901 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    16.422    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    16.665    
                         time borrowed                4.944    21.609    
  -------------------------------------------------------------------
                         required time                         21.609    
                         arrival time                         -23.915    
  -------------------------------------------------------------------
                         slack                                 -2.306    

Slack (VIOLATED) :        -2.148ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.689ns  (logic 0.124ns (1.280%)  route 9.565ns (98.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 12.583 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.715    18.953    c1/cycle[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.077 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    19.928    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.583    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    12.826    
                         time borrowed                4.953    17.779    
  -------------------------------------------------------------------
                         required time                         17.779    
                         arrival time                         -19.928    
  -------------------------------------------------------------------
                         slack                                 -2.148    

Slack (VIOLATED) :        -2.137ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.299ns  (logic 0.124ns (1.334%)  route 9.175ns (98.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.184ns = ( 12.184 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.850    18.089    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    18.213 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.324    19.537    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717    11.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100    11.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.583    12.184    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    12.427    
                         time borrowed                4.973    17.400    
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                         -19.537    
  -------------------------------------------------------------------
                         slack                                 -2.137    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 0.124ns (1.319%)  route 9.278ns (98.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.359ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.386    13.624    c1/cycle[0]
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.124    13.748 f  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    14.640    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         f  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717     6.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100     6.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758     7.359    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243     7.602    
                         time borrowed                4.953    12.555    
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.069ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.339ns  (logic 0.124ns (1.328%)  route 9.215ns (98.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 12.293 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.267    18.505    c1/cycle[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.124    18.629 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    19.578    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.293    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.536    
                         time borrowed                4.973    17.509    
  -------------------------------------------------------------------
                         required time                         17.509    
                         arrival time                         -19.578    
  -------------------------------------------------------------------
                         slack                                 -2.069    

Slack (VIOLATED) :        -2.045ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.124ns (1.329%)  route 9.210ns (98.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.988    13.227    c1/cycle[0]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    14.572    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717     6.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100     6.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.311    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.554    
                         time borrowed                4.973    12.527    
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 -2.045    

Slack (VIOLATED) :        -1.461ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.715ns  (logic 0.124ns (0.975%)  route 12.591ns (99.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.306ns = ( 16.306 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    22.954    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.016    14.801    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.100    14.901 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    16.306    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    16.549    
                         time borrowed                4.944    21.493    
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                         -22.954    
  -------------------------------------------------------------------
                         slack                                 -1.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.380ns  (logic 0.045ns (1.891%)  route 2.335ns (98.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 8.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.901     8.486    c1/cycle[0]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     8.531 r  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.434     8.965    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X5Y53          LDCE                                         r  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.040     8.178    c1/cycle[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.056     8.234 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.259     8.493    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     8.247    
    SLICE_X5Y53          LDCE (Hold_ldce_G_D)         0.066     8.313    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.313    
                         arrival time                           8.965    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.045ns (1.874%)  route 2.357ns (98.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.777     3.362    c1/cycle[0]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.045     3.407 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.580     3.987    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.796     2.934    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.056     2.990 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.312    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.065    
    SLICE_X7Y60          LDCE (Hold_ldce_G_D)         0.070     3.135    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.045ns (1.701%)  route 2.600ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.103     3.689    c1/cycle[0]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.045     3.734 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.497     4.230    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X3Y53          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.040     3.178    c1/cycle[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.056     3.234 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.271     3.506    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y53          LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.259    
    SLICE_X3Y53          LDCE (Hold_ldce_G_D)         0.070     3.329    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        3.113ns  (logic 0.045ns (1.446%)  route 3.068ns (98.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 8.893 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.625     9.210    c1/cycle[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.045     9.255 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.443     9.698    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X16Y47         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.160     8.297    c1/cycle[2]
    SLICE_X7Y48          LUT5 (Prop_lut5_I1_O)        0.056     8.353 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.539     8.893    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X16Y47         LDCE                                         f  c1/seladd4_2_reg[0]/G
                         clock pessimism             -0.246     8.646    
    SLICE_X16Y47         LDCE (Hold_ldce_G_D)         0.070     8.716    c1/seladd4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.716    
                         arrival time                           9.698    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.752%)  route 2.524ns (98.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.524     9.110    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     9.155 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.155    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.057    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.057    
                         arrival time                           9.155    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.654ns  (logic 0.045ns (1.696%)  route 2.609ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns = ( 8.298 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.048     8.633    c1/cycle[0]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.045     8.678 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.561     9.239    c1/enable4_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.796     7.934    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.056     7.990 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.308     8.298    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     8.052    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.052     8.104    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -8.104    
                         arrival time                           9.239    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.187ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.687ns  (logic 0.045ns (1.675%)  route 2.642ns (98.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 8.240 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.642     9.227    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.045     9.272 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     9.272    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.684     7.821    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.056     7.877 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.240    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     7.994    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.085    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.085    
                         arrival time                           9.272    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.678ns  (logic 0.045ns (1.681%)  route 2.633ns (98.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.633     9.218    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     9.263 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     9.263    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.056    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.056    
                         arrival time                           9.263    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.240ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.059%)  route 2.140ns (97.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.140     8.726    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.045     8.771 f  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.771    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.259     7.396    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.056     7.452 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.686    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.439    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.530    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.530    
                         arrival time                           8.771    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.045ns (1.563%)  route 2.834ns (98.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.834     4.420    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.045     4.465 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.465    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.796     2.934    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.056     2.990 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.373    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.127    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.218    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           4.465    
  -------------------------------------------------------------------
                         slack                                  1.247    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[2]

Setup :           20  Failing Endpoints,  Worst Slack       -8.590ns,  Total Violation      -48.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.590ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 0.124ns (0.847%)  route 14.517ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    19.878    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.736     5.521    c1/cycle[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.100     5.621 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.072    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.315    
                         time borrowed                4.973    11.288    
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 -8.590    

Slack (VIOLATED) :        -8.504ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.648ns  (logic 0.124ns (0.847%)  route 14.524ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 11.195 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.885    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.859    10.644    c1/cycle[2]
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.100    10.744 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.195    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.438    
                         time borrowed                4.944    16.382    
  -------------------------------------------------------------------
                         required time                         16.382    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 -8.504    

Slack (VIOLATED) :        -8.466ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.556ns  (logic 0.124ns (0.852%)  route 14.432ns (99.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    19.793    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.727     5.512    c1/cycle[2]
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.100     5.612 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529     6.141    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.383    
                         time borrowed                4.944    11.327    
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                         -19.793    
  -------------------------------------------------------------------
                         slack                                 -8.466    

Slack (VIOLATED) :        -8.441ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.701ns  (logic 0.124ns (0.843%)  route 14.577ns (99.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    19.938    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.946     5.730    c1/cycle[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.100     5.830 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452     6.282    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.525    
                         time borrowed                4.973    11.498    
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                 -8.441    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.388ns  (logic 0.124ns (0.862%)  route 14.264ns (99.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 14.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    24.626    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.071    12.856    c1/cycle[2]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.100    12.956 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.513    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    14.756    
                         time borrowed                4.944    19.700    
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        16.101ns  (logic 0.124ns (0.770%)  route 15.977ns (99.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.422ns = ( 16.422 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         14.720    24.958    c1/cycle[1]
    SLICE_X8Y59          LUT3 (Prop_lut3_I1_O)        0.124    25.082 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    26.338    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.016    14.801    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.100    14.901 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    16.422    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    16.665    
                         time borrowed                4.944    21.609    
  -------------------------------------------------------------------
                         required time                         21.609    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -1.491ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.781ns  (logic 0.124ns (1.412%)  route 8.657ns (98.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.435    17.673    c1/cycle[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124    17.797 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    19.018    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717    11.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100    11.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710    12.311    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243    12.554    
                         time borrowed                4.973    17.527    
  -------------------------------------------------------------------
                         required time                         17.527    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                 -1.491    

Slack (VIOLATED) :        -1.021ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.189ns  (logic 0.124ns (1.725%)  route 7.065ns (98.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.219ns = ( 11.219 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.689    15.926    c1/cycle[1]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124    16.050 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           1.377    17.427    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.884    10.668    c1/cycle[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.100    10.768 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.451    11.219    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/G
                         clock pessimism              0.243    11.462    
                         time borrowed                4.944    16.406    
  -------------------------------------------------------------------
                         required time                         16.406    
                         arrival time                         -17.427    
  -------------------------------------------------------------------
                         slack                                 -1.021    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.127ns  (logic 0.124ns (1.526%)  route 8.003ns (98.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 12.293 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.054    17.292    c1/cycle[1]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    17.416 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    18.364    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.293    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.536    
                         time borrowed                4.973    17.509    
  -------------------------------------------------------------------
                         required time                         17.509    
                         arrival time                         -18.364    
  -------------------------------------------------------------------
                         slack                                 -0.856    

Slack (VIOLATED) :        -0.441ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.960ns  (logic 0.124ns (1.558%)  route 7.836ns (98.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 12.583 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.905    17.143    c1/cycle[1]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.124    17.267 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.931    18.197    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.583    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243    12.826    
                         time borrowed                4.930    17.756    
  -------------------------------------------------------------------
                         required time                         17.756    
                         arrival time                         -18.197    
  -------------------------------------------------------------------
                         slack                                 -0.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.045ns (2.331%)  route 1.885ns (97.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.885     3.470    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.045     3.515 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.515    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.413     2.550    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.056     2.606 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.840    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.594    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.714    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.490ns  (logic 0.045ns (1.807%)  route 2.445ns (98.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 8.373 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.445     9.030    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.045     9.075 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     9.075    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.796     7.934    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.056     7.990 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     8.373    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.127    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     8.218    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.218    
                         arrival time                           9.075    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.611ns  (logic 0.045ns (1.723%)  route 2.566ns (98.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 8.449 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     8.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     9.044 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.152     9.196    c1/selr7_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         r  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.092     8.229    c1/cycle[2]
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.056     8.285 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.164     8.449    c1/selsqrt_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246     8.203    
    SLICE_X2Y52          LDCE (Hold_ldce_G_D)         0.059     8.262    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -8.262    
                         arrival time                           9.196    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.275ns  (logic 0.045ns (1.978%)  route 2.230ns (98.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns = ( 8.062 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.616     8.200    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.045     8.245 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.859    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.627     7.764    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.056     7.820 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     8.062    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.815    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     7.874    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.874    
                         arrival time                           8.859    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.045ns (1.638%)  route 2.702ns (98.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.287     4.332    c1/selr7_reg_i_1_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.083     3.220    c1/cycle[2]
    SLICE_X7Y47          LUT5 (Prop_lut5_I4_O)        0.056     3.276 f  c1/selr7_reg_i_2/O
                         net (fo=1, routed)           0.230     3.507    c1/selr7_reg_i_2_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/G
                         clock pessimism             -0.246     3.260    
    SLICE_X6Y46          LDCE (Hold_ldce_G_D)         0.063     3.323    c1/selr7_reg
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.045ns (1.554%)  route 2.851ns (98.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.437     4.481    c1/selr7_reg_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.974     3.112    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.168 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.430     3.598    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.246     3.352    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.066     3.418    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.083ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.045ns (1.501%)  route 2.954ns (98.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.735     4.319    c1/cycle[1]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     4.364 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     4.583    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X7Y50          LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.022     3.159    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.056     3.215 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.470     3.685    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.439    
    SLICE_X7Y50          LDCE (Hold_ldce_G_D)         0.061     3.500    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.039     3.623    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     3.668 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.668    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.259     2.396    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.056     2.452 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     2.686    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     2.439    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     2.530    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.950ns  (logic 0.045ns (1.525%)  route 2.905ns (98.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 8.535 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     8.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     9.044 r  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.490     9.534    c1/selr7_reg_i_1_n_0
    SLICE_X5Y54          LDCE                                         r  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.040     8.178    c1/cycle[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.056     8.234 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.301     8.535    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y54          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     8.289    
    SLICE_X5Y54          LDCE (Hold_ldce_G_D)         0.057     8.346    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.346    
                         arrival time                           9.534    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.725ns  (logic 0.045ns (1.652%)  route 2.680ns (98.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 8.240 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.680     9.264    c1/cycle[1]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.045     9.309 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     9.309    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.684     7.821    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.056     7.877 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.240    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     7.994    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.085    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.085    
                         arrival time                           9.309    
  -------------------------------------------------------------------
                         slack                                  1.224    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[2]

Setup :           33  Failing Endpoints,  Worst Slack       -7.182ns,  Total Violation      -70.300ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.182ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.267ns  (logic 0.124ns (0.869%)  route 14.143ns (99.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.130ns = ( 12.130 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    24.505    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.761    11.546    c1/cycle[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.100    11.646 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.130    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.373    
                         time borrowed                4.950    17.323    
  -------------------------------------------------------------------
                         required time                         17.323    
                         arrival time                         -24.505    
  -------------------------------------------------------------------
                         slack                                 -7.182    

Slack (VIOLATED) :        -7.108ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.159ns  (logic 0.124ns (0.942%)  route 13.035ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 11.072 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    23.396    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.736    10.521    c1/cycle[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.100    10.621 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.072    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.315    
                         time borrowed                4.973    16.288    
  -------------------------------------------------------------------
                         required time                         16.288    
                         arrival time                         -23.396    
  -------------------------------------------------------------------
                         slack                                 -7.108    

Slack (VIOLATED) :        -7.022ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.166ns  (logic 0.124ns (0.942%)  route 13.042ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 11.195 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    23.403    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.859    10.644    c1/cycle[2]
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.100    10.744 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.195    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.438    
                         time borrowed                4.944    16.382    
  -------------------------------------------------------------------
                         required time                         16.382    
                         arrival time                         -23.403    
  -------------------------------------------------------------------
                         slack                                 -7.022    

Slack (VIOLATED) :        -6.984ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.074ns  (logic 0.124ns (0.948%)  route 12.950ns (99.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns = ( 11.141 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    23.311    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.727    10.512    c1/cycle[2]
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.100    10.612 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.141    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.383    
                         time borrowed                4.944    16.327    
  -------------------------------------------------------------------
                         required time                         16.327    
                         arrival time                         -23.311    
  -------------------------------------------------------------------
                         slack                                 -6.984    

Slack (VIOLATED) :        -6.959ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.219ns  (logic 0.124ns (0.938%)  route 13.095ns (99.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns = ( 11.282 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    23.457    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.946    10.730    c1/cycle[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.100    10.830 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.282    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.525    
                         time borrowed                4.973    16.498    
  -------------------------------------------------------------------
                         required time                         16.498    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                 -6.959    

Slack (VIOLATED) :        -6.831ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        14.148ns  (logic 0.124ns (0.876%)  route 14.024ns (99.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    18.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    18.236 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    19.386    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717     6.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100     6.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.336    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.579    
                         time borrowed                4.976    12.555    
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -19.386    
  -------------------------------------------------------------------
                         slack                                 -6.831    

Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        12.906ns  (logic 0.124ns (0.961%)  route 12.782ns (99.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 14.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    23.144    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.071    12.856    c1/cycle[2]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.100    12.956 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.513    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    14.756    
                         time borrowed                4.944    19.700    
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -2.853ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.109ns  (logic 0.124ns (0.879%)  route 13.985ns (99.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.306ns = ( 16.306 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    24.346    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.016    14.801    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.100    14.901 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    16.306    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    16.549    
                         time borrowed                4.944    21.493    
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                         -24.346    
  -------------------------------------------------------------------
                         slack                                 -2.853    

Slack (VIOLATED) :        -1.746ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.017ns  (logic 0.124ns (1.375%)  route 8.893ns (98.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 12.293 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.945    18.183    c1/cycle[3]
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124    18.307 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    19.255    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.293    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.536    
                         time borrowed                4.973    17.509    
  -------------------------------------------------------------------
                         required time                         17.509    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -1.746    

Slack (VIOLATED) :        -1.605ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.899ns  (logic 0.124ns (1.393%)  route 8.775ns (98.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.344ns = ( 12.344 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.291    17.528    c1/cycle[3]
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    17.652 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    19.136    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.872    11.656    c1/cycle[2]
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.100    11.756 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588    12.344    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.587    
                         time borrowed                4.944    17.531    
  -------------------------------------------------------------------
                         required time                         17.531    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                 -1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.750%)  route 1.591ns (97.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     3.175    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.045     3.220 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.220    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.413     2.550    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.056     2.606 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.840    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.594    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.714    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.491%)  route 1.762ns (97.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     3.391    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.471     2.609    c1/cycle[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I1_O)        0.056     2.665 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     2.893    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.646    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.705    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.064ns  (logic 0.045ns (2.180%)  route 2.019ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 8.111 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.964     8.648    c1/clr5_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.690     7.827    c1/cycle[2]
    SLICE_X8Y84          LUT5 (Prop_lut5_I2_O)        0.056     7.883 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     8.111    c1/clr10_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     7.865    
    SLICE_X8Y84          LDCE (Hold_ldce_G_D)         0.059     7.924    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -7.924    
                         arrival time                           8.648    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.045ns (2.211%)  route 1.991ns (97.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 8.060 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.936     8.620    c1/clr5_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X9Y86          LUT5 (Prop_lut5_I4_O)        0.056     7.799 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.261     8.060    c1/clr9_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     7.814    
    SLICE_X9Y86          LDCE (Hold_ldce_G_D)         0.070     7.884    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -7.884    
                         arrival time                           8.620    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.016%)  route 2.188ns (97.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.188     8.772    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     8.817 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.817    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.057    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.057    
                         arrival time                           8.817    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.243     8.828    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.873 f  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.873    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.056    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.056    
                         arrival time                           8.873    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.045ns (2.209%)  route 1.992ns (97.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     3.621    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.540     2.677    c1/cycle[2]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.056     2.733 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     2.961    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.715    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     2.774    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 7.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.984     8.668    c1/clr5_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.561     7.699    c1/cycle[2]
    SLICE_X10Y84         LUT5 (Prop_lut5_I4_O)        0.056     7.755 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     7.983    c1/clr6_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     7.737    
    SLICE_X10Y84         LDCE (Hold_ldce_G_D)         0.059     7.796    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -7.796    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.045ns (2.147%)  route 2.051ns (97.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.996     3.680    c1/clr5_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.507     2.645    c1/cycle[2]
    SLICE_X8Y86          LUT5 (Prop_lut5_I0_O)        0.056     2.701 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.228     2.928    c1/clr8_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     2.682    
    SLICE_X8Y86          LDCE (Hold_ldce_G_D)         0.059     2.741    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.213ns  (logic 0.045ns (2.034%)  route 2.168ns (97.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 7.898 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           1.113     8.797    c1/clr5_reg_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/opadd5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.464     7.602    c1/cycle[2]
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.056     7.658 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     7.898    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[1]/G
                         clock pessimism             -0.246     7.652    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.052     7.704    c1/opadd5_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.704    
                         arrival time                           8.797    
  -------------------------------------------------------------------
                         slack                                  1.093    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[2]

Setup :           21  Failing Endpoints,  Worst Slack       -9.166ns,  Total Violation      -69.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.166ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.227ns  (logic 0.124ns (0.814%)  route 15.103ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    20.454    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.736     5.521    c1/cycle[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I4_O)        0.100     5.621 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.072    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.315    
                         time borrowed                4.973    11.288    
  -------------------------------------------------------------------
                         required time                         11.288    
                         arrival time                         -20.454    
  -------------------------------------------------------------------
                         slack                                 -9.166    

Slack (VIOLATED) :        -9.079ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.234ns  (logic 0.124ns (0.814%)  route 15.110ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.195ns = ( 11.195 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    25.461    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.859    10.644    c1/cycle[2]
    SLICE_X7Y79          LUT5 (Prop_lut5_I0_O)        0.100    10.744 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.195    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.438    
                         time borrowed                4.944    16.382    
  -------------------------------------------------------------------
                         required time                         16.382    
                         arrival time                         -25.461    
  -------------------------------------------------------------------
                         slack                                 -9.079    

Slack (VIOLATED) :        -9.041ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.141ns  (logic 0.124ns (0.819%)  route 15.017ns (99.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.141ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    20.369    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.727     5.512    c1/cycle[2]
    SLICE_X7Y83          LUT5 (Prop_lut5_I3_O)        0.100     5.612 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529     6.141    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243     6.383    
                         time borrowed                4.944    11.327    
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                 -9.041    

Slack (VIOLATED) :        -9.016ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        15.287ns  (logic 0.124ns (0.811%)  route 15.163ns (99.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.282ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    18.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    19.107 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    20.514    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.946     5.730    c1/cycle[2]
    SLICE_X6Y82          LUT5 (Prop_lut5_I2_O)        0.100     5.830 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452     6.282    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243     6.525    
                         time borrowed                4.973    11.498    
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                         -20.514    
  -------------------------------------------------------------------
                         slack                                 -9.016    

Slack (VIOLATED) :        -7.928ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.024ns  (logic 0.124ns (0.825%)  route 14.900ns (99.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.130ns = ( 12.130 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    25.251    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.761    11.546    c1/cycle[2]
    SLICE_X1Y53          LUT5 (Prop_lut5_I1_O)        0.100    11.646 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.130    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.373    
                         time borrowed                4.950    17.323    
  -------------------------------------------------------------------
                         required time                         17.323    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 -7.928    

Slack (VIOLATED) :        -7.577ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 0.124ns (0.832%)  route 14.781ns (99.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.336ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    18.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    18.982 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    20.132    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717     6.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100     6.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.336    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.579    
                         time borrowed                4.976    12.555    
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 -7.577    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        14.974ns  (logic 0.124ns (0.828%)  route 14.850ns (99.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.513ns = ( 14.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    25.201    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          3.071    12.856    c1/cycle[2]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.100    12.956 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    14.513    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    14.756    
                         time borrowed                4.944    19.700    
  -------------------------------------------------------------------
                         required time                         19.700    
                         arrival time                         -25.201    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -4.523ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.905ns  (logic 0.124ns (0.780%)  route 15.781ns (99.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.422ns = ( 16.422 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         14.524    24.752    c1/cycle[4]
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.124    24.876 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    26.132    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.016    14.801    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.100    14.901 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    16.422    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    16.665    
                         time borrowed                4.944    21.609    
  -------------------------------------------------------------------
                         required time                         21.609    
                         arrival time                         -26.132    
  -------------------------------------------------------------------
                         slack                                 -4.523    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        14.865ns  (logic 0.124ns (0.834%)  route 14.741ns (99.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.306ns = ( 16.306 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    25.092    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.016    14.801    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.100    14.901 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    16.306    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    16.549    
                         time borrowed                4.944    21.493    
  -------------------------------------------------------------------
                         required time                         21.493    
                         arrival time                         -25.092    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -0.520ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        7.820ns  (logic 0.124ns (1.586%)  route 7.696ns (98.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.475    16.702    c1/cycle[4]
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.124    16.826 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    18.048    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.717    11.501    c1/cycle[2]
    SLICE_X6Y49          LUT5 (Prop_lut5_I1_O)        0.100    11.601 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710    12.311    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243    12.554    
                         time borrowed                4.973    17.527    
  -------------------------------------------------------------------
                         required time                         17.527    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 -0.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.809ns  (logic 0.045ns (2.487%)  route 1.764ns (97.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.764     8.342    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.387 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.387    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.056    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.056    
                         arrival time                           8.387    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.045ns (2.378%)  route 1.847ns (97.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 8.182 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.847     8.425    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.470 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.470    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.605     7.743    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.799 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.182    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.936    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.057    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.057    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.186%)  route 2.014ns (97.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 8.240 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.014     8.592    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.045     8.637 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.637    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.684     7.821    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I3_O)        0.056     7.877 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.240    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     7.994    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.085    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.085    
                         arrival time                           8.637    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.045ns (2.173%)  route 2.026ns (97.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.026     3.604    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.045     3.649 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.649    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.413     2.550    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.056     2.606 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.840    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.594    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.714    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.328ns  (logic 0.045ns (1.933%)  route 2.283ns (98.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 8.049 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.927     8.505    c1/cycle[4]
    SLICE_X9Y85          LUT4 (Prop_lut4_I0_O)        0.045     8.550 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.356     8.906    c1/selr10_reg[0]_i_1_n_0
    SLICE_X9Y85          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.629     7.766    c1/cycle[2]
    SLICE_X9Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.822 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.049    c1/selr10_reg[1]_i_2_n_0
    SLICE_X9Y85          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     7.803    
    SLICE_X9Y85          LDCE (Hold_ldce_G_D)         0.070     7.873    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.873    
                         arrival time                           8.906    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.259ns  (logic 0.045ns (1.992%)  route 2.214ns (98.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 7.898 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.214     8.793    c1/cycle[4]
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.045     8.838 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.838    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.464     7.602    c1/cycle[2]
    SLICE_X6Y97          LUT5 (Prop_lut5_I2_O)        0.056     7.658 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     7.898    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     7.652    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     7.772    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.772    
                         arrival time                           8.838    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.045ns (1.658%)  route 2.670ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 8.373 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.670     9.248    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.045     9.293 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     9.293    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.796     7.934    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I4_O)        0.056     7.990 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     8.373    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.127    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     8.218    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.218    
                         arrival time                           9.293    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.045ns (1.539%)  route 2.879ns (98.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     3.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     3.834 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.668     4.503    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.974     3.112    c1/cycle[2]
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.056     3.168 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.430     3.598    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[0]/G
                         clock pessimism             -0.246     3.352    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.070     3.422    c1/selmul1_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.045ns (1.948%)  route 2.265ns (98.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.657     3.235    c1/cycle[4]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.045     3.280 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.609     3.889    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.531     2.668    c1/cycle[2]
    SLICE_X4Y78          LUT5 (Prop_lut5_I1_O)        0.056     2.724 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.227     2.951    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     2.705    
    SLICE_X4Y78          LDCE (Hold_ldce_G_D)         0.070     2.775    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           3.889    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[2]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[2] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.752ns  (logic 0.045ns (1.635%)  route 2.707ns (98.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 8.370 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     8.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     8.834 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.496     9.331    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X9Y62          LDCE                                         r  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          0.753     7.890    c1/cycle[2]
    SLICE_X7Y68          LUT5 (Prop_lut5_I3_O)        0.056     7.946 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.424     8.370    c1/selr3_reg[1]_i_1_n_0
    SLICE_X9Y62          LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     8.124    
    SLICE_X9Y62          LDCE (Hold_ldce_G_D)         0.070     8.194    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.194    
                         arrival time                           9.331    
  -------------------------------------------------------------------
                         slack                                  1.137    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[3]

Setup :           20  Failing Endpoints,  Worst Slack       -5.684ns,  Total Violation      -35.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.684ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.874ns  (logic 0.124ns (0.963%)  route 12.750ns (99.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.235ns = ( 12.235 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    23.113    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.867    11.652    c1/cycle[3]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.100    11.752 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.235    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.478    
                         time borrowed                4.950    17.428    
  -------------------------------------------------------------------
                         required time                         17.428    
                         arrival time                         -23.113    
  -------------------------------------------------------------------
                         slack                                 -5.684    

Slack (VIOLATED) :        -5.424ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.755ns  (logic 0.124ns (0.972%)  route 12.631ns (99.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.351ns = ( 12.351 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    22.994    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732    11.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100    11.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.594    
                         time borrowed                4.976    17.570    
  -------------------------------------------------------------------
                         required time                         17.570    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 -5.424    

Slack (VIOLATED) :        -2.143ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 0.124ns (1.283%)  route 9.537ns (98.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.570ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.054    13.292    c1/cycle[0]
    SLICE_X7Y48          LUT4 (Prop_lut4_I1_O)        0.124    13.416 r  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    14.900    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.097     6.882    c1/cycle[3]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.982 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588     7.570    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243     7.813    
                         time borrowed                4.944    12.757    
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                 -2.143    

Slack (VIOLATED) :        -2.122ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.299ns  (logic 0.124ns (1.334%)  route 9.175ns (98.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.199ns = ( 12.199 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.850    18.089    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    18.213 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.324    19.537    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732    11.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100    11.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.583    12.199    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    12.442    
                         time borrowed                4.973    17.415    
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -19.537    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 0.124ns (1.319%)  route 9.278ns (98.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.386    13.624    c1/cycle[0]
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.124    13.748 f  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    14.640    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         f  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732     6.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100     6.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758     7.374    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243     7.617    
                         time borrowed                4.953    12.570    
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -2.030ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.124ns (1.329%)  route 9.210ns (98.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.988    13.227    c1/cycle[0]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.124    13.351 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    14.572    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732     6.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100     6.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.326    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.569    
                         time borrowed                4.973    12.542    
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -14.572    
  -------------------------------------------------------------------
                         slack                                 -2.030    

Slack (VIOLATED) :        -1.923ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.124ns (1.280%)  route 9.565ns (98.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.809ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.715    13.953    c1/cycle[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.124    14.077 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    14.928    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.097     6.882    c1/cycle[3]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.982 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827     7.809    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243     8.052    
                         time borrowed                4.953    13.005    
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                 -1.923    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.124ns (1.328%)  route 9.215ns (98.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.267    13.505    c1/cycle[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.124    13.629 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    14.578    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.097     6.882    c1/cycle[3]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.982 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.518    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.761    
                         time borrowed                4.973    12.734    
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        13.676ns  (logic 0.124ns (0.907%)  route 13.552ns (99.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.976ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.296    17.534    c1/cycle[0]
    SLICE_X8Y59          LUT3 (Prop_lut3_I2_O)        0.124    17.658 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    18.915    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.570    10.355    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.100    10.455 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    11.976    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.219    
                         time borrowed                4.944    17.163    
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                         -18.915    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 0.124ns (1.355%)  route 9.028ns (98.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.805ns
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     4.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456     5.239 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.587    12.826    c1/cycle[0]
    SLICE_X6Y49          LUT4 (Prop_lut4_I2_O)        0.124    12.950 r  c1/seladd4_2_reg[1]_i_1/O
                         net (fo=1, routed)           1.441    14.390    c1/seladd4_2_reg[1]_i_1_n_0
    SLICE_X17Y48         LDCE                                         r  c1/seladd4_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.101     6.886    c1/cycle[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.100     6.986 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.819     7.805    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y48         LDCE                                         r  c1/seladd4_2_reg[1]/G
                         clock pessimism              0.243     8.048    
                         time borrowed                4.953    13.001    
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                 -1.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.045ns (1.891%)  route 2.335ns (98.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.549ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.901     3.486    c1/cycle[0]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     3.531 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.434     3.965    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.097     3.234    c1/cycle[3]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.056     3.290 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.259     3.549    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     3.303    
    SLICE_X5Y53          LDCE (Hold_ldce_G_D)         0.066     3.369    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.045ns (1.874%)  route 2.357ns (98.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.777     3.362    c1/cycle[0]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.045     3.407 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.580     3.987    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     3.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     3.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.518    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     3.272    
    SLICE_X7Y60          LDCE (Hold_ldce_G_D)         0.070     3.342    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.045ns (1.701%)  route 2.600ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.103     3.689    c1/cycle[0]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.045     3.734 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.497     4.230    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X3Y53          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.097     3.234    c1/cycle[3]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.056     3.290 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.271     3.562    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y53          LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.316    
    SLICE_X3Y53          LDCE (Hold_ldce_G_D)         0.070     3.386    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.386    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.654ns  (logic 0.045ns (1.696%)  route 2.609ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 8.504 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.048     8.633    c1/cycle[0]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.045     8.678 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.561     9.239    c1/enable4_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     8.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     8.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.308     8.504    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     8.258    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.052     8.310    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -8.310    
                         arrival time                           9.239    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        3.113ns  (logic 0.045ns (1.446%)  route 3.068ns (98.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 8.917 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.625     9.210    c1/cycle[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.045     9.255 r  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.443     9.698    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X16Y47         LDCE                                         r  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.184     8.322    c1/cycle[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.056     8.378 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.539     8.917    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X16Y47         LDCE                                         f  c1/seladd4_2_reg[0]/G
                         clock pessimism             -0.246     8.671    
    SLICE_X16Y47         LDCE (Hold_ldce_G_D)         0.070     8.741    c1/seladd4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.741    
                         arrival time                           9.698    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.045ns (1.563%)  route 2.834ns (98.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.834     4.420    c1/cycle[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.045     4.465 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.465    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     3.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     3.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.579    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.333    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.424    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           4.465    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        5.759ns  (logic 0.045ns (0.781%)  route 5.714ns (99.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.465ns = ( 11.465 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          5.232    11.818    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.045    11.863 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           0.482    12.345    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          3.414    10.552    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.056    10.608 f  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           0.857    11.465    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/selr8_reg[1]/G
                         clock pessimism             -0.246    11.218    
    SLICE_X13Y59         LDCE (Hold_ldce_G_D)         0.070    11.288    c1/selr8_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.288    
                         arrival time                          12.345    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.752%)  route 2.524ns (98.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.524     9.110    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     9.155 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     9.155    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.961    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.082    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.082    
                         arrival time                           9.155    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.059%)  route 2.140ns (97.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 7.852 - 5.000 ) 
    Source Clock Delay      (SCD):    1.585ns = ( 6.585 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     6.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     6.585 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.140     8.726    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.045     8.771 f  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.771    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.425     7.563    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.056     7.619 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.852    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.606    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.697    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.697    
                         arrival time                           8.771    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.045ns (1.681%)  route 2.633ns (98.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.633     4.218    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     4.263 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.263    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     2.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     2.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     2.961    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     3.081    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.081    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  1.182    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[3]

Setup :           17  Failing Endpoints,  Worst Slack       -8.261ns,  Total Violation      -44.557ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.261ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        14.641ns  (logic 0.124ns (0.847%)  route 14.517ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    18.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    18.532 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    19.878    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.065     5.849    c1/cycle[3]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.100     5.949 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452     6.401    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243     6.644    
                         time borrowed                4.973    11.617    
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                         -19.878    
  -------------------------------------------------------------------
                         slack                                 -8.261    

Slack (VIOLATED) :        -8.213ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.701ns  (logic 0.124ns (0.843%)  route 14.577ns (99.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 11.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.938    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.173    10.958    c1/cycle[3]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.100    11.058 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.510    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.753    
                         time borrowed                4.973    16.726    
  -------------------------------------------------------------------
                         required time                         16.726    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -8.213    

Slack (VIOLATED) :        -8.199ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.556ns  (logic 0.124ns (0.852%)  route 14.432ns (99.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 11.407 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.793    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.994    10.778    c1/cycle[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.100    10.878 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.407    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.650    
                         time borrowed                4.944    16.594    
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -24.793    
  -------------------------------------------------------------------
                         slack                                 -8.199    

Slack (VIOLATED) :        -8.142ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.648ns  (logic 0.124ns (0.847%)  route 14.524ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 11.556 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.885    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.221    11.005    c1/cycle[3]
    SLICE_X7Y79          LUT5 (Prop_lut5_I2_O)        0.100    11.105 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.556    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.799    
                         time borrowed                4.944    16.743    
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 -8.142    

Slack (VIOLATED) :        -4.175ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        16.101ns  (logic 0.124ns (0.770%)  route 15.977ns (99.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.976ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         14.720    19.958    c1/cycle[1]
    SLICE_X8Y59          LUT3 (Prop_lut3_I1_O)        0.124    20.082 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    21.338    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.570    10.355    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.100    10.455 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    11.976    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    12.219    
                         time borrowed                4.944    17.163    
  -------------------------------------------------------------------
                         required time                         17.163    
                         arrival time                         -21.338    
  -------------------------------------------------------------------
                         slack                                 -4.175    

Slack (VIOLATED) :        -3.860ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.388ns  (logic 0.124ns (0.862%)  route 14.264ns (99.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.578ns = ( 15.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    24.626    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.137    13.922    c1/cycle[3]
    SLICE_X6Y91          LUT4 (Prop_lut4_I0_O)        0.100    14.022 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    15.578    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    15.821    
                         time borrowed                4.944    20.765    
  -------------------------------------------------------------------
                         required time                         20.765    
                         arrival time                         -24.626    
  -------------------------------------------------------------------
                         slack                                 -3.860    

Slack (VIOLATED) :        -1.476ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.781ns  (logic 0.124ns (1.412%)  route 8.657ns (98.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns = ( 12.326 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.435    17.673    c1/cycle[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124    17.797 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    19.018    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732    11.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100    11.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710    12.326    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243    12.569    
                         time borrowed                4.973    17.542    
  -------------------------------------------------------------------
                         required time                         17.542    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                 -1.476    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 0.124ns (1.526%)  route 8.003ns (98.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.518ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.054    12.292    c1/cycle[1]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    12.416 f  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    13.364    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         f  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.097     6.882    c1/cycle[3]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.100     6.982 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537     7.518    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243     7.761    
                         time borrowed                4.973    12.734    
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -13.364    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 0.124ns (1.725%)  route 7.065ns (98.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.623ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.689    10.926    c1/cycle[1]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124    11.050 f  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           1.377    12.427    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.288     6.073    c1/cycle[3]
    SLICE_X4Y78          LUT5 (Prop_lut5_I3_O)        0.100     6.173 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.451     6.623    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/G
                         clock pessimism              0.243     6.866    
                         time borrowed                4.944    11.810    
  -------------------------------------------------------------------
                         required time                         11.810    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.224ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.198ns  (logic 0.124ns (1.723%)  route 7.074ns (98.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 12.063 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.994    16.232    c1/cycle[1]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    16.356 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    17.436    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.893    11.678    c1/cycle[3]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.100    11.778 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285    12.063    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.306    
                         time borrowed                4.906    17.212    
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                         -17.436    
  -------------------------------------------------------------------
                         slack                                 -0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.045ns (2.331%)  route 1.885ns (97.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.885     3.470    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.045     3.515 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.515    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.570     2.708    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.056     2.764 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.997    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.751    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.871    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.045ns (1.807%)  route 2.445ns (98.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.445     4.030    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.045     4.075 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.075    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     3.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     3.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.579    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.333    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.424    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.045ns (1.723%)  route 2.566ns (98.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.152     4.196    c1/selr7_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.156     3.293    c1/cycle[3]
    SLICE_X3Y52          LUT5 (Prop_lut5_I1_O)        0.056     3.349 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.164     3.513    c1/selsqrt_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246     3.266    
    SLICE_X2Y52          LDCE (Hold_ldce_G_D)         0.059     3.325    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.275ns  (logic 0.045ns (1.978%)  route 2.230ns (98.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 8.095 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.616     8.200    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.045     8.245 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.859    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660     7.798    c1/cycle[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.056     7.854 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     8.095    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.849    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     7.908    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.908    
                         arrival time                           8.859    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 7.852 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.039     8.623    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     8.668 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     8.668    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.425     7.563    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.056     7.619 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     7.852    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     7.606    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     7.697    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -7.697    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.045ns (1.638%)  route 2.702ns (98.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.287     4.332    c1/selr7_reg_i_1_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.109     3.246    c1/cycle[3]
    SLICE_X7Y47          LUT5 (Prop_lut5_I1_O)        0.056     3.302 f  c1/selr7_reg_i_2/O
                         net (fo=1, routed)           0.230     3.532    c1/selr7_reg_i_2_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/G
                         clock pessimism             -0.246     3.286    
    SLICE_X6Y46          LDCE (Hold_ldce_G_D)         0.063     3.349    c1/selr7_reg
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selmul1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.045ns (1.554%)  route 2.851ns (98.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.437     4.481    c1/selr7_reg_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.938     3.076    c1/cycle[3]
    SLICE_X7Y59          LUT5 (Prop_lut5_I1_O)        0.056     3.132 f  c1/selmul1_1_reg[1]_i_1/O
                         net (fo=2, routed)           0.430     3.562    c1/selmul1_1_reg[1]_i_1_n_0
    SLICE_X9Y57          LDCE                                         f  c1/selmul1_1_reg[1]/G
                         clock pessimism             -0.246     3.316    
    SLICE_X9Y57          LDCE (Hold_ldce_G_D)         0.066     3.382    c1/selmul1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.382    
                         arrival time                           4.481    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.045ns (1.501%)  route 2.954ns (98.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.663ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.735     4.319    c1/cycle[1]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     4.364 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     4.583    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X7Y50          LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.000     3.138    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.056     3.194 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.470     3.663    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.417    
    SLICE_X7Y50          LDCE (Hold_ldce_G_D)         0.061     3.478    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.478    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.036%)  route 2.165ns (97.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.718     3.302    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.045     3.347 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.447     3.794    c1/clr7_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.447     2.585    c1/cycle[3]
    SLICE_X6Y91          LUT5 (Prop_lut5_I2_O)        0.056     2.641 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.228     2.869    c1/clr11_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.622    
    SLICE_X6Y91          LDCE (Hold_ldce_G_D)         0.059     2.681    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 0.045ns (1.525%)  route 2.905ns (98.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.592ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.490     4.534    c1/selr7_reg_i_1_n_0
    SLICE_X5Y54          LDCE                                         f  c1/opadd3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.097     3.234    c1/cycle[3]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.056     3.290 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.301     3.592    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y54          LDCE                                         f  c1/opadd3_reg[1]/G
                         clock pessimism             -0.246     3.345    
    SLICE_X5Y54          LDCE (Hold_ldce_G_D)         0.057     3.402    c1/opadd3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           4.534    
  -------------------------------------------------------------------
                         slack                                  1.132    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[3]

Setup :           11  Failing Endpoints,  Worst Slack       -7.649ns,  Total Violation      -35.719ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.649ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.029ns  (logic 0.124ns (0.884%)  route 13.905ns (99.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 11.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    24.266    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.065    10.849    c1/cycle[3]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.100    10.949 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.401    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.644    
                         time borrowed                4.973    16.617    
  -------------------------------------------------------------------
                         required time                         16.617    
                         arrival time                         -24.266    
  -------------------------------------------------------------------
                         slack                                 -7.649    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.089ns  (logic 0.124ns (0.880%)  route 13.965ns (99.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 11.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.326    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.173    10.958    c1/cycle[3]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.100    11.058 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.510    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.753    
                         time borrowed                4.973    16.726    
  -------------------------------------------------------------------
                         required time                         16.726    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.587ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.943ns  (logic 0.124ns (0.889%)  route 13.819ns (99.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 11.407 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.181    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.994    10.778    c1/cycle[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.100    10.878 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.407    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.650    
                         time borrowed                4.944    16.594    
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 -7.587    

Slack (VIOLATED) :        -7.530ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.036ns  (logic 0.124ns (0.883%)  route 13.912ns (99.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 11.556 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.273    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.221    11.005    c1/cycle[3]
    SLICE_X7Y79          LUT5 (Prop_lut5_I2_O)        0.100    11.105 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.556    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.799    
                         time borrowed                4.944    16.743    
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                         -24.273    
  -------------------------------------------------------------------
                         slack                                 -7.530    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.776ns  (logic 0.124ns (0.900%)  route 13.652ns (99.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.578ns = ( 15.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    24.014    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.137    13.922    c1/cycle[3]
    SLICE_X6Y91          LUT4 (Prop_lut4_I0_O)        0.100    14.022 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    15.578    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    15.821    
                         time borrowed                4.944    20.765    
  -------------------------------------------------------------------
                         required time                         20.765    
                         arrival time                         -24.014    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -0.855ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.829ns  (logic 0.124ns (1.584%)  route 7.705ns (98.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.063ns = ( 12.063 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.625    16.863    c1/cycle[2]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.124    16.987 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    18.067    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.893    11.678    c1/cycle[3]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.100    11.778 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285    12.063    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.306    
                         time borrowed                4.906    17.212    
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                 -0.855    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 0.124ns (1.606%)  route 7.596ns (98.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.374ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.704    11.942    c1/cycle[2]
    SLICE_X9Y45          LUT5 (Prop_lut5_I4_O)        0.124    12.066 f  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    12.958    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         f  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732     6.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100     6.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758     7.374    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243     7.617    
                         time borrowed                4.953    12.570    
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.333ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.169ns  (logic 0.124ns (1.518%)  route 8.045ns (98.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.886ns = ( 12.886 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.464    16.701    c1/cycle[2]
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124    16.825 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    18.406    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.101    11.886    c1/cycle[3]
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.986 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901    12.886    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    13.129    
                         time borrowed                4.944    18.073    
  -------------------------------------------------------------------
                         required time                         18.073    
                         arrival time                         -18.406    
  -------------------------------------------------------------------
                         slack                                 -0.333    

Slack (VIOLATED) :        -0.273ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.040ns  (logic 0.124ns (1.542%)  route 7.916ns (98.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.809ns = ( 12.809 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.066    17.303    c1/cycle[2]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    17.427 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    18.278    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.097    11.882    c1/cycle[3]
    SLICE_X6Y48          LUT5 (Prop_lut5_I2_O)        0.100    11.982 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.809    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    13.052    
                         time borrowed                4.953    18.005    
  -------------------------------------------------------------------
                         required time                         18.005    
                         arrival time                         -18.278    
  -------------------------------------------------------------------
                         slack                                 -0.273    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 0.124ns (1.646%)  route 7.407ns (98.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.425ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     4.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.238 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.858    11.096    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.124    11.220 f  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.549    12.769    c1/enable8_reg_i_1_n_0
    SLICE_X9Y58          LDCE                                         f  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.769     6.554    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.100     6.654 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.771     7.425    c1/enable2_reg_i_2_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243     7.668    
                         time borrowed                4.944    12.612    
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 -0.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.055ns  (logic 0.045ns (2.190%)  route 2.010ns (97.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.010     8.594    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.639 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.639    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.961    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.082    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.082    
                         arrival time                           8.639    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.184%)  route 2.015ns (97.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.015     8.599    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     8.644 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.644    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.961    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.081    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.081    
                         arrival time                           8.644    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.045ns (1.869%)  route 2.363ns (98.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.363     3.947    c1/cycle[2]
    SLICE_X3Y59          LUT5 (Prop_lut5_I3_O)        0.045     3.992 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.992    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     3.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     3.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.579    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.333    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.424    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.045ns (2.419%)  route 1.815ns (97.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.815     3.400    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.445 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.445    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.570     2.708    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.056     2.764 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.997    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.751    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.871    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.198ns  (logic 0.045ns (2.048%)  route 2.153ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 8.371 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.010     8.782    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X6Y68          LDCE                                         r  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.938     8.075    c1/cycle[3]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.056     8.131 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.240     8.371    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X6Y68          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     8.125    
    SLICE_X6Y68          LDCE (Hold_ldce_G_D)         0.059     8.184    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.184    
                         arrival time                           8.782    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.045ns (2.012%)  route 2.192ns (97.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.379ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     2.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.772 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.049     3.821    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/selr3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911     3.048    c1/cycle[3]
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.056     3.104 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.274     3.379    c1/selr3_reg[1]_i_1_n_0
    SLICE_X7Y68          LDCE                                         f  c1/selr3_reg[1]/G
                         clock pessimism             -0.246     3.132    
    SLICE_X7Y68          LDCE (Hold_ldce_G_D)         0.070     3.202    c1/selr3_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.821    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.109ns  (logic 0.045ns (2.134%)  route 2.064ns (97.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 8.228 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.921     8.693    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660     7.798    c1/cycle[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.056     7.854 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.374     8.228    c1/selr11_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     7.981    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.070     8.051    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.051    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.111ns  (logic 0.045ns (2.132%)  route 2.066ns (97.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 8.095 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.452     8.037    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045     8.082 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.695    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.660     7.798    c1/cycle[3]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.056     7.854 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     8.095    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.849    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     7.908    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.908    
                         arrival time                           8.695    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.319ns  (logic 0.045ns (1.940%)  route 2.274ns (98.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 8.206 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.274     8.859    c1/cycle[2]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.045     8.904 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     8.904    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.650     7.788    c1/cycle[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.056     7.844 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     8.206    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     7.960    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     8.051    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -8.051    
                         arrival time                           8.904    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.045ns (2.257%)  route 1.949ns (97.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     3.578    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.433     2.571    c1/cycle[3]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.056     2.627 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     2.854    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.608    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.667    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.911    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[4]
  To Clock:  c1/cycle[3]

Setup :           15  Failing Endpoints,  Worst Slack       -8.837ns,  Total Violation      -63.514ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.837ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.227ns  (logic 0.124ns (0.814%)  route 15.103ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.401ns = ( 11.401 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    25.454    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         f  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.065    10.849    c1/cycle[3]
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.100    10.949 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.401    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.644    
                         time borrowed                4.973    16.617    
  -------------------------------------------------------------------
                         required time                         16.617    
                         arrival time                         -25.454    
  -------------------------------------------------------------------
                         slack                                 -8.837    

Slack (VIOLATED) :        -8.788ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.287ns  (logic 0.124ns (0.811%)  route 15.163ns (99.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.510ns = ( 11.510 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    25.514    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         f  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.173    10.958    c1/cycle[3]
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.100    11.058 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    11.510    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.753    
                         time borrowed                4.973    16.726    
  -------------------------------------------------------------------
                         required time                         16.726    
                         arrival time                         -25.514    
  -------------------------------------------------------------------
                         slack                                 -8.788    

Slack (VIOLATED) :        -8.775ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.141ns  (logic 0.124ns (0.819%)  route 15.017ns (99.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 11.407 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    25.369    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         f  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.994    10.778    c1/cycle[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.100    10.878 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.407    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.650    
                         time borrowed                4.944    16.594    
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                         -25.369    
  -------------------------------------------------------------------
                         slack                                 -8.775    

Slack (VIOLATED) :        -8.718ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.234ns  (logic 0.124ns (0.814%)  route 15.110ns (99.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.556ns = ( 11.556 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    25.461    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         f  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.221    11.005    c1/cycle[3]
    SLICE_X7Y79          LUT5 (Prop_lut5_I2_O)        0.100    11.105 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.556    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.799    
                         time borrowed                4.944    16.743    
  -------------------------------------------------------------------
                         required time                         16.743    
                         arrival time                         -25.461    
  -------------------------------------------------------------------
                         slack                                 -8.718    

Slack (VIOLATED) :        -7.823ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.024ns  (logic 0.124ns (0.825%)  route 14.900ns (99.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.235ns = ( 12.235 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    23.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    23.982 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    25.251    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.867    11.652    c1/cycle[3]
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.100    11.752 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    12.235    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.478    
                         time borrowed                4.950    17.428    
  -------------------------------------------------------------------
                         required time                         17.428    
                         arrival time                         -25.251    
  -------------------------------------------------------------------
                         slack                                 -7.823    

Slack (VIOLATED) :        -7.562ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.905ns  (logic 0.124ns (0.832%)  route 14.781ns (99.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.351ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    18.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    18.982 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    20.132    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         f  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732     6.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100     6.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735     7.351    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243     7.594    
                         time borrowed                4.976    12.570    
  -------------------------------------------------------------------
                         required time                         12.570    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 -7.562    

Slack (VIOLATED) :        -4.436ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        14.974ns  (logic 0.124ns (0.828%)  route 14.850ns (99.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        5.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.578ns = ( 15.578 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.756    23.983    c1/cycle[4]
    SLICE_X6Y82          LUT4 (Prop_lut4_I2_O)        0.124    24.107 f  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.094    25.201    c1/clr1_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         f  c1/clr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          4.137    13.922    c1/cycle[3]
    SLICE_X6Y91          LUT4 (Prop_lut4_I0_O)        0.100    14.022 r  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           1.557    15.578    c1/clr7_reg_i_1_n_0
    SLICE_X7Y85          LDCE                                         r  c1/clr7_reg/G
                         clock pessimism              0.243    15.821    
                         time borrowed                4.944    20.765    
  -------------------------------------------------------------------
                         required time                         20.765    
                         arrival time                         -25.201    
  -------------------------------------------------------------------
                         slack                                 -4.436    

Slack (VIOLATED) :        -3.969ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        15.905ns  (logic 0.124ns (0.780%)  route 15.781ns (99.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.976ns = ( 16.976 - 5.000 ) 
    Source Clock Delay      (SCD):    5.228ns = ( 10.228 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     9.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456    10.228 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         14.524    24.752    c1/cycle[4]
    SLICE_X8Y59          LUT3 (Prop_lut3_I0_O)        0.124    24.876 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    26.132    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     9.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     9.785 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.570    15.355    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.100    15.455 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    16.976    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    17.219    
                         time borrowed                4.944    22.163    
  -------------------------------------------------------------------
                         required time                         22.163    
                         arrival time                         -26.132    
  -------------------------------------------------------------------
                         slack                                 -3.969    

Slack (VIOLATED) :        -3.045ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 0.124ns (0.834%)  route 14.741ns (99.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.861ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)         13.631    18.858    c1/cycle[4]
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.124    18.982 f  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    20.092    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         f  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          5.570    10.355    c1/cycle[3]
    SLICE_X8Y59          LUT4 (Prop_lut4_I0_O)        0.100    10.455 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    11.861    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    12.103    
                         time borrowed                4.944    17.047    
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -20.092    
  -------------------------------------------------------------------
                         slack                                 -3.045    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        7.820ns  (logic 0.124ns (1.586%)  route 7.696ns (98.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.326ns
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.712     4.772    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.456     5.228 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          6.475    11.702    c1/cycle[4]
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.124    11.826 f  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    13.048    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         f  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.601     4.418    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.367     4.785 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.732     6.517    c1/cycle[3]
    SLICE_X6Y49          LUT5 (Prop_lut5_I2_O)        0.100     6.617 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710     7.326    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243     7.569    
                         time borrowed                4.973    12.542    
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                 -0.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.809ns  (logic 0.045ns (2.487%)  route 1.764ns (97.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.764     8.342    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     8.387 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     8.387    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     7.961    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     8.081    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -8.081    
                         arrival time                           8.387    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        1.892ns  (logic 0.045ns (2.378%)  route 1.847ns (97.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 8.207 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.847     8.425    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     8.470 r  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     8.470    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.630     7.768    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.056     7.824 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     8.207    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     7.961    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     8.082    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -8.082    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.045ns (2.186%)  route 2.014ns (97.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.206ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.014     3.592    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.045     3.637 f  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     3.637    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.650     2.788    c1/cycle[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I4_O)        0.056     2.844 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     3.206    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.960    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     3.051    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.051    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.045ns (2.173%)  route 2.026ns (97.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.997ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.026     3.604    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.045     3.649 f  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.649    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.570     2.708    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.056     2.764 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.997    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.751    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.871    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.310ns  (logic 0.045ns (1.948%)  route 2.265ns (98.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns = ( 8.199 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.657     8.235    c1/cycle[4]
    SLICE_X4Y78          LUT3 (Prop_lut3_I0_O)        0.045     8.280 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           0.609     8.889    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.779     7.917    c1/cycle[3]
    SLICE_X4Y78          LUT5 (Prop_lut5_I3_O)        0.056     7.973 f  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.227     8.199    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         f  c1/selr1_reg[1]/G
                         clock pessimism             -0.246     7.953    
    SLICE_X4Y78          LDCE (Hold_ldce_G_D)         0.070     8.023    c1/selr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.023    
                         arrival time                           8.889    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 0.045ns (1.658%)  route 2.670ns (98.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 8.579 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.670     9.248    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.045     9.293 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     9.293    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     8.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     8.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     8.579    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     8.333    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     8.424    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -8.424    
                         arrival time                           9.293    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr3_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] rise@0.000ns - c1/cycle[4] rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.045ns (1.635%)  route 2.707ns (98.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     1.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     3.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     3.834 f  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.496     4.331    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X9Y62          LDCE                                         f  c1/selr3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     1.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     2.138 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.911     3.048    c1/cycle[3]
    SLICE_X7Y68          LUT5 (Prop_lut5_I1_O)        0.056     3.104 f  c1/selr3_reg[1]_i_1/O
                         net (fo=2, routed)           0.424     3.528    c1/selr3_reg[1]_i_1_n_0
    SLICE_X9Y62          LDCE                                         f  c1/selr3_reg[0]/G
                         clock pessimism             -0.246     3.282    
    SLICE_X9Y62          LDCE (Hold_ldce_G_D)         0.070     3.352    c1/selr3_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.747ns  (logic 0.045ns (1.638%)  route 2.702ns (98.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 8.505 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.211     8.789    c1/cycle[4]
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.045     8.834 r  c1/selmul1_1_reg[0]_i_1/O
                         net (fo=3, routed)           0.491     9.325    c1/selmul1_1_reg[0]_i_1_n_0
    SLICE_X7Y62          LDCE                                         r  c1/seldiv_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.938     8.075    c1/cycle[3]
    SLICE_X6Y68          LUT5 (Prop_lut5_I1_O)        0.056     8.131 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.374     8.505    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X7Y62          LDCE                                         f  c1/seldiv_2_reg[0]/G
                         clock pessimism             -0.246     8.259    
    SLICE_X7Y62          LDCE (Hold_ldce_G_D)         0.070     8.329    c1/seldiv_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.329    
                         arrival time                           9.325    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr10_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.328ns  (logic 0.045ns (1.933%)  route 2.283ns (98.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 8.082 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.927     8.505    c1/cycle[4]
    SLICE_X9Y85          LUT4 (Prop_lut4_I0_O)        0.045     8.550 r  c1/selr10_reg[0]_i_1/O
                         net (fo=1, routed)           0.356     8.906    c1/selr10_reg[0]_i_1_n_0
    SLICE_X9Y85          LDCE                                         r  c1/selr10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          0.662     7.799    c1/cycle[3]
    SLICE_X9Y85          LUT5 (Prop_lut5_I2_O)        0.056     7.855 f  c1/selr10_reg[1]_i_2/O
                         net (fo=2, routed)           0.227     8.082    c1/selr10_reg[1]_i_2_n_0
    SLICE_X9Y85          LDCE                                         f  c1/selr10_reg[0]/G
                         clock pessimism             -0.246     7.836    
    SLICE_X9Y85          LDCE (Hold_ldce_G_D)         0.070     7.906    c1/selr10_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.906    
                         arrival time                           8.906    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[4]/Q
                            (clock source 'c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[3]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[3] fall@5.000ns - c1/cycle[4] fall@5.000ns)
  Data Path Delay:        2.817ns  (logic 0.045ns (1.598%)  route 2.772ns (98.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 8.518 - 5.000 ) 
    Source Clock Delay      (SCD):    1.578ns = ( 6.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.595     6.437    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     6.578 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          2.192     8.770    c1/cycle[4]
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.045     8.815 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.580     9.395    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.874     6.963    c1/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.175     7.138 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.002     8.140    c1/cycle[3]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.056     8.196 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     8.518    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     8.272    
    SLICE_X7Y60          LDCE (Hold_ldce_G_D)         0.070     8.342    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -8.342    
                         arrival time                           9.395    
  -------------------------------------------------------------------
                         slack                                  1.054    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[0]
  To Clock:  c1/cycle[4]

Setup :           19  Failing Endpoints,  Worst Slack       -6.027ns,  Total Violation      -41.761ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.027ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.874ns  (logic 0.124ns (0.963%)  route 12.750ns (99.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 11.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    23.113    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.533    11.309    c1/cycle[4]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.100    11.409 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    11.893    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.136    
                         time borrowed                4.950    17.086    
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                         -23.113    
  -------------------------------------------------------------------
                         slack                                 -6.027    

Slack (VIOLATED) :        -5.420ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.755ns  (logic 0.124ns (0.972%)  route 12.631ns (99.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 12.354 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    22.994    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.354    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.597    
                         time borrowed                4.976    17.573    
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -22.994    
  -------------------------------------------------------------------
                         slack                                 -5.420    

Slack (VIOLATED) :        -2.997ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        13.676ns  (logic 0.124ns (0.907%)  route 13.552ns (99.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.731ns = ( 15.731 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         12.296    22.534    c1/cycle[0]
    SLICE_X8Y59          LUT3 (Prop_lut3_I2_O)        0.124    22.658 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    23.915    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.334    14.109    c1/cycle[4]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.100    14.209 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    15.731    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.974    
                         time borrowed                4.944    20.918    
  -------------------------------------------------------------------
                         required time                         20.918    
                         arrival time                         -23.915    
  -------------------------------------------------------------------
                         slack                                 -2.997    

Slack (VIOLATED) :        -2.439ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.661ns  (logic 0.124ns (1.283%)  route 9.537ns (98.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.274ns = ( 12.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.054    18.292    c1/cycle[0]
    SLICE_X7Y48          LUT4 (Prop_lut4_I1_O)        0.124    18.416 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    19.900    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588    12.274    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.517    
                         time borrowed                4.944    17.461    
  -------------------------------------------------------------------
                         required time                         17.461    
                         arrival time                         -19.900    
  -------------------------------------------------------------------
                         slack                                 -2.439    

Slack (VIOLATED) :        -2.219ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.689ns  (logic 0.124ns (1.280%)  route 9.565ns (98.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns = ( 12.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.715    18.953    c1/cycle[0]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.124    19.077 r  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    19.928    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.513    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    12.756    
                         time borrowed                4.953    17.709    
  -------------------------------------------------------------------
                         required time                         17.709    
                         arrival time                         -19.928    
  -------------------------------------------------------------------
                         slack                                 -2.219    

Slack (VIOLATED) :        -2.152ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        12.715ns  (logic 0.124ns (0.975%)  route 12.591ns (99.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.615ns = ( 15.615 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)         11.481    21.720    c1/cycle[0]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124    21.844 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    22.954    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.334    14.109    c1/cycle[4]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.100    14.209 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    15.615    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.858    
                         time borrowed                4.944    20.802    
  -------------------------------------------------------------------
                         required time                         20.802    
                         arrival time                         -22.954    
  -------------------------------------------------------------------
                         slack                                 -2.152    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.339ns  (logic 0.124ns (1.328%)  route 9.215ns (98.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 12.222 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.267    18.505    c1/cycle[0]
    SLICE_X8Y46          LUT4 (Prop_lut4_I1_O)        0.124    18.629 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    19.578    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.222    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.465    
                         time borrowed                4.973    17.438    
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -19.578    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.118ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.299ns  (logic 0.124ns (1.334%)  route 9.175ns (98.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.203ns = ( 12.203 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.850    18.089    c1/cycle[0]
    SLICE_X7Y48          LUT5 (Prop_lut5_I2_O)        0.124    18.213 r  c1/seladd1_2_reg[2]_i_1/O
                         net (fo=1, routed)           1.324    19.537    c1/seladd1_2_reg[2]_i_1_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.583    12.203    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y48          LDCE                                         r  c1/seladd1_2_reg[2]/G
                         clock pessimism              0.243    12.446    
                         time borrowed                4.973    17.419    
  -------------------------------------------------------------------
                         required time                         17.419    
                         arrival time                         -19.537    
  -------------------------------------------------------------------
                         slack                                 -2.118    

Slack (VIOLATED) :        -2.067ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.402ns  (logic 0.124ns (1.319%)  route 9.278ns (98.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 12.378 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          8.386    18.624    c1/cycle[0]
    SLICE_X9Y45          LUT5 (Prop_lut5_I2_O)        0.124    18.748 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    19.640    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.378    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    12.621    
                         time borrowed                4.953    17.574    
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                         -19.640    
  -------------------------------------------------------------------
                         slack                                 -2.067    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[0] fall@5.000ns)
  Data Path Delay:        9.334ns  (logic 0.124ns (1.329%)  route 9.210ns (98.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.330ns = ( 12.330 - 5.000 ) 
    Source Clock Delay      (SCD):    5.239ns = ( 10.239 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.723     9.783    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    10.239 f  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          7.988    18.227    c1/cycle[0]
    SLICE_X7Y47          LUT5 (Prop_lut5_I3_O)        0.124    18.351 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    19.572    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710    12.330    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243    12.573    
                         time borrowed                4.973    17.546    
  -------------------------------------------------------------------
                         required time                         17.546    
                         arrival time                         -19.572    
  -------------------------------------------------------------------
                         slack                                 -2.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.045ns (2.059%)  route 2.140ns (97.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.140     3.726    c1/cycle[0]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.045     3.771 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.771    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.858     2.987    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.056     3.043 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     3.277    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     3.030    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     3.121    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.045ns (1.891%)  route 2.335ns (98.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.901     3.486    c1/cycle[0]
    SLICE_X2Y52          LUT4 (Prop_lut4_I3_O)        0.045     3.531 f  c1/seladd3_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.434     3.965    c1/seladd3_1_reg[0]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.899     3.029    c1/cycle[4]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.056     3.085 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.259     3.344    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X5Y53          LDCE                                         f  c1/seladd3_1_reg[0]/G
                         clock pessimism             -0.246     3.097    
    SLICE_X5Y53          LDCE (Hold_ldce_G_D)         0.066     3.163    c1/seladd3_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 0.045ns (1.874%)  route 2.357ns (98.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          1.777     3.362    c1/cycle[0]
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.045     3.407 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           0.580     3.987    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.706     2.836    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.056     2.892 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.322     3.213    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         f  c1/enable5_reg/G
                         clock pessimism             -0.246     2.967    
    SLICE_X7Y60          LDCE (Hold_ldce_G_D)         0.070     3.037    c1/enable5_reg
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.987    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.045ns (1.752%)  route 2.524ns (98.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.524     4.110    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     4.155 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.155    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     3.198    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           4.155    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.645ns  (logic 0.045ns (1.701%)  route 2.600ns (98.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.356ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.103     3.689    c1/cycle[0]
    SLICE_X1Y53          LUT4 (Prop_lut4_I3_O)        0.045     3.734 r  c1/seladd3_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.497     4.230    c1/seladd3_2_reg[0]_i_1_n_0
    SLICE_X3Y53          LDCE                                         r  c1/seladd3_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.899     3.029    c1/cycle[4]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.056     3.085 f  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.271     3.356    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y53          LDCE                                         f  c1/seladd3_2_reg[0]/G
                         clock pessimism             -0.246     3.110    
    SLICE_X3Y53          LDCE (Hold_ldce_G_D)         0.070     3.180    c1/seladd3_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd5_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.045ns (1.740%)  route 2.542ns (98.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.242ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.542     4.127    c1/cycle[0]
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.045     4.172 r  c1/opadd5_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.172    c1/opadd5_reg[0]_i_1_n_0
    SLICE_X6Y98          LDCE                                         r  c1/opadd5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.815     2.945    c1/cycle[4]
    SLICE_X6Y97          LUT5 (Prop_lut5_I1_O)        0.056     3.001 f  c1/seladd5_2_reg_i_2/O
                         net (fo=3, routed)           0.241     3.242    c1/seladd5_2_reg_i_2_n_0
    SLICE_X6Y98          LDCE                                         f  c1/opadd5_reg[0]/G
                         clock pessimism             -0.246     2.995    
    SLICE_X6Y98          LDCE (Hold_ldce_G_D)         0.120     3.115    c1/opadd5_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           4.172    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.045ns (1.681%)  route 2.633ns (98.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.633     4.218    c1/cycle[0]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     4.263 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.263    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     3.197    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           4.263    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.045ns (1.446%)  route 3.068ns (98.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.803ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.625     4.210    c1/cycle[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I1_O)        0.045     4.255 f  c1/seladd4_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.443     4.698    c1/seladd4_2_reg[0]_i_1_n_0
    SLICE_X16Y47         LDCE                                         f  c1/seladd4_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.078     3.207    c1/cycle[4]
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.056     3.263 f  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.539     3.803    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X16Y47         LDCE                                         f  c1/seladd4_2_reg[0]/G
                         clock pessimism             -0.246     3.556    
    SLICE_X16Y47         LDCE (Hold_ldce_G_D)         0.070     3.626    c1/seladd4_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.045ns (1.696%)  route 2.609ns (98.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.200ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.048     3.633    c1/cycle[0]
    SLICE_X1Y58          LUT5 (Prop_lut5_I3_O)        0.045     3.678 r  c1/enable4_reg_i_1/O
                         net (fo=1, routed)           0.561     4.239    c1/enable4_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.706     2.836    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.056     2.892 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.308     3.200    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         f  c1/enable4_reg/G
                         clock pessimism             -0.246     2.953    
    SLICE_X6Y58          LDCE (Hold_ldce_G_D)         0.052     3.005    c1/enable4_reg
  -------------------------------------------------------------------
                         required time                         -3.005    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[0]/Q
                            (clock source 'c1/cycle[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[0] rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.045ns (1.675%)  route 2.642ns (98.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[0] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.602     1.444    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  c1/FSM_sequential_cycle_reg[0]/Q
                         net (fo=67, routed)          2.642     4.227    c1/cycle[0]
    SLICE_X9Y84          LUT5 (Prop_lut5_I1_O)        0.045     4.272 r  c1/enable6_reg_i_1/O
                         net (fo=1, routed)           0.000     4.272    c1/enable6_reg_i_1_n_0
    SLICE_X9Y84          LDCE                                         r  c1/enable6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.619     2.748    c1/cycle[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I0_O)        0.056     2.804 f  c1/enable6_reg_i_2/O
                         net (fo=1, routed)           0.363     3.167    c1/enable6_reg_i_2_n_0
    SLICE_X9Y84          LDCE                                         f  c1/enable6_reg/G
                         clock pessimism             -0.246     2.921    
    SLICE_X9Y84          LDCE (Hold_ldce_G_D)         0.091     3.012    c1/enable6_reg
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           4.272    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[1]
  To Clock:  c1/cycle[4]

Setup :           22  Failing Endpoints,  Worst Slack       -8.772ns,  Total Violation      -46.820ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.772ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.701ns  (logic 0.124ns (0.843%)  route 14.577ns (99.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 10.951 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.938    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.623    10.399    c1/cycle[4]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.100    10.499 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    10.951    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.194    
                         time borrowed                4.973    16.167    
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -24.938    
  -------------------------------------------------------------------
                         slack                                 -8.772    

Slack (VIOLATED) :        -8.479ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.641ns  (logic 0.124ns (0.847%)  route 14.517ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.183ns = ( 11.183 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    24.878    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.856    10.632    c1/cycle[4]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.100    10.732 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.183    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.426    
                         time borrowed                4.973    16.399    
  -------------------------------------------------------------------
                         required time                         16.399    
                         arrival time                         -24.878    
  -------------------------------------------------------------------
                         slack                                 -8.479    

Slack (VIOLATED) :        -8.470ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.556ns  (logic 0.124ns (0.852%)  route 14.432ns (99.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 11.136 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.793    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.731    10.507    c1/cycle[4]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.100    10.607 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.136    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.379    
                         time borrowed                4.944    16.323    
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -24.793    
  -------------------------------------------------------------------
                         slack                                 -8.470    

Slack (VIOLATED) :        -8.452ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        14.648ns  (logic 0.124ns (0.847%)  route 14.524ns (99.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 11.246 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         13.170    23.408    c1/cycle[1]
    SLICE_X6Y82          LUT4 (Prop_lut4_I1_O)        0.124    23.532 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.885    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.920    10.696    c1/cycle[4]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.100    10.796 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.246    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.489    
                         time borrowed                4.944    16.433    
  -------------------------------------------------------------------
                         required time                         16.433    
                         arrival time                         -24.885    
  -------------------------------------------------------------------
                         slack                                 -8.452    

Slack (VIOLATED) :        -5.421ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        16.101ns  (logic 0.124ns (0.770%)  route 15.977ns (99.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.731ns = ( 15.731 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)         14.720    24.958    c1/cycle[1]
    SLICE_X8Y59          LUT3 (Prop_lut3_I1_O)        0.124    25.082 r  c1/selr8_reg[0]_i_1/O
                         net (fo=1, routed)           1.257    26.338    c1/selr8_reg[0]_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.334    14.109    c1/cycle[4]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.100    14.209 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.521    15.731    c1/enable8_reg_i_1_n_0
    SLICE_X13Y56         LDCE                                         r  c1/selr8_reg[0]/G
                         clock pessimism              0.243    15.974    
                         time borrowed                4.944    20.918    
  -------------------------------------------------------------------
                         required time                         20.918    
                         arrival time                         -26.338    
  -------------------------------------------------------------------
                         slack                                 -5.421    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.781ns  (logic 0.124ns (1.412%)  route 8.657ns (98.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.330ns = ( 12.330 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.435    17.673    c1/cycle[1]
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.124    17.797 r  c1/seladd1_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.221    19.018    c1/seladd1_1_reg[0]_i_1_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.710    12.330    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X10Y47         LDCE                                         r  c1/seladd1_1_reg[0]/G
                         clock pessimism              0.243    12.573    
                         time borrowed                4.973    17.546    
  -------------------------------------------------------------------
                         required time                         17.546    
                         arrival time                         -19.018    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.074ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.189ns  (logic 0.124ns (1.725%)  route 7.065ns (98.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns = ( 11.166 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.689    15.926    c1/cycle[1]
    SLICE_X4Y78          LUT3 (Prop_lut3_I2_O)        0.124    16.050 r  c1/selr1_reg[1]_i_1/O
                         net (fo=1, routed)           1.377    17.427    c1/selr1_reg[1]_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.840    10.616    c1/cycle[4]
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.100    10.716 r  c1/selr1_reg[1]_i_2/O
                         net (fo=1, routed)           0.451    11.166    c1/selr1_reg[1]_i_2_n_0
    SLICE_X4Y78          LDCE                                         r  c1/selr1_reg[1]/G
                         clock pessimism              0.243    11.409    
                         time borrowed                4.944    16.353    
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -17.427    
  -------------------------------------------------------------------
                         slack                                 -1.074    

Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        8.127ns  (logic 0.124ns (1.526%)  route 8.003ns (98.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 12.222 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          7.054    17.292    c1/cycle[1]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.124    17.416 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    18.364    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.222    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.465    
                         time borrowed                4.973    17.438    
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -18.364    
  -------------------------------------------------------------------
                         slack                                 -0.926    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.960ns  (logic 0.124ns (1.558%)  route 7.836ns (98.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns = ( 12.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         4.930ns
    Time borrowed from endpoint:      4.930ns
    Time given to startpoint:         4.930ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          6.905    17.143    c1/cycle[1]
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.124    17.267 f  c1/seladd2_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.931    18.197    c1/seladd2_1_reg[1]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.513    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[1]/G
                         clock pessimism              0.243    12.756    
                         time borrowed                4.930    17.686    
  -------------------------------------------------------------------
                         required time                         17.686    
                         arrival time                         -18.197    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.502ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        7.198ns  (logic 0.124ns (1.723%)  route 7.074ns (98.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns = ( 11.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          5.994    16.232    c1/cycle[1]
    SLICE_X6Y51          LUT3 (Prop_lut3_I0_O)        0.124    16.356 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    17.436    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.624    11.400    c1/cycle[4]
    SLICE_X4Y51          LUT5 (Prop_lut5_I0_O)        0.100    11.500 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285    11.785    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.027    
                         time borrowed                4.906    16.933    
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                         -17.436    
  -------------------------------------------------------------------
                         slack                                 -0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.039     3.623    c1/cycle[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I2_O)        0.045     3.668 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.668    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.858     2.987    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.056     3.043 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     3.277    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     3.030    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     3.121    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.045ns (2.331%)  route 1.885ns (97.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.885     3.470    c1/cycle[1]
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.045     3.515 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.515    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.546     2.676    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.732 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.966    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.719    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.839    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[1] fall@5.000ns)
  Data Path Delay:        2.275ns  (logic 0.045ns (1.978%)  route 2.230ns (98.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 8.198 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.616     8.200    c1/cycle[1]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.045     8.245 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     8.859    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.771     7.901    c1/cycle[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.056     7.957 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     8.198    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     7.952    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     8.011    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.011    
                         arrival time                           8.859    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.045ns (2.036%)  route 2.165ns (97.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.718     3.302    c1/cycle[1]
    SLICE_X6Y91          LUT4 (Prop_lut4_I3_O)        0.045     3.347 f  c1/clr7_reg_i_1/O
                         net (fo=2, routed)           0.447     3.794    c1/clr7_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         f  c1/clr11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.689     2.819    c1/cycle[4]
    SLICE_X6Y91          LUT5 (Prop_lut5_I3_O)        0.056     2.875 f  c1/clr11_reg_i_1/O
                         net (fo=1, routed)           0.228     3.103    c1/clr11_reg_i_1_n_0
    SLICE_X6Y91          LDCE                                         f  c1/clr11_reg/G
                         clock pessimism             -0.246     2.856    
    SLICE_X6Y91          LDCE (Hold_ldce_G_D)         0.059     2.915    c1/clr11_reg
  -------------------------------------------------------------------
                         required time                         -2.915    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.045ns (1.807%)  route 2.445ns (98.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.445     4.030    c1/cycle[1]
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.045     4.075 r  c1/enable2_reg_i_1/O
                         net (fo=1, routed)           0.000     4.075    c1/enable2_reg_i_1_n_0
    SLICE_X3Y59          LDCE                                         r  c1/enable2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.706     2.836    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.056     2.892 f  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.383     3.275    c1/enable2_reg_i_2_n_0
    SLICE_X3Y59          LDCE                                         f  c1/enable2_reg/G
                         clock pessimism             -0.246     3.028    
    SLICE_X3Y59          LDCE (Hold_ldce_G_D)         0.091     3.119    c1/enable2_reg
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selsqrt_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.045ns (1.723%)  route 2.566ns (98.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.152     4.196    c1/selr7_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.040     3.169    c1/cycle[4]
    SLICE_X3Y52          LUT5 (Prop_lut5_I0_O)        0.056     3.225 f  c1/selsqrt_reg_i_1/O
                         net (fo=1, routed)           0.164     3.389    c1/selsqrt_reg_i_1_n_0
    SLICE_X2Y52          LDCE                                         f  c1/selsqrt_reg/G
                         clock pessimism             -0.246     3.142    
    SLICE_X2Y52          LDCE (Hold_ldce_G_D)         0.059     3.201    c1/selsqrt_reg
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/opadd1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.045ns (1.501%)  route 2.954ns (98.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.735     4.319    c1/cycle[1]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.045     4.364 r  c1/opadd1_reg[0]_i_1/O
                         net (fo=1, routed)           0.219     4.583    c1/opadd1_reg[0]_i_1_n_0
    SLICE_X7Y50          LDCE                                         r  c1/opadd1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.026     3.156    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.056     3.212 f  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.470     3.681    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X7Y50          LDCE                                         f  c1/opadd1_reg[0]/G
                         clock pessimism             -0.246     3.435    
    SLICE_X7Y50          LDCE (Hold_ldce_G_D)         0.061     3.496    c1/opadd1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.496    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.045ns (1.638%)  route 2.702ns (98.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.415     3.999    c1/cycle[1]
    SLICE_X2Y52          LUT2 (Prop_lut2_I0_O)        0.045     4.044 f  c1/selr7_reg_i_1/O
                         net (fo=4, routed)           0.287     4.332    c1/selr7_reg_i_1_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.986     3.116    c1/cycle[4]
    SLICE_X7Y47          LUT5 (Prop_lut5_I0_O)        0.056     3.172 f  c1/selr7_reg_i_2/O
                         net (fo=1, routed)           0.230     3.402    c1/selr7_reg_i_2_n_0
    SLICE_X6Y46          LDCE                                         f  c1/selr7_reg/G
                         clock pessimism             -0.246     3.156    
    SLICE_X6Y46          LDCE (Hold_ldce_G_D)         0.063     3.219    c1/selr7_reg
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           4.332    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.045ns (1.822%)  route 2.425ns (98.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          1.718     3.302    c1/cycle[1]
    SLICE_X6Y91          LUT3 (Prop_lut3_I1_O)        0.045     3.347 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     4.054    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.692     2.821    c1/cycle[4]
    SLICE_X6Y86          LUT5 (Prop_lut5_I3_O)        0.056     2.877 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     3.105    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.859    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.918    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           4.054    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[1]/Q
                            (clock source 'c1/cycle[1]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[1] rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.045ns (1.634%)  route 2.710ns (98.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[1] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[1]/Q
                         net (fo=76, routed)          2.710     4.294    c1/cycle[1]
    SLICE_X8Y85          LUT5 (Prop_lut5_I1_O)        0.045     4.339 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     4.339    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     3.197    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  1.142    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[2]
  To Clock:  c1/cycle[4]

Setup :           13  Failing Endpoints,  Worst Slack       -8.160ns,  Total Violation      -35.978ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.160ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.089ns  (logic 0.124ns (0.880%)  route 13.965ns (99.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 10.951 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    24.326    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.623    10.399    c1/cycle[4]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.100    10.499 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    10.951    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.194    
                         time borrowed                4.973    16.167    
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 -8.160    

Slack (VIOLATED) :        -7.867ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.029ns  (logic 0.124ns (0.884%)  route 13.905ns (99.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.183ns = ( 11.183 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    24.266    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.856    10.632    c1/cycle[4]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.100    10.732 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.183    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.426    
                         time borrowed                4.973    16.399    
  -------------------------------------------------------------------
                         required time                         16.399    
                         arrival time                         -24.266    
  -------------------------------------------------------------------
                         slack                                 -7.867    

Slack (VIOLATED) :        -7.858ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        13.943ns  (logic 0.124ns (0.889%)  route 13.819ns (99.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 11.136 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    24.181    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.731    10.507    c1/cycle[4]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.100    10.607 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.136    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.379    
                         time borrowed                4.944    16.323    
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 -7.858    

Slack (VIOLATED) :        -7.840ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        14.036ns  (logic 0.124ns (0.883%)  route 13.912ns (99.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 11.246 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)         12.558    22.796    c1/cycle[2]
    SLICE_X6Y82          LUT4 (Prop_lut4_I3_O)        0.124    22.920 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    24.273    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.920    10.696    c1/cycle[4]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.100    10.796 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.246    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.489    
                         time borrowed                4.944    16.433    
  -------------------------------------------------------------------
                         required time                         16.433    
                         arrival time                         -24.273    
  -------------------------------------------------------------------
                         slack                                 -7.840    

Slack (VIOLATED) :        -1.133ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr4_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.829ns  (logic 0.124ns (1.584%)  route 7.705ns (98.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns = ( 11.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.094ns
    Computed max time borrow:         4.906ns
    Time borrowed from endpoint:      4.906ns
    Time given to startpoint:         4.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.625    16.863    c1/cycle[2]
    SLICE_X6Y51          LUT3 (Prop_lut3_I2_O)        0.124    16.987 r  c1/selr4_reg[1]_i_1/O
                         net (fo=1, routed)           1.080    18.067    c1/selr4_reg[1]_i_1_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.624    11.400    c1/cycle[4]
    SLICE_X4Y51          LUT5 (Prop_lut5_I0_O)        0.100    11.500 r  c1/selr4_reg[1]_i_2/O
                         net (fo=2, routed)           0.285    11.785    c1/selr4_reg[1]_i_2_n_0
    SLICE_X7Y51          LDCE                                         r  c1/selr4_reg[1]/G
                         clock pessimism              0.243    12.027    
                         time borrowed                4.906    16.933    
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                 -1.133    

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.531ns  (logic 0.124ns (1.646%)  route 7.407ns (98.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.803ns = ( 11.803 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.858    16.096    c1/cycle[2]
    SLICE_X8Y59          LUT4 (Prop_lut4_I3_O)        0.124    16.220 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.549    17.769    c1/enable8_reg_i_1_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.156    10.932    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.100    11.032 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.771    11.803    c1/enable2_reg_i_2_n_0
    SLICE_X9Y58          LDCE                                         r  c1/enable8_reg/G
                         clock pessimism              0.243    12.046    
                         time borrowed                4.944    16.990    
  -------------------------------------------------------------------
                         required time                         16.990    
                         arrival time                         -17.769    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd4_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.169ns  (logic 0.124ns (1.518%)  route 8.045ns (98.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.609ns = ( 12.609 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.464    16.701    c1/cycle[2]
    SLICE_X7Y49          LUT4 (Prop_lut4_I2_O)        0.124    16.825 r  c1/seladd4_1_reg[0]_i_1/O
                         net (fo=1, routed)           1.581    18.406    c1/seladd4_1_reg[0]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.833    11.608    c1/cycle[4]
    SLICE_X7Y48          LUT5 (Prop_lut5_I4_O)        0.100    11.708 r  c1/seladd4_2_reg[2]_i_1/O
                         net (fo=6, routed)           0.901    12.609    c1/seladd4_2_reg[2]_i_1_n_0
    SLICE_X17Y49         LDCE                                         r  c1/seladd4_1_reg[0]/G
                         clock pessimism              0.243    12.852    
                         time borrowed                4.944    17.796    
  -------------------------------------------------------------------
                         required time                         17.796    
                         arrival time                         -18.406    
  -------------------------------------------------------------------
                         slack                                 -0.610    

Slack (VIOLATED) :        -0.569ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_1_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        8.040ns  (logic 0.124ns (1.542%)  route 7.916ns (98.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.513ns = ( 12.513 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          7.066    17.303    c1/cycle[2]
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.124    17.427 f  c1/seladd2_1_reg[0]_i_1/O
                         net (fo=1, routed)           0.851    18.278    c1/seladd2_1_reg[0]_i_1_n_0
    SLICE_X13Y45         LDCE                                         f  c1/seladd2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.827    12.513    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y45         LDCE                                         r  c1/seladd2_1_reg[0]/G
                         clock pessimism              0.243    12.756    
                         time borrowed                4.953    17.709    
  -------------------------------------------------------------------
                         required time                         17.709    
                         arrival time                         -18.278    
  -------------------------------------------------------------------
                         slack                                 -0.569    

Slack (VIOLATED) :        -0.384ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_1_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        7.720ns  (logic 0.124ns (1.606%)  route 7.596ns (98.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.378ns = ( 12.378 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.047ns
    Computed max time borrow:         4.953ns
    Time borrowed from endpoint:      4.953ns
    Time given to startpoint:         4.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          6.704    16.942    c1/cycle[2]
    SLICE_X9Y45          LUT5 (Prop_lut5_I4_O)        0.124    17.066 r  c1/seladd1_1_reg[1]_i_1/O
                         net (fo=1, routed)           0.892    17.958    c1/seladd1_1_reg[1]_i_1_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.758    12.378    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X11Y44         LDCE                                         r  c1/seladd1_1_reg[1]/G
                         clock pessimism              0.243    12.621    
                         time borrowed                4.953    17.574    
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                         -17.958    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        6.835ns  (logic 0.124ns (1.814%)  route 6.711ns (98.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.591ns = ( 11.591 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          5.457    15.694    c1/cycle[2]
    SLICE_X7Y60          LUT4 (Prop_lut4_I2_O)        0.124    15.818 r  c1/enable5_reg_i_1/O
                         net (fo=1, routed)           1.254    17.072    c1/enable5_reg_i_1_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.156    10.932    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.100    11.032 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.560    11.591    c1/enable2_reg_i_2_n_0
    SLICE_X7Y60          LDCE                                         r  c1/enable5_reg/G
                         clock pessimism              0.243    11.834    
                         time borrowed                4.944    16.778    
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -17.072    
  -------------------------------------------------------------------
                         slack                                 -0.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.045ns (2.190%)  route 2.010ns (97.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.010     3.594    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     3.639 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     3.639    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     3.198    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.184%)  route 2.015ns (97.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.015     3.599    c1/cycle[2]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.045     3.644 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.644    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     3.197    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.045ns (2.194%)  route 2.006ns (97.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          2.006     3.590    c1/cycle[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I1_O)        0.045     3.635 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.635    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.858     2.987    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.056     3.043 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     3.277    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     3.030    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     3.121    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[2] fall@5.000ns)
  Data Path Delay:        2.109ns  (logic 0.045ns (2.134%)  route 2.064ns (97.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 8.331 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     7.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     7.772 r  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           0.921     8.693    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         r  c1/selr11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.771     7.901    c1/cycle[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.056     7.957 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.374     8.331    c1/selr11_reg[1]_i_1_n_0
    SLICE_X7Y98          LDCE                                         f  c1/selr11_reg[1]/G
                         clock pessimism             -0.246     8.084    
    SLICE_X7Y98          LDCE (Hold_ldce_G_D)         0.070     8.154    c1/selr11_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.154    
                         arrival time                           8.693    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.045ns (2.419%)  route 1.815ns (97.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.815     3.400    c1/cycle[2]
    SLICE_X6Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.445 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.445    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.546     2.676    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.732 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.966    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.719    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.839    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.045ns (2.257%)  route 1.949ns (97.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     3.578    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.692     2.821    c1/cycle[4]
    SLICE_X6Y86          LUT5 (Prop_lut5_I3_O)        0.056     2.877 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     3.105    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.859    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.918    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr11_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.045ns (2.132%)  route 2.066ns (97.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.452     3.037    c1/cycle[2]
    SLICE_X8Y97          LUT5 (Prop_lut5_I2_O)        0.045     3.082 r  c1/selr11_reg[0]_i_1/O
                         net (fo=1, routed)           0.614     3.695    c1/selr11_reg[0]_i_1_n_0
    SLICE_X8Y98          LDCE                                         r  c1/selr11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.771     2.901    c1/cycle[4]
    SLICE_X8Y97          LUT5 (Prop_lut5_I0_O)        0.056     2.957 f  c1/selr11_reg[1]_i_1/O
                         net (fo=2, routed)           0.241     3.198    c1/selr11_reg[1]_i_1_n_0
    SLICE_X8Y98          LDCE                                         f  c1/selr11_reg[0]/G
                         clock pessimism             -0.246     2.952    
    SLICE_X8Y98          LDCE (Hold_ldce_G_D)         0.059     3.011    c1/selr11_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.045ns (2.024%)  route 2.179ns (97.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     3.808    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.746     2.876    c1/cycle[4]
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.056     2.932 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.159    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.913    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     2.972    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.045ns (1.971%)  route 2.238ns (98.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.242     2.826    c1/cycle[2]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.871 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.996     3.867    c1/clr5_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.788     2.918    c1/cycle[4]
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.056     2.974 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.228     3.202    c1/clr8_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     2.956    
    SLICE_X8Y86          LDCE (Hold_ldce_G_D)         0.059     3.015    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[2]/Q
                            (clock source 'c1/cycle[2]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seldiv_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[2] rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.045ns (2.048%)  route 2.153ns (97.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[2] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[2]/Q
                         net (fo=69, routed)          1.143     2.727    c1/cycle[2]
    SLICE_X6Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.772 f  c1/seldiv_2_reg[1]_i_1/O
                         net (fo=3, routed)           1.010     3.782    c1/seldiv_2_reg[1]_i_1_n_0
    SLICE_X6Y68          LDCE                                         f  c1/seldiv_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.688     2.817    c1/cycle[4]
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.056     2.873 f  c1/seldiv_2_reg[1]_i_2/O
                         net (fo=2, routed)           0.240     3.113    c1/seldiv_2_reg[1]_i_2_n_0
    SLICE_X6Y68          LDCE                                         f  c1/seldiv_2_reg[1]/G
                         clock pessimism             -0.246     2.867    
    SLICE_X6Y68          LDCE (Hold_ldce_G_D)         0.059     2.926    c1/seldiv_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.856    





---------------------------------------------------------------------------------------------------
From Clock:  c1/cycle[3]
  To Clock:  c1/cycle[4]

Setup :           31  Failing Endpoints,  Worst Slack       -7.419ns,  Total Violation      -70.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.419ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd3_2_reg[2]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.267ns  (logic 0.124ns (0.869%)  route 14.143ns (99.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.893ns = ( 11.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         4.950ns
    Time borrowed from endpoint:      4.950ns
    Time given to startpoint:         4.950ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.269    24.505    c1/selr8_reg[1]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.533    11.309    c1/cycle[4]
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.100    11.409 r  c1/seladd3_2_reg[2]_i_1/O
                         net (fo=7, routed)           0.484    11.893    c1/seladd3_2_reg[2]_i_1_n_0
    SLICE_X3Y54          LDCE                                         r  c1/seladd3_2_reg[2]/G
                         clock pessimism              0.243    12.136    
                         time borrowed                4.950    17.086    
  -------------------------------------------------------------------
                         required time                         17.086    
                         arrival time                         -24.505    
  -------------------------------------------------------------------
                         slack                                 -7.419    

Slack (VIOLATED) :        -7.290ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr4_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.219ns  (logic 0.124ns (0.938%)  route 13.095ns (99.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 10.951 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.407    23.457    c1/clr1_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.623    10.399    c1/cycle[4]
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.100    10.499 r  c1/clr4_reg_i_1/O
                         net (fo=1, routed)           0.452    10.951    c1/clr4_reg_i_1_n_0
    SLICE_X6Y82          LDCE                                         r  c1/clr4_reg/G
                         clock pessimism              0.243    11.194    
                         time borrowed                4.973    16.167    
  -------------------------------------------------------------------
                         required time                         16.167    
                         arrival time                         -23.457    
  -------------------------------------------------------------------
                         slack                                 -7.290    

Slack (VIOLATED) :        -6.997ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr2_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.159ns  (logic 0.124ns (0.942%)  route 13.035ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.183ns = ( 11.183 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.347    23.396    c1/clr1_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.856    10.632    c1/cycle[4]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.100    10.732 r  c1/clr2_reg_i_1/O
                         net (fo=1, routed)           0.452    11.183    c1/clr2_reg_i_1_n_0
    SLICE_X6Y83          LDCE                                         r  c1/clr2_reg/G
                         clock pessimism              0.243    11.426    
                         time borrowed                4.973    16.399    
  -------------------------------------------------------------------
                         required time                         16.399    
                         arrival time                         -23.396    
  -------------------------------------------------------------------
                         slack                                 -6.997    

Slack (VIOLATED) :        -6.989ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.074ns  (logic 0.124ns (0.948%)  route 12.950ns (99.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.136ns = ( 11.136 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.261    23.311    c1/clr1_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.731    10.507    c1/cycle[4]
    SLICE_X7Y83          LUT5 (Prop_lut5_I4_O)        0.100    10.607 r  c1/clr3_reg_i_1/O
                         net (fo=1, routed)           0.529    11.136    c1/clr3_reg_i_1_n_0
    SLICE_X7Y83          LDCE                                         r  c1/clr3_reg/G
                         clock pessimism              0.243    11.379    
                         time borrowed                4.944    16.323    
  -------------------------------------------------------------------
                         required time                         16.323    
                         arrival time                         -23.311    
  -------------------------------------------------------------------
                         slack                                 -6.989    

Slack (VIOLATED) :        -6.970ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        13.166ns  (logic 0.124ns (0.942%)  route 13.042ns (99.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.246ns = ( 11.246 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         11.688    21.926    c1/cycle[3]
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124    22.050 r  c1/clr1_reg_i_1/O
                         net (fo=5, routed)           1.354    23.403    c1/clr1_reg_i_1_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.920    10.696    c1/cycle[4]
    SLICE_X7Y79          LUT5 (Prop_lut5_I3_O)        0.100    10.796 r  c1/clr1_reg_i_2/O
                         net (fo=1, routed)           0.451    11.246    c1/clr1_reg_i_2_n_0
    SLICE_X7Y79          LDCE                                         r  c1/clr1_reg/G
                         clock pessimism              0.243    11.489    
                         time borrowed                4.944    16.433    
  -------------------------------------------------------------------
                         required time                         16.433    
                         arrival time                         -23.403    
  -------------------------------------------------------------------
                         slack                                 -6.970    

Slack (VIOLATED) :        -6.813ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd1_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.148ns  (logic 0.124ns (0.876%)  route 14.024ns (99.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.354ns = ( 12.354 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         4.976ns
    Time borrowed from endpoint:      4.976ns
    Time given to startpoint:         4.976ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.150    24.386    c1/selr8_reg[1]_i_1_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.744    11.520    c1/cycle[4]
    SLICE_X6Y49          LUT5 (Prop_lut5_I0_O)        0.100    11.620 r  c1/seladd1_1_reg[1]_i_2/O
                         net (fo=7, routed)           0.735    12.354    c1/seladd1_1_reg[1]_i_2_n_0
    SLICE_X8Y49          LDCE                                         r  c1/seladd1_2_reg[0]/G
                         clock pessimism              0.243    12.597    
                         time borrowed                4.976    17.573    
  -------------------------------------------------------------------
                         required time                         17.573    
                         arrival time                         -24.386    
  -------------------------------------------------------------------
                         slack                                 -6.813    

Slack (VIOLATED) :        -3.544ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/selr8_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        14.109ns  (logic 0.124ns (0.879%)  route 13.985ns (99.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        5.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.615ns = ( 15.615 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)         12.875    23.112    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.236 r  c1/selr8_reg[1]_i_1/O
                         net (fo=3, routed)           1.110    24.346    c1/selr8_reg[1]_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          4.334    14.109    c1/cycle[4]
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.100    14.209 r  c1/enable8_reg_i_1/O
                         net (fo=3, routed)           1.406    15.615    c1/enable8_reg_i_1_n_0
    SLICE_X13Y59         LDCE                                         r  c1/selr8_reg[1]/G
                         clock pessimism              0.243    15.858    
                         time borrowed                4.944    20.802    
  -------------------------------------------------------------------
                         required time                         20.802    
                         arrival time                         -24.346    
  -------------------------------------------------------------------
                         slack                                 -3.544    

Slack (VIOLATED) :        -1.817ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[1]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        9.017ns  (logic 0.124ns (1.375%)  route 8.893ns (98.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.222ns = ( 12.222 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.945    18.183    c1/cycle[3]
    SLICE_X8Y46          LUT4 (Prop_lut4_I3_O)        0.124    18.307 r  c1/seladd2_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.948    19.255    c1/seladd2_2_reg[1]_i_1_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.537    12.222    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X10Y48         LDCE                                         r  c1/seladd2_2_reg[1]/G
                         clock pessimism              0.243    12.465    
                         time borrowed                4.973    17.438    
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -1.817    

Slack (VIOLATED) :        -1.675ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/seladd2_2_reg[0]/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.899ns  (logic 0.124ns (1.393%)  route 8.775ns (98.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.274ns = ( 12.274 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         4.944ns
    Time borrowed from endpoint:      4.944ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.291    17.528    c1/cycle[3]
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.124    17.652 f  c1/seladd2_2_reg[0]_i_1/O
                         net (fo=1, routed)           1.484    19.136    c1/seladd2_2_reg[0]_i_1_n_0
    SLICE_X13Y48         LDCE                                         f  c1/seladd2_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.810    11.586    c1/cycle[4]
    SLICE_X6Y48          LUT5 (Prop_lut5_I0_O)        0.100    11.686 r  c1/seladd2_2_reg[1]_i_2/O
                         net (fo=6, routed)           0.588    12.274    c1/seladd2_2_reg[1]_i_2_n_0
    SLICE_X13Y48         LDCE                                         r  c1/seladd2_2_reg[0]/G
                         clock pessimism              0.243    12.517    
                         time borrowed                4.944    17.461    
  -------------------------------------------------------------------
                         required time                         17.461    
                         arrival time                         -19.136    
  -------------------------------------------------------------------
                         slack                                 -1.675    

Slack (VIOLATED) :        -1.674ns  (required time - arrival time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable3_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        8.247ns  (logic 0.124ns (1.504%)  route 8.123ns (98.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.595ns = ( 11.595 - 5.000 ) 
    Source Clock Delay      (SCD):    5.238ns = ( 10.238 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.027ns
    Computed max time borrow:         4.973ns
    Time borrowed from endpoint:      4.973ns
    Time given to startpoint:         4.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     5.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     7.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.722     9.782    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456    10.238 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          7.080    17.318    c1/cycle[3]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.124    17.442 r  c1/enable3_reg_i_1/O
                         net (fo=3, routed)           1.042    18.484    c1/enable3_reg_i_1_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     7.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        1.592     9.409    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.367     9.776 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          1.156    10.932    c1/cycle[4]
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.100    11.032 r  c1/enable2_reg_i_2/O
                         net (fo=5, routed)           0.563    11.595    c1/enable2_reg_i_2_n_0
    SLICE_X6Y58          LDCE                                         r  c1/enable3_reg/G
                         clock pessimism              0.243    11.837    
                         time borrowed                4.973    16.810    
  -------------------------------------------------------------------
                         required time                         16.810    
                         arrival time                         -18.484    
  -------------------------------------------------------------------
                         slack                                 -1.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.045ns (2.750%)  route 1.591ns (97.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.591     3.175    c1/cycle[3]
    SLICE_X6Y85          LUT5 (Prop_lut5_I2_O)        0.045     3.220 r  c1/enable9_reg_i_1/O
                         net (fo=1, routed)           0.000     3.220    c1/enable9_reg_i_1_n_0
    SLICE_X6Y85          LDCE                                         r  c1/enable9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.546     2.676    c1/cycle[4]
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.732 f  c1/enable9_reg_i_2/O
                         net (fo=1, routed)           0.233     2.966    c1/enable9_reg_i_2_n_0
    SLICE_X6Y85          LDCE                                         f  c1/enable9_reg/G
                         clock pessimism             -0.246     2.719    
    SLICE_X6Y85          LDCE (Hold_ldce_G_D)         0.120     2.839    c1/enable9_reg
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.220    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr5_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.045ns (2.491%)  route 1.762ns (97.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.707     3.391    c1/clr5_reg_i_1_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.692     2.821    c1/cycle[4]
    SLICE_X6Y86          LUT5 (Prop_lut5_I3_O)        0.056     2.877 f  c1/clr5_reg_i_2/O
                         net (fo=1, routed)           0.228     3.105    c1/clr5_reg_i_2_n_0
    SLICE_X6Y86          LDCE                                         f  c1/clr5_reg/G
                         clock pessimism             -0.246     2.859    
    SLICE_X6Y86          LDCE (Hold_ldce_G_D)         0.059     2.918    c1/clr5_reg
  -------------------------------------------------------------------
                         required time                         -2.918    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable11_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.045ns (2.099%)  route 2.099ns (97.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.277ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.099     3.683    c1/cycle[3]
    SLICE_X0Y95          LUT5 (Prop_lut5_I3_O)        0.045     3.728 r  c1/enable11_reg_i_1/O
                         net (fo=1, routed)           0.000     3.728    c1/enable11_reg_i_1_n_0
    SLICE_X0Y95          LDCE                                         r  c1/enable11_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.858     2.987    c1/cycle[4]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.056     3.043 f  c1/enable11_reg_i_2/O
                         net (fo=1, routed)           0.233     3.277    c1/enable11_reg_i_2_n_0
    SLICE_X0Y95          LDCE                                         f  c1/enable11_reg/G
                         clock pessimism             -0.246     3.030    
    SLICE_X0Y95          LDCE (Hold_ldce_G_D)         0.091     3.121    c1/enable11_reg
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable1_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.045ns (2.016%)  route 2.188ns (97.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.188     3.772    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.045     3.817 f  c1/enable1_reg_i_1/O
                         net (fo=1, routed)           0.000     3.817    c1/enable1_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable1_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.121     3.198    c1/enable1_reg
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable7_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.045ns (2.209%)  route 1.992ns (97.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     2.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     2.684 f  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.937     3.621    c1/clr5_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.746     2.876    c1/cycle[4]
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.056     2.932 f  c1/enable7_reg_i_1/O
                         net (fo=1, routed)           0.228     3.159    c1/enable7_reg_i_1_n_0
    SLICE_X10Y85         LDCE                                         f  c1/enable7_reg/G
                         clock pessimism             -0.246     2.913    
    SLICE_X10Y85         LDCE (Hold_ldce_G_D)         0.059     2.972    c1/enable7_reg
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr8_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.096ns  (logic 0.045ns (2.147%)  route 2.051ns (97.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 8.202 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.996     8.680    c1/clr5_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         r  c1/clr8_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.788     7.918    c1/cycle[4]
    SLICE_X8Y86          LUT5 (Prop_lut5_I1_O)        0.056     7.974 f  c1/clr8_reg_i_1/O
                         net (fo=1, routed)           0.228     8.202    c1/clr8_reg_i_1_n_0
    SLICE_X8Y86          LDCE                                         f  c1/clr8_reg/G
                         clock pessimism             -0.246     7.956    
    SLICE_X8Y86          LDCE (Hold_ldce_G_D)         0.059     8.015    c1/clr8_reg
  -------------------------------------------------------------------
                         required time                         -8.015    
                         arrival time                           8.680    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/enable10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] rise@0.000ns - c1/cycle[3] rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.493ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     1.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          2.243     3.828    c1/cycle[3]
    SLICE_X8Y85          LUT5 (Prop_lut5_I3_O)        0.045     3.873 r  c1/enable10_reg_i_1/O
                         net (fo=1, routed)           0.000     3.873    c1/enable10_reg_i_1_n_0
    SLICE_X8Y85          LDCE                                         r  c1/enable10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     1.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     2.130 r  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.754     2.884    c1/cycle[4]
    SLICE_X8Y85          LUT5 (Prop_lut5_I0_O)        0.056     2.940 f  c1/enable1_reg_i_2/O
                         net (fo=2, routed)           0.383     3.323    c1/enable1_reg_i_2_n_0
    SLICE_X8Y85          LDCE                                         f  c1/enable10_reg/G
                         clock pessimism             -0.246     3.077    
    SLICE_X8Y85          LDCE (Hold_ldce_G_D)         0.120     3.197    c1/enable10_reg
  -------------------------------------------------------------------
                         required time                         -3.197    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr6_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.084ns  (logic 0.045ns (2.160%)  route 2.039ns (97.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 8.169 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.984     8.668    c1/clr5_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         r  c1/clr6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.756     7.885    c1/cycle[4]
    SLICE_X10Y84         LUT5 (Prop_lut5_I3_O)        0.056     7.941 f  c1/clr6_reg_i_1/O
                         net (fo=1, routed)           0.228     8.169    c1/clr6_reg_i_1_n_0
    SLICE_X10Y84         LDCE                                         f  c1/clr6_reg/G
                         clock pessimism             -0.246     7.923    
    SLICE_X10Y84         LDCE (Hold_ldce_G_D)         0.059     7.982    c1/clr6_reg
  -------------------------------------------------------------------
                         required time                         -7.982    
                         arrival time                           8.668    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr10_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.064ns  (logic 0.045ns (2.180%)  route 2.019ns (97.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 8.148 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.964     8.648    c1/clr5_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         r  c1/clr10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.735     7.864    c1/cycle[4]
    SLICE_X8Y84          LUT5 (Prop_lut5_I1_O)        0.056     7.920 f  c1/clr10_reg_i_1/O
                         net (fo=1, routed)           0.228     8.148    c1/clr10_reg_i_1_n_0
    SLICE_X8Y84          LDCE                                         f  c1/clr10_reg/G
                         clock pessimism             -0.246     7.902    
    SLICE_X8Y84          LDCE (Hold_ldce_G_D)         0.059     7.961    c1/clr10_reg
  -------------------------------------------------------------------
                         required time                         -7.961    
                         arrival time                           8.648    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 c1/FSM_sequential_cycle_reg[3]/Q
                            (clock source 'c1/cycle[3]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clr9_reg/D
                            (positive level-sensitive latch clocked by c1/cycle[4]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             c1/cycle[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1/cycle[4] fall@5.000ns - c1/cycle[3] fall@5.000ns)
  Data Path Delay:        2.036ns  (logic 0.045ns (2.211%)  route 1.991ns (97.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 8.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.584ns = ( 6.584 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1/cycle[3] fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     5.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     5.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.601     6.443    c1/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     6.584 f  c1/FSM_sequential_cycle_reg[3]/Q
                         net (fo=66, routed)          1.055     7.639    c1/cycle[3]
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.045     7.684 r  c1/clr5_reg_i_1/O
                         net (fo=7, routed)           0.936     8.620    c1/clr5_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         r  c1/clr9_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1/cycle[4] fall edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     5.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     6.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1234, routed)        0.866     6.955    c1/clk_IBUF_BUFG
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.175     7.130 f  c1/FSM_sequential_cycle_reg[4]/Q
                         net (fo=83, routed)          0.629     7.759    c1/cycle[4]
    SLICE_X9Y86          LUT5 (Prop_lut5_I2_O)        0.056     7.815 f  c1/clr9_reg_i_1/O
                         net (fo=1, routed)           0.261     8.076    c1/clr9_reg_i_1_n_0
    SLICE_X9Y86          LDCE                                         f  c1/clr9_reg/G
                         clock pessimism             -0.246     7.830    
    SLICE_X9Y86          LDCE (Hold_ldce_G_D)         0.070     7.900    c1/clr9_reg
  -------------------------------------------------------------------
                         required time                         -7.900    
                         arrival time                           8.620    
  -------------------------------------------------------------------
                         slack                                  0.720    





