
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2907 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/pa.fromHdl.tcl
# create_project -name trabalho_1_sd -dir "/home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/planAhead_run_2" -part xc3s700anfgg484-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Main.ucf" [current_fileset -constrset]
Adding file '/home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/Main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Main.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Main $srcset
# add_files [list {Main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700anfgg484-5
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/Main.vhd" into library work
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [/home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/Main.ucf]
Finished Parsing UCF File [/home/ise/VirtualBox/Trabalho-1-Sistemas-Digitais/trabalho_1_sd/Main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5e7b7d3b
update_compile_order -fileset sim_1
startgroup
set_property package_pin W21 [get_ports {led_result[3]}]
endgroup
startgroup
set_property package_pin Y22 [get_ports {led_result[2]}]
endgroup
startgroup
set_property package_pin V20 [get_ports {led_result[1]}]
endgroup
startgroup
set_property package_pin V19 [get_ports {led_result[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {vetor_in[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {vetor_in[2]}]
endgroup
startgroup
set_property package_pin U10 [get_ports {vetor_in[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {vetor_in[0]}]
endgroup
startgroup
set_property package_pin T15 [get_ports bt_clk]
endgroup
startgroup
set_property package_pin R20 [get_ports led_carry]
endgroup
set_property is_loc_fixed false [get_ports [list  led_carry]]
set_property iostandard LVCMOS33 [get_ports [list led_carry]]
set_property iostandard LVCMOS33 [get_ports [list bt_clk]]
set_property iostandard LVCMOS25 [get_ports [list {vetor_in[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {vetor_in[3]} {vetor_in[2]} {vetor_in[1]} {vetor_in[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {led_result[3]} {led_result[2]} {led_result[1]} {led_result[0]}]]
save_constraints
set_property is_loc_fixed true [get_ports [list  led_carry]]
set_property is_loc_fixed false [get_ports [list  led_carry]]
set_property is_loc_fixed true [get_ports [list  led_carry]]
save_constraints
