
*** Running vivado
    with args -log design1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:BinToBCD16:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/BinToBCD2017/BinToBCD2017.srcs/sources_1/imports/6' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Repository/BinToBCD2017/BinToBCD2017.srcs/sources_1/imports/6
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'ua.pt:user:EightDispControl:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Repository/Nexys4DispCont/Nexys4DispCont.srcs/sources_1/imports/new
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Sort:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Sort/Sort.srcs/sources_1/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson4/Sort
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:counter:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter/Counter.srcs/sources_1/imports/new' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Counter
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:ex1:1.0'. The one found in IP location 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs' will take precedence over the same IP in location c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/ex1.srcs
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 265.332 ; gain = 55.520
Command: synth_design -top design1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 347.480 ; gain = 137.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design1_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:13]
INFO: [Synth 8-638] synthesizing module 'design1_BinToBCD16_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_BinToBCD16_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_BinToBCD16_0_0' (1#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_BinToBCD16_0_0_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'binary' does not match port width (16) of module 'design1_BinToBCD16_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:140]
WARNING: [Synth 8-350] instance 'BinToBCD16_0' of module 'design1_BinToBCD16_0_0' requires 10 connections, but only 6 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:137]
INFO: [Synth 8-638] synthesizing module 'design1_ClockDivider_0_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_ClockDivider_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_ClockDivider_0_1' (2#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_ClockDivider_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_EightDispControl_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_EightDispControl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_EightDispControl_0_0' (3#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_EightDispControl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_axi_gpio_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_axi_gpio_0_0' (4#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_blk_mem_gen_0_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_blk_mem_gen_0_1' (5#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_c_counter_binary_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_c_counter_binary_0_0' (6#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_clk_wiz_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design1_clk_wiz_1_0' (7#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design1_mdm_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_mdm_1_0' (8#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_mdm_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'mdm_1' of module 'design1_mdm_1_0' requires 30 connections, but only 29 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:196]
INFO: [Synth 8-638] synthesizing module 'design1_microblaze_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_microblaze_0_0' (9#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design1_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:228]
INFO: [Synth 8-638] synthesizing module 'design1_microblaze_0_axi_periph_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:390]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1Q7NSEZ' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:852]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1Q7NSEZ' (10#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:852]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_SR1788' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:984]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_SR1788' (11#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:984]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_SL47BB' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1350]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_SL47BB' (12#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1350]
INFO: [Synth 8-638] synthesizing module 'design1_xbar_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_xbar_0' (13#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design1_xbar_0' requires 40 connections, but only 38 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:811]
INFO: [Synth 8-256] done synthesizing module 'design1_microblaze_0_axi_periph_0' (14#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:390]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_INJ5MJ' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1116]
INFO: [Synth 8-638] synthesizing module 'design1_dlmb_bram_if_cntlr_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_dlmb_bram_if_cntlr_0' (15#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_dlmb_v10_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_dlmb_v10_0' (16#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design1_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1262]
INFO: [Synth 8-638] synthesizing module 'design1_ilmb_bram_if_cntlr_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_ilmb_bram_if_cntlr_0' (17#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_ilmb_v10_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_ilmb_v10_0' (18#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design1_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1308]
INFO: [Synth 8-638] synthesizing module 'design1_lmb_bram_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_lmb_bram_0' (19#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_INJ5MJ' (20#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1116]
INFO: [Synth 8-638] synthesizing module 'design1_rst_clk_wiz_1_100M_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_rst_clk_wiz_1_100M_0' (21#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:364]
INFO: [Synth 8-638] synthesizing module 'design1_xlconstant_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design1_xlconstant_0_0' (22#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design1_xlslice_0_2' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_xlslice_0_2' (23#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_xlslice_0_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_xlslice_0_1' (24#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_xlslice_0_3' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_xlslice_0_3' (25#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design1_xlslice_0_4' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1_xlslice_0_4' (26#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/realtime/design1_xlslice_0_4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design1' (27#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design1_wrapper' (28#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_SL47BB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SL47BB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_SL47BB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_SL47BB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_SR1788 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_SR1788 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_SR1788 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_SR1788 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q7NSEZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q7NSEZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q7NSEZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1Q7NSEZ has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 384.832 ; gain = 175.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 384.832 ; gain = 175.020
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_BinToBCD16_0_0' instantiated as 'design1_i/BinToBCD16_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:137]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_ClockDivider_0_1' instantiated as 'design1_i/ClockDivider_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_EightDispControl_0_0' instantiated as 'design1_i/EightDispControl_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:148]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_axi_gpio_0_0' instantiated as 'design1_i/axi_gpio_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:160]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_blk_mem_gen_0_1' instantiated as 'design1_i/blk_mem_gen_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:182]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_c_counter_binary_0_0' instantiated as 'design1_i/c_counter_binary_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:190]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_clk_wiz_1_0' instantiated as 'design1_i/clk_wiz_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:193]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_dlmb_bram_if_cntlr_0' instantiated as 'design1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1241]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_dlmb_v10_0' instantiated as 'design1_i/microblaze_0_local_memory/dlmb_v10' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1262]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_ilmb_bram_if_cntlr_0' instantiated as 'design1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1287]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_ilmb_v10_0' instantiated as 'design1_i/microblaze_0_local_memory/ilmb_v10' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1308]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_lmb_bram_0' instantiated as 'design1_i/microblaze_0_local_memory/lmb_bram' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:1333]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_mdm_1_0' instantiated as 'design1_i/mdm_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:196]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_microblaze_0_0' instantiated as 'design1_i/microblaze_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:228]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_rst_clk_wiz_1_100M_0' instantiated as 'design1_i/rst_clk_wiz_1_100M' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:364]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_xbar_0' instantiated as 'design1_i/microblaze_0_axi_periph/xbar' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:811]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_xlconstant_0_0' instantiated as 'design1_i/xlconstant_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:374]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_xlslice_0_1' instantiated as 'design1_i/xlslice_1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:379]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_xlslice_0_2' instantiated as 'design1_i/xlslice_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:376]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_xlslice_0_3' instantiated as 'design1_i/xlslice_2' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:382]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design1_xlslice_0_4' instantiated as 'design1_i/xlslice_3' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/hdl/design1.v:385]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp/design1_microblaze_0_0_in_context.xdc] for cell 'design1_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp/design1_microblaze_0_0_in_context.xdc] for cell 'design1_i/microblaze_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_2/design1_dlmb_v10_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_2/design1_dlmb_v10_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_3/design1_ilmb_v10_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_3/design1_ilmb_v10_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_4/design1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_4/design1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_5/design1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_5/design1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_6/design1_lmb_bram_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_6/design1_lmb_bram_0_in_context.xdc] for cell 'design1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_7/design1_mdm_1_0_in_context.xdc] for cell 'design1_i/mdm_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_7/design1_mdm_1_0_in_context.xdc] for cell 'design1_i/mdm_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_8/design1_clk_wiz_1_0_in_context.xdc] for cell 'design1_i/clk_wiz_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_8/design1_clk_wiz_1_0_in_context.xdc] for cell 'design1_i/clk_wiz_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_9/design1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_9/design1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design1_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_10/design1_axi_gpio_0_0_in_context.xdc] for cell 'design1_i/axi_gpio_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_10/design1_axi_gpio_0_0_in_context.xdc] for cell 'design1_i/axi_gpio_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_11/design1_xbar_0_in_context.xdc] for cell 'design1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_11/design1_xbar_0_in_context.xdc] for cell 'design1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_12/design1_xlslice_0_1_in_context.xdc] for cell 'design1_i/xlslice_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_12/design1_xlslice_0_1_in_context.xdc] for cell 'design1_i/xlslice_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_13/design1_xlslice_0_2_in_context.xdc] for cell 'design1_i/xlslice_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_13/design1_xlslice_0_2_in_context.xdc] for cell 'design1_i/xlslice_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_14/design1_xlslice_0_3_in_context.xdc] for cell 'design1_i/xlslice_2'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_14/design1_xlslice_0_3_in_context.xdc] for cell 'design1_i/xlslice_2'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_15/design1_xlslice_0_4_in_context.xdc] for cell 'design1_i/xlslice_3'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_15/design1_xlslice_0_4_in_context.xdc] for cell 'design1_i/xlslice_3'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_16/design1_ClockDivider_0_1_in_context.xdc] for cell 'design1_i/ClockDivider_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_16/design1_ClockDivider_0_1_in_context.xdc] for cell 'design1_i/ClockDivider_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_17/design1_c_counter_binary_0_0_in_context.xdc] for cell 'design1_i/c_counter_binary_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_17/design1_c_counter_binary_0_0_in_context.xdc] for cell 'design1_i/c_counter_binary_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_18/design1_EightDispControl_0_0_in_context.xdc] for cell 'design1_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_18/design1_EightDispControl_0_0_in_context.xdc] for cell 'design1_i/EightDispControl_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_19/design1_BinToBCD16_0_0_in_context.xdc] for cell 'design1_i/BinToBCD16_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_19/design1_BinToBCD16_0_0_in_context.xdc] for cell 'design1_i/BinToBCD16_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_20/design1_xlconstant_0_0_in_context.xdc] for cell 'design1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_20/design1_xlconstant_0_0_in_context.xdc] for cell 'design1_i/xlconstant_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_21/design1_blk_mem_gen_0_0_in_context.xdc] for cell 'design1_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_21/design1_blk_mem_gen_0_0_in_context.xdc] for cell 'design1_i/blk_mem_gen_1'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 672.469 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design1_i/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:01:03 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_8/design1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/.Xil/Vivado-46900-DESKTOP-2SMIO6T/dcp_8/design1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/ClockDivider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design1_i/xlslice_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:01:04 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:05 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design1_i/mdm_1/Dbg_Clk_0' to pin 'design1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design1_i/mdm_1/Dbg_Update_0' to pin 'design1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design1_i/clk_wiz_1/clk_out1' to pin 'design1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design1_i/ClockDivider_0/clk' to pin 'design1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:20 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design1_BinToBCD16_0_0       |         1|
|2     |design1_ClockDivider_0_1     |         1|
|3     |design1_EightDispControl_0_0 |         1|
|4     |design1_axi_gpio_0_0         |         1|
|5     |design1_blk_mem_gen_0_1      |         1|
|6     |design1_c_counter_binary_0_0 |         1|
|7     |design1_clk_wiz_1_0          |         1|
|8     |design1_mdm_1_0              |         1|
|9     |design1_microblaze_0_0       |         1|
|10    |design1_xbar_0               |         1|
|11    |design1_rst_clk_wiz_1_100M_0 |         1|
|12    |design1_xlconstant_0_0       |         1|
|13    |design1_xlslice_0_2          |         1|
|14    |design1_xlslice_0_1          |         1|
|15    |design1_xlslice_0_3          |         1|
|16    |design1_xlslice_0_4          |         1|
|17    |design1_dlmb_bram_if_cntlr_0 |         1|
|18    |design1_dlmb_v10_0           |         1|
|19    |design1_ilmb_bram_if_cntlr_0 |         1|
|20    |design1_ilmb_v10_0           |         1|
|21    |design1_lmb_bram_0           |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design1_BinToBCD16_0_0       |     1|
|2     |design1_ClockDivider_0_1     |     1|
|3     |design1_EightDispControl_0_0 |     1|
|4     |design1_axi_gpio_0_0         |     1|
|5     |design1_blk_mem_gen_0_1      |     1|
|6     |design1_c_counter_binary_0_0 |     1|
|7     |design1_clk_wiz_1_0          |     1|
|8     |design1_dlmb_bram_if_cntlr_0 |     1|
|9     |design1_dlmb_v10_0           |     1|
|10    |design1_ilmb_bram_if_cntlr_0 |     1|
|11    |design1_ilmb_v10_0           |     1|
|12    |design1_lmb_bram_0           |     1|
|13    |design1_mdm_1_0              |     1|
|14    |design1_microblaze_0_0       |     1|
|15    |design1_rst_clk_wiz_1_100M_0 |     1|
|16    |design1_xbar_0               |     1|
|17    |design1_xlconstant_0_0       |     1|
|18    |design1_xlslice_0_1          |     1|
|19    |design1_xlslice_0_2          |     1|
|20    |design1_xlslice_0_3          |     1|
|21    |design1_xlslice_0_4          |     1|
|22    |IBUF                         |     2|
|23    |OBUF                         |    19|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1213|
|2     |  design1_i                   |design1                              |  1192|
|3     |    microblaze_0_axi_periph   |design1_microblaze_0_axi_periph_0    |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_INJ5MJ |   494|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:21 . Memory (MB): peak = 672.469 ; gain = 462.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 672.469 ; gain = 111.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 672.469 ; gain = 462.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 115 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 672.469 ; gain = 407.137
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.runs/synth_1/design1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 672.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 21 12:31:33 2017...
