read -sv run_verilog_mid/adder_32b_11_72_707b83657ec2c047c5f39bdc1f09288d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_72_707b83657ec2c047c5f39bdc1f09288d_yosys.v
