---
id: reference
title: Reference
sidebar_position: 1
hide_table_of_contents: true
---
import siteConfig from '@site/docusaurus.config'; 

# ISA Specifications

These are the current, published versions of the ISA specifications.  See the “More…” links for details on each specification such as community details, source repositories, recently ratified extensions, older versions, and project archives.

<Columns className='padding--lg margin-bottom-xl' > 
	<Column className="text--center col--5">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>Unprivileged Architecture</h3>
		    </CardHeader>
		    <CardBody>
		      ISA Volume I
		      <br></br>Version: 20250508    Date: May 2025
		    </CardBody>
		    <CardFooter>
		    	{/*<a href={`${siteConfig.baseUrl}docs/reference/isa/unpriv/intro.html`}>
		    	<button className='button button--secondary button--block'>Version: May 2024</button>
		    	</a>*/}
		    	<a href={`${siteConfig.baseUrl}docs/reference/isa/unpriv/intro.html`}> HTML </a>
		    	| 
		    	<a href={`${siteConfig.baseUrl}pdf/unpriv-isa-asciidoc.pdf`} target="_blank">PDF</a>
		    	|
		    	<a href={`${siteConfig.baseUrl}docs/spec/isa1`}>More ...</a>
		    </CardFooter>
	  	</Card>
	</Column>

	<Column className="text--center col--5">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>Privileged Architecture</h3>
		    </CardHeader>
		    <CardBody>
		      ISA Volume II
		      <br></br>Version: 20250508    Date: May 2025
		    </CardBody>
		    <CardFooter>
		    	{/*<a href={`${siteConfig.baseUrl}docs/reference/isa/priv/priv-intro.html`}>
		    	<button className='button button--secondary button--block'>Version: May 2024</button>
		  		</a>*/}
		  		<a href={`${siteConfig.baseUrl}docs/reference/isa/priv/priv-intro.html`}> HTML </a>
		    	| 
		    	<a href={`${siteConfig.baseUrl}pdf/priv-isa-asciidoc.pdf`} target="_blank">PDF</a>
		    	|
		    	<a href={`${siteConfig.baseUrl}docs/spec/isa2`}>More ...</a>
		    </CardFooter>
	  	</Card>
	</Column>
</Columns>

:::note
Extensions that are ratified, but not yet included in the full specifications, can be found on the [RISC-V Ratified Extensions](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154732/Ratified+Extensions) page.
:::

---
## Profiles

These are the current, published versions of the Profiles specifications. See the “More…” links for details on each specification such as community details, source repositories, and older versions.


<Columns className='padding--lg margin-bottom-xl'> 
	<Column className="text--center col--4">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>RVA23 Profile</h3>
		    </CardHeader>
		    <CardBody>
		      Focused on Servers and application class processors.
		      <br></br>Version: 1.0 Date: October 2024
		    </CardBody>
		    <CardFooter>
		    	{/*<a href={`${siteConfig.baseUrl}docs/spec/profiles/rva23`}>
		    	<button className='button button--secondary button--block'>Version: October 2024</button>
		    	</a>*/}
		    	<a href={`${siteConfig.baseUrl}pdf/rva23-profile.pdf`} target="_blank"> PDF </a>
		    	| 
		    	<a href={`${siteConfig.baseUrl}docs/spec/profiles/rva23`}>More ...</a>
		    </CardFooter>
	  	</Card>
	</Column>

	<Column className="text--center col--4">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>RVB23 Profile</h3>
		    </CardHeader>
		    <CardBody>
		      Focused on Edge embedded Devices.
		      <br></br>Version: 1.0 Date: October 2024
		    </CardBody>
		    <CardFooter>
		    	{/*<a href={`${siteConfig.baseUrl}docs/spec/profiles/rvb23`}>
		    	<button className='button button--secondary button--block'>Version: October 2024</button>
		  		</a>*/}
		  		<a href={`${siteConfig.baseUrl}pdf/rvb23-profile.pdf`} target="_blank"> PDF </a>
		    	| 
		    	<a href={`${siteConfig.baseUrl}docs/spec/profiles/rvb23`}>More ...</a>
		    </CardFooter>
	  	</Card>
	</Column>

		<Column className="text--center col--4">
	    <Card shadow='tl'>
		    <CardHeader>
		      <h3>RISC-V Profiles</h3>
		    </CardHeader>
		    <CardBody>
		      The older profiles. <br></br>Archived for historical purposes
		      <br></br>Version: 1.0 Date: March 2023
		    </CardBody>
		    <CardFooter>
		    	{/*<a href={`${siteConfig.baseUrl}docs/spec/profiles/riscv-profiles`}>
		    	<button className='button button--secondary button--block'>Version: March 2023</button>
		  		</a>*/}
		  		<a href={`${siteConfig.baseUrl}pdf/RISC-V_Profiles2024-12-02.pdf`} target="_blank"> PDF </a>
		    	| 
		    	<a href={`${siteConfig.baseUrl}docs/spec/profiles/riscv-profiles`}>More ...</a>
		    </CardFooter>
	  	</Card>
	</Column>
</Columns>

---

# Non-ISA  Hardware Specifications

These are the current, published versions of the non-ISA hardware specifications.  See the “More…” links for details on each specification such as community details, source repositories, and older versions.

|   | Version | Published | Updated |
| :---- | :---: | :---: | ----- |
| **RISC-V Advanced Interrupt Architecture** Describes an Advanced Interrupt Architecture for RISC-V systems.  <br></br>[PDF](https://drive.google.com/file/d/16life2Y5u7Plebbl4v1fFM1-NK-KHw0Y/view?usp=sharing) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/806289428) | 1.0 | June 2023 |   |
| **RISC-V IOMMU Architecture Specification**  Describes an Input-Output Memory Management Unit (IOMMU) that connects direct-memory-access-capable Input/Output (I/O) devices to system memory.  <br></br>[PDF](https://drive.google.com/file/d/1kVapIJPXUUNFQv_yauCDgtWzMvpgh6C2/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/806617089) | 1.0 | June 2023 | August 2025 |
| **RISC-V Platform-Level Interrupt Controller Specification** Delineates the operational parameters for a platform-level interrupt controller on RISC-V.  <br></br>[PDF](https://drive.google.com/file/d/1at94PNJl4v2eAsKIwKOsZWBxsVcY2U2F/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/806617106) | 1.0.0 | February 2023 |   |
| **RISC-V Server SOC Specification** Defines a standardized set of capabilities that portable system software such as operating systems and hypervisors, can rely on being present in a RISC-V server SoC.  <br></br>[PDF](https://drive.google.com/file/d/1KjewRE0NltEmbKOz7YlgOsTF51lZ6aPL/view?usp=sharing) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/806617123) | 1.0 | February 2025 |   |

:::note
If you do not see a specification in the above table, visit the RISC-V GitHub [riscv-non-isa](https://github.com/riscv-non-isa) organization to see a complete list of all specifications which have been developed or are presently under development.
:::

# Software Specifications

These are the current, published versions of the software specifications.  Prior published versions can be found on the [RISC-V Technical Specifications Archive page](https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154899).

## Debug, Trace, RAS

|   | Version | Published | Updated |
| :---- | :---: | :---: | :---: |
| **Efficient Trace for RISC-V** Specifies the signals between the RISC-V core and the encoder, compressed branch trace algorithm, and the packet format used to encapsulate the compressed branch trace information to implement processor tracing.  <br></br>[PDF](https://drive.google.com/file/d/1iijHsZB7YXW0A2HuuzHo5QTZSKrO_KbW/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926657) | 2.0 | June 2022 | June 2025 |
| **RISC-V Capacity and Bandwidth QoS Register Interface** Specifies: QoS identifiers to identify workloads that originate requests to the shared resources. Access-type identifiers to accompany request to access a shared resource to allow differentiated treatment of each access-type. Register interface for capacity allocation in controllers such as shared caches, directories, etc. Register interface for capacity usage monitoring. Register interface for bandwidth allocation in controllers such as interconnect and memorycontrollers. Register interface for bandwidth usage monitoring.  <br></br>[PDF](https://drive.google.com/file/d/1XSKqg6MXEmRdpdUYLj-Q03kZD6TDQhtu/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809697292) | 1.0 | June 2024 |   |
| **The RISC-V Debug Specification** Outlines a standard architecture for debug support on RISC-V hardware platforms. This architecture allows a variety of implementations and tradeoffs, which is complementary to the wide range of RISC-V implementations. At the same time, this specification defines common interfaces to allow debugging tools and components to target a variety of hardware platforms based on the RISC-V ISA.  <br></br>[PDF](https://drive.google.com/file/d/1h_f9NgB_8m2fS6uCnKP1Oho-3x1MpBEl/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926674) | 1.0 | February 2025 |   |
| **RISC-V N-Trace (Nexus-based Trace)** Implements the IEEE-5001 Nexus Standard tailored to support the trace of RISC-V ISA cores, harts and SoC/MCU designs.  <br></br>[PDF](https://drive.google.com/file/d/1UXFptcTjd5akPhKRtn0onBC6t53O61qU/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926691) | 1.0 | November 2024 |   |
| **RISC-V RERI Architecture Specification** Augments Reliability, Availability, and Serviceability (RAS) features in the SoC with a standard mechanism for reporting errors by means of a memory-mapped register interface to enable error reporting. Additionally, this specification supports software-initiated error logging, reporting, and testing of RAS handlers. Lastly, this specification provides maximal flexibility to implement error handling and coexists with RAS frameworks defined by other standards such as PCIe and CXL.  <br></br>[PDF](https://drive.google.com/file/d/19gMRFbWDrfDZKyqoO3iFkySPvKpxm26a/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809697310) | 1.0 | May 2024 |   |
| **RISC-V Trace Connectors** Adds trace signals to connectors described in [RISC-V External Debug Support](https://riscv.atlassian.net/wiki/spaces/HOME/pages/805568530/RISC-V+Technical+Specifications+Proposed#The-RISC-V-Debug-Specification) and provides a small, optional extension to connectors described in  and MIPI Debug & Trace Connectors Recommendations White Paper, Version 1.20, 2 July 2021\.  <br></br>[PDF](https://drive.google.com/file/d/1SMypv0CUL338L-sURMyJuO60WZ7oDi9V/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057729) | 1.0 | November 2024 |   |
| **RISC-V Trace Control Interface** Presents a standardized control interface for RISC-V trace infrastructure (such as trace encoders, trace funnels, trace sinks) for the [Efficient Trace for RISC-V](https://riscv.atlassian.net/wiki/spaces/HOME/pages/805568530/RISC-V+Technical+Specifications+Proposed#Efficient-Trace-for-RISC-V) specification and for the [RISC-V N-Trace (Nexus-based Trace)](https://riscv.atlassian.net/wiki/spaces/HOME/pages/805568530/RISC-V+Technical+Specifications+Proposed#RISC-V-N-Trace-\(Nexus-based-Trace\)) specification. Standardized control interface allows trace control software development tools to be used interchangeably with any RISC-V device implementing processor and/or data trace.  <br></br>[PDF](https://drive.google.com/file/d/1ZQvU1WNamY5EHGum4yP1z-WmPrcxH2b8/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057747) | 1.0 | November 2024 |   |
| **Unformatted Trace & Diagnostic Data Packet Encapsulation for RISC-V** Defines an encapsulation format suitable for use with a variety of transport mechanisms, including but not limited to AMBA Advanced Trace Bus (ATB) and Siemens' Messaging Infrastructure.  <br></br>[PDF](https://drive.google.com/file/d/1R-_koXIpdb9_qW6jpz74TSnNXOfJGhfn/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057766) | 1.0 | June 2024 |   |

## Platform Software Specifications

|   | Version | Published | Updated |
| :---- | :---: | :---: | ----- |
| **RISC-V Boot and Runtime Services Specification (BRS)** Defines a standardized set of software capabilities, that portable system software, such as operating systems and hypervisors, can rely on being present in an implementation to utilize in acts of device discovery, OS boot and hand-off, system management, and other operations.  <br></br>[PDF](https://drive.google.com/file/d/1ZvEa5AX3j7FXmXW5H1chIMVkyjJGmFmh/view?usp=sharing) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926709) | 1.0 | August 2025 |   |
| **RISC-V Functional Fixed Hardware Specification** Provides additional system specification for RISC-V systems which use Advanced Configuration and Power Interface (ACPI), specifically for some ACPI object fields of type “Resource Descriptor”.  <br></br>[PDF](https://drive.google.com/file/d/1XzlA0LE4N5_47wJXsU3aqyD69pHGvdcL/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057786) | 1.0.1 | January 2024 | October 2024 |
| **RISC-V IO Mapping Table Specification** Provides information about the RISC-V IOMMU and the relationship between the IO topology and the IOMMU in ACPI based RISC-V platforms. The RIMT identifies which components are behind IOMMU and how they are connected together.  <br></br>[PDF](https://drive.google.com/file/d/1sxQ3iQ1l5Jgq9tukvGMnucRUvY16s8zN/view?usp=sharing) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/809926726) | 1.0 | March 2025 |   |
| **RISC-V Platform Management Interface Specification (RPMI)** Describes an OS-agnostic, firmware-agnostic, scalable and extensible interface for platform management and control from dedicated microcontrollers (also referred to as platform microcontroller or PuC).  <br></br>[PDF](https://drive.google.com/file/d/1DeN7MZcH4ER7dTIQnmCjTx2PafxkuGVU/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057803) | 1.0 | July 2025 |   |
| **RISC-V Semihosting** Defines the semihosting binary interface for RISC-V platforms.  <br></br>[PDF](https://drive.google.com/file/d/1qu74D4_EmjGmc03qzfQ7Pf4g6m0fOtcD/view?usp=sharing) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057820) | 1.0 | February 2025 |   |
| **RISC-V Supervisor Binary Interface Specification** The RISC-V Supervisor Binary Interface, allows supervisor-mode (S-mode or VS-mode) software to be portable across all RISC-V implementations by defining an abstraction for platform (or hypervisor) specific functionality. The design of the SBI follows the general RISC-V philosophy of having a small core along with a set of optional modular extensions. Version 3.0 adds PMU event information and base event type; new extensions for MPXY, DBTR, FWFT, and SSE; additional error codes; and clarifications in the set\_timer function and IPI and RFENCE error codes.  <br></br>[PDF](https://drive.google.com/file/d/1RHY5Gj0cDSrY5BlK6pGblZt03fDRF2-g/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057837) | 3.0.0 | July 2025 |   |
| **RISC-V UEFI Protocol Specification** Details all new UEFI protocols required only for RISC-V platforms.  <br></br>[PDF](https://drive.google.com/file/d/1rbQDRkoeJyqTKTI6tTCKw8zmh7T9dLUZ/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057854) | 1.0.0 | May 2022 |   |

## Application Enablement Specifications

|   | Version | Published | Updated |
| :---- | :---: | :---: | ----- |
| **RISC-V ABIs Specification** Provides the processor-specific application binary interface document for RISC-V.  <br></br>[PDF](https://drive.google.com/file/d/1Ja_Tpp_5Me583CGVD-BIZMlgGBnlKU4R/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057873) | 1.0 | November 2022 |   |
| **RISC-V Vector C Intrinsic Specification** Provide user interfaces in the C language level to directly leverage the RISC-V Vector Extensions with assistance from the compiler in handling instruction scheduling and register allocation. The intrinsics also free users from responsibility of maintaining the correct configuration settings for the vector instruction executions.  <br></br>[PDF](https://drive.google.com/file/d/1RTZi2iOLKzqaX95JCCnzwOm7iCIN3JEq/view?usp=drive_link) &#124; [More…](https://riscv.atlassian.net/wiki/spaces/HOME/pages/810057854) | 1.0 | April 2025 |   |

---

# Compatibility Test Framework

The RISC-V Architectural Compatibility Test Framework Version 3 (RISCOF version 1.X) is now available.

This framework compares two arbitrary models against each other using a reference signature (one of which should be a reference model) and automatically selects tests according to the model configuration.  Because the RISC-V ISA specification allows many architectural implementation choices, a tool (RISCV-CONFIG) has been created to describe implementation configurations.  The RISCOF Framework uses RISCV-CONFIG to select and configure tests.

The current test coverage includes RV\[32|64\]IMCFD\_Zb\*\_zK\*\_Zmmul\_Zicsr\_Zifencei (where \* means a lot of sub extensions).  Work continues to expand extensions supported and configurations covered.

More information can be found in the following locations

* Compatibility Test Framework (RISCOF) – [GitHub repository](https://github.com/riscv-software-src/riscof), [Documentation](https://riscof.readthedocs.io/en/latest/)  
* Test Framework Configuration Tool (RISCV-CONFIG) \- [GitHub repository](https://github.com/riscv-software-src/riscv-config),  [Documentation](https://riscv-config.readthedocs.io/en/latest/)  
* Architecture Compatibility Test suite (ACT) \- [GitHub repository](https://github.com/riscv/riscv-arch-test), [Test format specification](https://github.com/riscv-non-isa/riscv-arch-test/tree/main/spec)