{
  "Top": "nn_inference",
  "RtlTop": "nn_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "nn_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"input_img": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_img_address0",
          "name": "input_img_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_img_ce0",
          "name": "input_img_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_img_q0",
          "name": "input_img_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }},
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/thomas\/Desktop\/IP\/nn_inference.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top nn_inference -name nn_inference",
      "set_directive_top nn_inference -name nn_inference"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nn_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "65022"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nn_inference",
    "Version": "1.0",
    "DisplayName": "Nn_inference",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nn_inference_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/build_tools\/FPGA_AI\/src\/hls\/matmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_fp_input_img_V.vhd",
      "impl\/vhdl\/nn_inference_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_0.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_1.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_2.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_3.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_4.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_5.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_6.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_7.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_8.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_9.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_10.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_11.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_12.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_13.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_14.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_15.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_16.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_17.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_18.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_19.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_20.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_21.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_22.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_23.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_24.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_25.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_26.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_27.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_28.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_29.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_30.vhd",
      "impl\/vhdl\/nn_inference_layer3_weights_V_31.vhd",
      "impl\/vhdl\/nn_inference_mul_7s_32s_39_2_1.vhd",
      "impl\/vhdl\/nn_inference_mul_8s_32s_40_2_1.vhd",
      "impl\/vhdl\/nn_inference_mul_32s_32s_40_2_1.vhd",
      "impl\/vhdl\/nn_inference_mux_32_32_1_1.vhd",
      "impl\/vhdl\/nn_inference_temp_output2_0_V.vhd",
      "impl\/vhdl\/nn_inference_temp_output3_0_V.vhd",
      "impl\/vhdl\/nn_inference_temp_output_0_V.vhd",
      "impl\/vhdl\/nn_inference_weights_layer1_weights_V.vhd",
      "impl\/vhdl\/nn_inference_weights_layer2_weights_V.vhd",
      "impl\/vhdl\/nn_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nn_inference_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/nn_inference_fp_input_img_V.v",
      "impl\/verilog\/nn_inference_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_0.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_0_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_1.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_1_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_2.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_2_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_3.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_3_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_4.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_4_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_5.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_5_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_6.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_6_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_7.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_7_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_8.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_8_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_9.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_9_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_10.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_10_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_11.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_11_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_12.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_12_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_13.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_13_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_14.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_14_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_15.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_15_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_16.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_16_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_17.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_17_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_18.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_18_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_19.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_19_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_20.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_20_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_21.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_21_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_22.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_22_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_23.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_23_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_24.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_24_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_25.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_25_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_26.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_26_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_27.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_27_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_28.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_28_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_29.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_29_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_30.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_30_rom.dat",
      "impl\/verilog\/nn_inference_layer3_weights_V_31.v",
      "impl\/verilog\/nn_inference_layer3_weights_V_31_rom.dat",
      "impl\/verilog\/nn_inference_mul_7s_32s_39_2_1.v",
      "impl\/verilog\/nn_inference_mul_8s_32s_40_2_1.v",
      "impl\/verilog\/nn_inference_mul_32s_32s_40_2_1.v",
      "impl\/verilog\/nn_inference_mux_32_32_1_1.v",
      "impl\/verilog\/nn_inference_temp_output2_0_V.v",
      "impl\/verilog\/nn_inference_temp_output3_0_V.v",
      "impl\/verilog\/nn_inference_temp_output_0_V.v",
      "impl\/verilog\/nn_inference_weights_layer1_weights_V.v",
      "impl\/verilog\/nn_inference_weights_layer1_weights_V_rom.dat",
      "impl\/verilog\/nn_inference_weights_layer2_weights_V.v",
      "impl\/verilog\/nn_inference_weights_layer2_weights_V_rom.dat",
      "impl\/verilog\/nn_inference.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/nn_inference_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/nn_inference_ap_fpext_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/nn_inference.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/thomas\/Desktop\/ES\/miniProject\/HLS_project\/NN\/solution1\/.debug\/nn_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "nn_inference_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name nn_inference_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_inference_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name nn_inference_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_img_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"input_img_address0": "DATA"},
      "ports": ["input_img_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_img"
        }]
    },
    "input_img_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_img_q0": "DATA"},
      "ports": ["input_img_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_img"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "input_img_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_img_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_img_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "nn_inference"},
    "Info": {"nn_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"nn_inference": {
        "Latency": {
          "LatencyBest": "65022",
          "LatencyAvg": "65022",
          "LatencyWorst": "65022",
          "PipelineII": "65023",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.238"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_5_1",
            "TripCount": "768",
            "Latency": "774",
            "PipelineII": "1",
            "PipelineDepth": "8"
          },
          {
            "Name": "col_prod",
            "TripCount": "61440",
            "Latency": "61444",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "loop1",
            "TripCount": "80",
            "Latency": "87",
            "PipelineII": "1",
            "PipelineDepth": "9"
          },
          {
            "Name": "col_prod",
            "TripCount": "2560",
            "Latency": "2564",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "loop1",
            "TripCount": "32",
            "Latency": "39",
            "PipelineII": "1",
            "PipelineDepth": "9"
          },
          {
            "Name": "col",
            "TripCount": "16",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "20"
          },
          {
            "Name": "loop1",
            "TripCount": "16",
            "Latency": "23",
            "PipelineII": "1",
            "PipelineDepth": "9"
          },
          {
            "Name": "col",
            "TripCount": "3",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "11"
          },
          {
            "Name": "loop1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "35",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "12",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "19308",
          "AVAIL_FF": "106400",
          "UTIL_FF": "18",
          "LUT": "11732",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "22",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-11-21 15:54:31 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
