#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep  4 15:47:07 2024
# Process ID: 13140
# Current directory: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2136 C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.xpr
# Log file: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1166.488 ; gain = 403.965
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
Adding component instance block -- xilinx.com:module_ref:and_2:1.0 - and_2_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in1
Adding component instance block -- xilinx.com:module_ref:decimator:1.0 - decimator_0
Adding component instance block -- xilinx.com:module_ref:linear_mean:1.0 - linear_mean_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_fase
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_cuad
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - M_and_Nma
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_low
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_low
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished_and_decimator_method
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - adc_decimator_and_data_select
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - phaseDAC_and_phaseREF
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - datos_promediados
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_sen
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_cos
Adding component instance block -- xilinx.com:module_ref:and_2:1.0 - and_2_1
Adding component instance block -- xilinx.com:module_ref:delay_axi_streaming:1.0 - delay_axi_streaming_0
Adding component instance block -- xilinx.com:module_ref:delay_axi_streaming:1.0 - delay_axi_streaming_1
Adding component instance block -- xilinx.com:module_ref:start_signal_generator:1.0 - start_signal_generat_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_in_sim
Adding component instance block -- xilinx.com:module_ref:signal_processing_LI:1.0 - lock_in
Successfully read diagram <system> from block design file <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.926 ; gain = 29.051
regenerate_bd_layout
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1330.719 ; gain = 8.383
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Wed Sep  4 16:26:34 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Wed Sep  4 16:26:34 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:01:14 . Memory (MB): peak = 1598.391 ; gain = 267.672
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1746.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.738 ; gain = 1.578
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2426.738 ; gain = 1.578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2426.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2533.676 ; gain = 932.250
open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2566.871 ; gain = 33.195
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2691.953 ; gain = 7.516
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/register.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/register.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference register register_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
set_property name enable_reg [get_bd_cells register_0]
set_property location {2 1389 -213} [get_bd_cells enable_reg]
delete_bd_objs [get_bd_nets uP_control_Dout1]
connect_bd_net [get_bd_pins Control/enable_from_ctrl] [get_bd_pins enable_reg/d]
connect_bd_net [get_bd_pins enable_reg/q] [get_bd_pins DAC/aclken]
connect_bd_net [get_bd_pins enable_reg/q] [get_bd_pins decimator/enable]
connect_bd_net [get_bd_pins enable_reg/q] [get_bd_pins Fuente_datos/aclken]
connect_bd_net [get_bd_pins enable_reg/q] [get_bd_pins lock_in/enable_gral]
connect_bd_net [get_bd_pins enable_reg/reset_n] [get_bd_pins Control/reset_n_from_ctrl]
connect_bd_net [get_bd_pins enable_reg/clk] [get_bd_pins Fuente_datos/adc_clk]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block enable_reg .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Wed Sep  4 16:52:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Wed Sep  4 16:52:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:01:25 . Memory (MB): peak = 2701.746 ; gain = 0.000
regenerate_bd_layout
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Sep  4 17:09:51 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Wed Sep  4 17:09:51 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2701.746 ; gain = 0.000
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Wed Sep  4 17:23:12 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Wed Sep  4 17:23:13 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:01:24 . Memory (MB): peak = 2709.809 ; gain = 0.000
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2709.809 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Wed Sep  4 18:20:55 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Wed Sep  4 18:20:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:01:15 . Memory (MB): peak = 2709.809 ; gain = 0.000
update_module_reference system_start_signal_generat_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_start_signal_generat_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_start_signal_generat_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_start_signal_generat_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2729.215 ; gain = 19.152
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2729.215 ; gain = 0.000
connect_bd_net [get_bd_pins Fuente_datos/referencias/aclken] [get_bd_pins Fuente_datos/referencias/start_signal_generat_0/enable]
regenerate_bd_layout
connect_bd_net [get_bd_pins gpios_and_leds/drive_leds_0/signal_1] [get_bd_pins and_2_0/c]
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fuente_datos/referencias/start_signal_generat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Thu Sep  5 11:52:33 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Thu Sep  5 11:52:33 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:26 . Memory (MB): peak = 2729.215 ; gain = 0.000
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2730.480 ; gain = 1.266
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Thu Sep  5 12:58:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Thu Sep  5 12:58:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2730.480 ; gain = 0.000
update_module_reference system_start_signal_generat_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_start_signal_generat_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'enable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_start_signal_generat_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'enable' is not found on the upgraded version of the cell '/Fuente_datos/referencias/start_signal_generat_0'. Its connection to the net 'aclken_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_start_signal_generat_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2749.477 ; gain = 5.605
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Fuente_datos/referencias/start_signal_generat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Thu Sep  5 13:14:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Thu Sep  5 13:14:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:15 . Memory (MB): peak = 2765.992 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2765.992 ; gain = 0.000
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2765.992 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Thu Sep  5 13:53:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Thu Sep  5 13:53:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 2765.992 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/filtro_ma.v
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/filtro_ma_con_sync.v
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2765.992 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Sep  5 13:57:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Thu Sep  5 13:57:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 2765.992 ; gain = 0.000
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_signal_processing_LI_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_signal_processing_LI_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'bram_writer' [C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'data_stream' [C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/data_stream.v:2]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'bram_writer()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/bram_writer.v
Duplicate found at line 2 of file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/bram_writer.v
	(Active) Duplicate found at line 2 of file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/bram_writer_experimental.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'data_stream()' found in library 'xil_defaultlib'
Duplicate found at line 2 of file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/data_stream.v
	(Active) Duplicate found at line 2 of file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/data_stream.v
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Fuente_datos/referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/Fuente_datos/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Fuente_datos/referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/Fuente_datos/selector_data_in/finish_0
/Fuente_datos/selector_data_in/finish_1

Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Fuente_datos/selector_data_in/data_in_1'(14) to pin '/Fuente_datos/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block lock_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Control/uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /Fuente_datos/ADC/signal_split_0
[Thu Sep  5 14:01:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2781.887 ; gain = 0.375
launch_runs impl_1 -jobs 2
[Thu Sep  5 14:06:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Sep  5 14:06:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 17:13:46 2024...
