################################################
#                                              #
#  rgb2gray Encounter Input configuration file #
#                                              #
################################################
# fcampi@sfu.ca - Jul 2013

global rda_Input

set rda_Input(ui_netlisttype) {Verilog}
set rda_Input(ui_netlist) "./inputs/rgb2gray.ref.v"
set rda_Input(ui_timingcon_file) "./inputs/rgb2gray.sdc"

set rda_Input(ui_settop) {1}
set rda_Input(ui_topcell) "rgb2gray"

# Set path to timing library
set rda_Input(ui_timelib,min) "/ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_fast.lib"
set rda_Input(ui_timelib,max) "/ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib "


# Set path to physical library
set rda_Input(ui_leffile) "/ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef"
set rda_Input(ui_core_util) {0.60}

set rda_Input(ui_isHorTrackHalfPitch) {0}
set rda_Input(ui_isVerTrackHalfPitch) {1}
set rda_Input(ui_ioOri) {R0}

set rda_Input(ui_isOrigCenter) {0}
set rda_Input(ui_exc_net) {}
set rda_Input(ui_delay_limit) {1000}
set rda_Input(ui_net_delay) {500.0ps}
set rda_Input(ui_net_load) {0.5pf}
set rda_Input(ui_in_tran_delay) {120.0ps}
set rda_Input(ui_captbl_file) "/ensc/fac1/fcampi/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl"
set rda_Input(ui_cap_scale) {1.0}
set rda_Input(ui_xcap_scale) {1.0}
#set rda_Input(ui_res_scale) {1.0}
set rda_Input(ui_res_scale) {}
set rda_Input(ui_shr_scale) {1.0}
set rda_Input(ui_time_unit) {none}

# Specify names of power/ground nets
set rda_Input(ui_pwrnet) {VDD}
set rda_Input(ui_gndnet) {VSS}
set rda_Input(flip_first) {1}
set rda_Input(double_back) {1}
set rda_Input(assign_buffer) {0}
set rda_Input(ui_pg_connections) [list {PIN:VDD:} {PIN:VSS:} ]
set rda_Input(PIN:VDD:) {VDD}
set rda_Input(PIN:VSS:) {VSS}
