// Seed: 4024158557
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_9,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    output id_7,
    input id_8
);
  assign id_2[1'b0] = {1, 1'd0, (~id_0) + id_3, id_1, id_9, 1, id_3, id_4 - 1, id_5, 1};
endmodule
