Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id E5D36ABCDDA
	for <lists+qemu-devel@lfdr.de>; Tue, 20 May 2025 05:28:30 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uHDd9-0001jt-LS; Mon, 19 May 2025 23:27:03 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <wangran@bosc.ac.cn>)
 id 1uHDd6-0001jg-VN; Mon, 19 May 2025 23:27:00 -0400
Received: from out28-124.mail.aliyun.com ([115.124.28.124])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <wangran@bosc.ac.cn>)
 id 1uHDd4-0001L2-OX; Mon, 19 May 2025 23:27:00 -0400
Received: from 172.38.29.63(mailfrom:wangran@bosc.ac.cn
 fp:SMTPD_---.cv7.F1e_1747711601 cluster:ay29) by smtp.aliyun-inc.com;
 Tue, 20 May 2025 11:26:42 +0800
Message-ID: <b21b4c36-17cb-43f4-80ba-e6d8b034c35d@bosc.ac.cn>
Date: Tue, 20 May 2025 11:26:41 +0800
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
From: Ran Wang <wangran@bosc.ac.cn>
Subject: Re: [PATCH v4 0/2] riscv: Add Kunminghu CPU and platform
To: alistair23@gmail.com
Cc: 3543977024@qq.com, palmer@dabbelt.com, alistair.francis@wdc.com,
 liwei1518@gmail.com, dbarboza@ventanamicro.com,
 zhiwei_liu@linux.alibaba.com, qemu-riscv@nongnu.org, qemu-devel@nongnu.org,
 wangran@bosc.ac.cn
References: <20250425121750.311-1-wangran@bosc.ac.cn>
In-Reply-To: <20250425121750.311-1-wangran@bosc.ac.cn>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Received-SPF: pass client-ip=115.124.28.124; envelope-from=wangran@bosc.ac.cn;
 helo=out28-124.mail.aliyun.com
X-Spam_score_int: -28
X-Spam_score: -2.9
X-Spam_bar: --
X-Spam_report: (-2.9 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_NONE=-0.0001,
 RCVD_IN_MSPIKE_H5=-1, RCVD_IN_MSPIKE_WL=-0.01,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001,
 UNPARSEABLE_RELAY=0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hello Alistair,

Could you please comment?

I'd like to know if this version of patch set need any more work.

Thanks & Regards,

Ran

On 2025/4/25 20:17, Ran Wang wrote:
> This serial adds Xiangshan Kunminghu CPU and its FPGA prototype
> platform, which include UART, CLINT, IMSIC, and APLIC
> devices.
> 
> More details can be found at
> https://github.com/OpenXiangShan/XiangShan
> 
> Patches based on alistair/riscv-to-apply.next
> 
> Huang Borong (2):
>    target/riscv: Add BOSC's Xiangshan Kunminghu CPU
>    hw/riscv: Initial support for BOSC's Xiangshan Kunminghu FPGA
>      prototype
> 
>   MAINTAINERS                                 |   7 +
>   configs/devices/riscv64-softmmu/default.mak |   1 +
>   docs/system/riscv/xiangshan-kunminghu.rst   |  39 ++++
>   docs/system/target-riscv.rst                |   1 +
>   hw/riscv/Kconfig                            |   9 +
>   hw/riscv/meson.build                        |   1 +
>   hw/riscv/xiangshan_kmh.c                    | 220 ++++++++++++++++++++
>   include/hw/riscv/xiangshan_kmh.h            |  78 +++++++
>   target/riscv/cpu-qom.h                      |   1 +
>   target/riscv/cpu.c                          |  64 ++++++
>   10 files changed, 421 insertions(+)
>   create mode 100644 docs/system/riscv/xiangshan-kunminghu.rst
>   create mode 100644 hw/riscv/xiangshan_kmh.c
>   create mode 100644 include/hw/riscv/xiangshan_kmh.h
> 


