verilog xil_defaultlib --include "/home/skltmw05/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ec67/hdl" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/1b7e/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/122e/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/b205/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/fd26/hdl/verilog" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/7698" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/ee60/hdl" --include "../../../../SKL_ZED_Jan_04_full.gen/sources_1/bd/Zed_v1/ipshared/8713/hdl" \
"../../../bd/Zed_v1/ip/Zed_v1_xbar_0/sim/Zed_v1_xbar_0.v" \
"../../../bd/Zed_v1/ipshared/8711/hdl/PL_IO_TriggerCtrl_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/8711/hdl/PL_IO_TriggerCtrl_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_IO_TriggerCtrl_v1_0_0/sim/Zed_v1_PL_IO_TriggerCtrl_v1_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/sim/bd_2718.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_2718_ila_lib_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_1/bd_2718_g_inst_0_gigantic_mux.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_2718_g_inst_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_system_ila_0_0/sim/Zed_v1_system_ila_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_xlconstant_0_2/sim/Zed_v1_xlconstant_0_2.v" \
"../../../bd/Zed_v1/ipshared/9bc9/src/PL_ADC.v" \
"../../../bd/Zed_v1/ipshared/9bc9/src/PL_SPI_41B29.v" \
"../../../bd/Zed_v1/ipshared/9bc9/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v" \
"../../../bd/Zed_v1/ipshared/9bc9/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v" \
"../../../bd/Zed_v1/ipshared/9bc9/src/PL_SPI_ADC_MasterStream_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_PL_SPI_ADC_MasterStr_0_0/sim/Zed_v1_PL_SPI_ADC_MasterStr_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Zed_v1/ip/Zed_v1_clk_wiz_0_0/Zed_v1_clk_wiz_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_processing_system7_0_0/sim/Zed_v1_processing_system7_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_axis_data_fifo_0_0/sim/Zed_v1_axis_data_fifo_0_0.v" \
"../../../bd/Zed_v1/ipshared/1608/hdl/FDRE_v1_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_FDRE_0_0/sim/Zed_v1_FDRE_0_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_pc_0/sim/Zed_v1_auto_pc_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_s00_regslice_0/sim/Zed_v1_s00_regslice_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_s00_data_fifo_0/sim/Zed_v1_s00_data_fifo_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_pc_1/sim/Zed_v1_auto_pc_1.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_us_0/sim/Zed_v1_auto_us_0.v" \
"../../../bd/Zed_v1/ip/Zed_v1_auto_rs_0/sim/Zed_v1_auto_rs_0.v" \
"../../../bd/Zed_v1/sim/Zed_v1.v" \

verilog xil_defaultlib "glbl.v"

nosort
