\hypertarget{group___r_c_c_ex___s_a_i1___clock___source}{}\doxysection{RCCEx SAI1 Clock Source}
\label{group___r_c_c_ex___s_a_i1___clock___source}\index{RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}{RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSAI}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}{RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLI2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ece36510e9b2a797b0e62f35f3fe1b}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}{RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bddf80c972ba78461b0650b6ee34cc5}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}\label{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}} 
\index{RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_PIN@{RCC\_SAI1CLKSOURCE\_PIN}}
\index{RCC\_SAI1CLKSOURCE\_PIN@{RCC\_SAI1CLKSOURCE\_PIN}!RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SAI1CLKSOURCE\_PIN}{RCC\_SAI1CLKSOURCE\_PIN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PIN~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bddf80c972ba78461b0650b6ee34cc5}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL\+\_\+1}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00325}{325}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}\label{group___r_c_c_ex___s_a_i1___clock___source_ga0b1b38441bc359af567e8202e1b8480d}} 
\index{RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_PLLI2S@{RCC\_SAI1CLKSOURCE\_PLLI2S}}
\index{RCC\_SAI1CLKSOURCE\_PLLI2S@{RCC\_SAI1CLKSOURCE\_PLLI2S}!RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SAI1CLKSOURCE\_PLLI2S}{RCC\_SAI1CLKSOURCE\_PLLI2S}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLI2S~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ece36510e9b2a797b0e62f35f3fe1b}{RCC\+\_\+\+DCKCFGR1\+\_\+\+SAI1\+SEL\+\_\+0}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00324}{324}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}\label{group___r_c_c_ex___s_a_i1___clock___source_ga5dac6fab738e864e0ae930f7f853c223}} 
\index{RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}!RCC\_SAI1CLKSOURCE\_PLLSAI@{RCC\_SAI1CLKSOURCE\_PLLSAI}}
\index{RCC\_SAI1CLKSOURCE\_PLLSAI@{RCC\_SAI1CLKSOURCE\_PLLSAI}!RCCEx SAI1 Clock Source@{RCCEx SAI1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SAI1CLKSOURCE\_PLLSAI}{RCC\_SAI1CLKSOURCE\_PLLSAI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLLSAI~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00323}{323}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

