
STM32H743-DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007724  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013980  080079c0  080079c0  000089c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0801b340  0801b340  0001c340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0801b344  0801b344  0001c344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000074  24000000  0801b348  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00008c10  24000078  0801b3bc  0001d078  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  24008c88  0801b3bc  0001dc88  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0001d074  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002418b  00000000  00000000  0001d0a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00004484  00000000  00000000  0004122d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loclists 0001050d  00000000  00000000  000456b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001350  00000000  00000000  00055bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001d5f  00000000  00000000  00056f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ab91  00000000  00000000  00058c6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002545f  00000000  00000000  00093800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00179531  00000000  00000000  000b8c5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b3  00000000  00000000  00232190  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003c58  00000000  00000000  00232244  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000082  00000000  00000000  00235e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00000723  00000000  00000000  00235f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000030  00000000  00000000  00236641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000078 	.word	0x24000078
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080079a4 	.word	0x080079a4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400007c 	.word	0x2400007c
 80002d4:	080079a4 	.word	0x080079a4

080002d8 <__aeabi_drsub>:
 80002d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002dc:	e002      	b.n	80002e4 <__adddf3>
 80002de:	bf00      	nop

080002e0 <__aeabi_dsub>:
 80002e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002e4 <__adddf3>:
 80002e4:	b530      	push	{r4, r5, lr}
 80002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ee:	ea94 0f05 	teq	r4, r5
 80002f2:	bf08      	it	eq
 80002f4:	ea90 0f02 	teqeq	r0, r2
 80002f8:	bf1f      	itttt	ne
 80002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030a:	f000 80e2 	beq.w	80004d2 <__adddf3+0x1ee>
 800030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000316:	bfb8      	it	lt
 8000318:	426d      	neglt	r5, r5
 800031a:	dd0c      	ble.n	8000336 <__adddf3+0x52>
 800031c:	442c      	add	r4, r5
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	ea82 0000 	eor.w	r0, r2, r0
 800032a:	ea83 0101 	eor.w	r1, r3, r1
 800032e:	ea80 0202 	eor.w	r2, r0, r2
 8000332:	ea81 0303 	eor.w	r3, r1, r3
 8000336:	2d36      	cmp	r5, #54	@ 0x36
 8000338:	bf88      	it	hi
 800033a:	bd30      	pophi	{r4, r5, pc}
 800033c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000344:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800034c:	d002      	beq.n	8000354 <__adddf3+0x70>
 800034e:	4240      	negs	r0, r0
 8000350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000354:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000360:	d002      	beq.n	8000368 <__adddf3+0x84>
 8000362:	4252      	negs	r2, r2
 8000364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000368:	ea94 0f05 	teq	r4, r5
 800036c:	f000 80a7 	beq.w	80004be <__adddf3+0x1da>
 8000370:	f1a4 0401 	sub.w	r4, r4, #1
 8000374:	f1d5 0e20 	rsbs	lr, r5, #32
 8000378:	db0d      	blt.n	8000396 <__adddf3+0xb2>
 800037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800037e:	fa22 f205 	lsr.w	r2, r2, r5
 8000382:	1880      	adds	r0, r0, r2
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	fa03 f20e 	lsl.w	r2, r3, lr
 800038c:	1880      	adds	r0, r0, r2
 800038e:	fa43 f305 	asr.w	r3, r3, r5
 8000392:	4159      	adcs	r1, r3
 8000394:	e00e      	b.n	80003b4 <__adddf3+0xd0>
 8000396:	f1a5 0520 	sub.w	r5, r5, #32
 800039a:	f10e 0e20 	add.w	lr, lr, #32
 800039e:	2a01      	cmp	r2, #1
 80003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a4:	bf28      	it	cs
 80003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003aa:	fa43 f305 	asr.w	r3, r3, r5
 80003ae:	18c0      	adds	r0, r0, r3
 80003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b8:	d507      	bpl.n	80003ca <__adddf3+0xe6>
 80003ba:	f04f 0e00 	mov.w	lr, #0
 80003be:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003ce:	d31b      	bcc.n	8000408 <__adddf3+0x124>
 80003d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003d4:	d30c      	bcc.n	80003f0 <__adddf3+0x10c>
 80003d6:	0849      	lsrs	r1, r1, #1
 80003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e0:	f104 0401 	add.w	r4, r4, #1
 80003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003ec:	f080 809a 	bcs.w	8000524 <__adddf3+0x240>
 80003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003f4:	bf08      	it	eq
 80003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fa:	f150 0000 	adcs.w	r0, r0, #0
 80003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000402:	ea41 0105 	orr.w	r1, r1, r5
 8000406:	bd30      	pop	{r4, r5, pc}
 8000408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800040c:	4140      	adcs	r0, r0
 800040e:	eb41 0101 	adc.w	r1, r1, r1
 8000412:	3c01      	subs	r4, #1
 8000414:	bf28      	it	cs
 8000416:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800041a:	d2e9      	bcs.n	80003f0 <__adddf3+0x10c>
 800041c:	f091 0f00 	teq	r1, #0
 8000420:	bf04      	itt	eq
 8000422:	4601      	moveq	r1, r0
 8000424:	2000      	moveq	r0, #0
 8000426:	fab1 f381 	clz	r3, r1
 800042a:	bf08      	it	eq
 800042c:	3320      	addeq	r3, #32
 800042e:	f1a3 030b 	sub.w	r3, r3, #11
 8000432:	f1b3 0220 	subs.w	r2, r3, #32
 8000436:	da0c      	bge.n	8000452 <__adddf3+0x16e>
 8000438:	320c      	adds	r2, #12
 800043a:	dd08      	ble.n	800044e <__adddf3+0x16a>
 800043c:	f102 0c14 	add.w	ip, r2, #20
 8000440:	f1c2 020c 	rsb	r2, r2, #12
 8000444:	fa01 f00c 	lsl.w	r0, r1, ip
 8000448:	fa21 f102 	lsr.w	r1, r1, r2
 800044c:	e00c      	b.n	8000468 <__adddf3+0x184>
 800044e:	f102 0214 	add.w	r2, r2, #20
 8000452:	bfd8      	it	le
 8000454:	f1c2 0c20 	rsble	ip, r2, #32
 8000458:	fa01 f102 	lsl.w	r1, r1, r2
 800045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000460:	bfdc      	itt	le
 8000462:	ea41 010c 	orrle.w	r1, r1, ip
 8000466:	4090      	lslle	r0, r2
 8000468:	1ae4      	subs	r4, r4, r3
 800046a:	bfa2      	ittt	ge
 800046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000470:	4329      	orrge	r1, r5
 8000472:	bd30      	popge	{r4, r5, pc}
 8000474:	ea6f 0404 	mvn.w	r4, r4
 8000478:	3c1f      	subs	r4, #31
 800047a:	da1c      	bge.n	80004b6 <__adddf3+0x1d2>
 800047c:	340c      	adds	r4, #12
 800047e:	dc0e      	bgt.n	800049e <__adddf3+0x1ba>
 8000480:	f104 0414 	add.w	r4, r4, #20
 8000484:	f1c4 0220 	rsb	r2, r4, #32
 8000488:	fa20 f004 	lsr.w	r0, r0, r4
 800048c:	fa01 f302 	lsl.w	r3, r1, r2
 8000490:	ea40 0003 	orr.w	r0, r0, r3
 8000494:	fa21 f304 	lsr.w	r3, r1, r4
 8000498:	ea45 0103 	orr.w	r1, r5, r3
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f1c4 040c 	rsb	r4, r4, #12
 80004a2:	f1c4 0220 	rsb	r2, r4, #32
 80004a6:	fa20 f002 	lsr.w	r0, r0, r2
 80004aa:	fa01 f304 	lsl.w	r3, r1, r4
 80004ae:	ea40 0003 	orr.w	r0, r0, r3
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	fa21 f004 	lsr.w	r0, r1, r4
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f094 0f00 	teq	r4, #0
 80004c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004c6:	bf06      	itte	eq
 80004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004cc:	3401      	addeq	r4, #1
 80004ce:	3d01      	subne	r5, #1
 80004d0:	e74e      	b.n	8000370 <__adddf3+0x8c>
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf18      	it	ne
 80004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004dc:	d029      	beq.n	8000532 <__adddf3+0x24e>
 80004de:	ea94 0f05 	teq	r4, r5
 80004e2:	bf08      	it	eq
 80004e4:	ea90 0f02 	teqeq	r0, r2
 80004e8:	d005      	beq.n	80004f6 <__adddf3+0x212>
 80004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ee:	bf04      	itt	eq
 80004f0:	4619      	moveq	r1, r3
 80004f2:	4610      	moveq	r0, r2
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	ea91 0f03 	teq	r1, r3
 80004fa:	bf1e      	ittt	ne
 80004fc:	2100      	movne	r1, #0
 80004fe:	2000      	movne	r0, #0
 8000500:	bd30      	popne	{r4, r5, pc}
 8000502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000506:	d105      	bne.n	8000514 <__adddf3+0x230>
 8000508:	0040      	lsls	r0, r0, #1
 800050a:	4149      	adcs	r1, r1
 800050c:	bf28      	it	cs
 800050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000512:	bd30      	pop	{r4, r5, pc}
 8000514:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000518:	bf3c      	itt	cc
 800051a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800051e:	bd30      	popcc	{r4, r5, pc}
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000528:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800052c:	f04f 0000 	mov.w	r0, #0
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000536:	bf1a      	itte	ne
 8000538:	4619      	movne	r1, r3
 800053a:	4610      	movne	r0, r2
 800053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000540:	bf1c      	itt	ne
 8000542:	460b      	movne	r3, r1
 8000544:	4602      	movne	r2, r0
 8000546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054a:	bf06      	itte	eq
 800054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000550:	ea91 0f03 	teqeq	r1, r3
 8000554:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000558:	bd30      	pop	{r4, r5, pc}
 800055a:	bf00      	nop

0800055c <__aeabi_ui2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000570:	f04f 0500 	mov.w	r5, #0
 8000574:	f04f 0100 	mov.w	r1, #0
 8000578:	e750      	b.n	800041c <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_i2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000590:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000594:	bf48      	it	mi
 8000596:	4240      	negmi	r0, r0
 8000598:	f04f 0100 	mov.w	r1, #0
 800059c:	e73e      	b.n	800041c <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_f2d>:
 80005a0:	0042      	lsls	r2, r0, #1
 80005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ae:	bf1f      	itttt	ne
 80005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005bc:	4770      	bxne	lr
 80005be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005c2:	bf08      	it	eq
 80005c4:	4770      	bxeq	lr
 80005c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ca:	bf04      	itt	eq
 80005cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d0:	4770      	bxeq	lr
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e0:	e71c      	b.n	800041c <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_ul2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	e00a      	b.n	800060a <__aeabi_l2d+0x16>

080005f4 <__aeabi_l2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000602:	d502      	bpl.n	800060a <__aeabi_l2d+0x16>
 8000604:	4240      	negs	r0, r0
 8000606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800060e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000616:	f43f aed8 	beq.w	80003ca <__adddf3+0xe6>
 800061a:	f04f 0203 	mov.w	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000632:	f1c2 0320 	rsb	r3, r2, #32
 8000636:	fa00 fc03 	lsl.w	ip, r0, r3
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000642:	ea40 000e 	orr.w	r0, r0, lr
 8000646:	fa21 f102 	lsr.w	r1, r1, r2
 800064a:	4414      	add	r4, r2
 800064c:	e6bd      	b.n	80003ca <__adddf3+0xe6>
 800064e:	bf00      	nop

08000650 <SDRAM_InitSequence>:
  * @brief  对SDRAM芯片进行初始化配置
  * @param  None. 
  * @retval None.
  */
void SDRAM_InitSequence(void)
{
 8000650:	b510      	push	{r4, lr}
  uint32_t tmpr = 0;
  
/* Step 3 --------------------------------------------------------------------*/
  /* 配置命令：开启提供给SDRAM的时钟 */
  Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8000652:	2300      	movs	r3, #0
 8000654:	4c26      	ldr	r4, [pc, #152]	@ (80006f0 <SDRAM_InitSequence+0xa0>)
 8000656:	2001      	movs	r0, #1
 8000658:	2110      	movs	r1, #16
 800065a:	2201      	movs	r2, #1
{
 800065c:	b082      	sub	sp, #8
  Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 800065e:	e9c4 0100 	strd	r0, r1, [r4]
 8000662:	e9c4 2302 	strd	r2, r3, [r4, #8]
  Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
  Command.AutoRefreshNumber = 1;
  Command.ModeRegisterDefinition = 0;
/* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8000666:	4621      	mov	r1, r4
 8000668:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800066c:	4821      	ldr	r0, [pc, #132]	@ (80006f4 <SDRAM_InitSequence+0xa4>)
 800066e:	f005 fe59 	bl	8006324 <HAL_SDRAM_SendCommand>
  for(index = (100000 * nCount); index != 0; index--)
 8000672:	4b21      	ldr	r3, [pc, #132]	@ (80006f8 <SDRAM_InitSequence+0xa8>)
  __IO uint32_t index = 0; 
 8000674:	2200      	movs	r2, #0
 8000676:	9201      	str	r2, [sp, #4]
  for(index = (100000 * nCount); index != 0; index--)
 8000678:	9301      	str	r3, [sp, #4]
 800067a:	9b01      	ldr	r3, [sp, #4]
 800067c:	b12b      	cbz	r3, 800068a <SDRAM_InitSequence+0x3a>
 800067e:	9b01      	ldr	r3, [sp, #4]
 8000680:	3b01      	subs	r3, #1
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	9b01      	ldr	r3, [sp, #4]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1f9      	bne.n	800067e <SDRAM_InitSequence+0x2e>
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  SDRAM_delay(1);
    
/* Step 5 --------------------------------------------------------------------*/
  /* 配置命令：对所有的bank预充电 */ 
  Command.CommandMode = FMC_SDRAM_CMD_PALL;
 800068a:	2300      	movs	r3, #0
 800068c:	2002      	movs	r0, #2
 800068e:	2110      	movs	r1, #16
 8000690:	2201      	movs	r2, #1
 8000692:	e9c4 0100 	strd	r0, r1, [r4]
 8000696:	e9c4 2302 	strd	r2, r3, [r4, #8]
  Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
  Command.AutoRefreshNumber = 1;
  Command.ModeRegisterDefinition = 0;
/* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);   
 800069a:	4915      	ldr	r1, [pc, #84]	@ (80006f0 <SDRAM_InitSequence+0xa0>)
 800069c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006a0:	4814      	ldr	r0, [pc, #80]	@ (80006f4 <SDRAM_InitSequence+0xa4>)
 80006a2:	f005 fe3f 	bl	8006324 <HAL_SDRAM_SendCommand>
  
/* Step 6 --------------------------------------------------------------------*/
  /* 配置命令：自动刷新 */   
  Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80006a6:	2300      	movs	r3, #0
 80006a8:	2003      	movs	r0, #3
 80006aa:	2110      	movs	r1, #16
 80006ac:	2204      	movs	r2, #4
 80006ae:	e9c4 0100 	strd	r0, r1, [r4]
 80006b2:	e9c4 2302 	strd	r2, r3, [r4, #8]
  Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
  Command.AutoRefreshNumber = 4;
  Command.ModeRegisterDefinition = 0;
 /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80006b6:	490e      	ldr	r1, [pc, #56]	@ (80006f0 <SDRAM_InitSequence+0xa0>)
 80006b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006bc:	480d      	ldr	r0, [pc, #52]	@ (80006f4 <SDRAM_InitSequence+0xa4>)
 80006be:	f005 fe31 	bl	8006324 <HAL_SDRAM_SendCommand>
                   SDRAM_MODEREG_CAS_LATENCY_3           |
                   SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                   SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  /* 配置命令：设置SDRAM寄存器 */
  Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 80006c2:	f240 2331 	movw	r3, #561	@ 0x231
 80006c6:	2004      	movs	r0, #4
 80006c8:	2110      	movs	r1, #16
 80006ca:	2201      	movs	r2, #1
 80006cc:	e9c4 0100 	strd	r0, r1, [r4]
 80006d0:	e9c4 2302 	strd	r2, r3, [r4, #8]
  Command.CommandTarget = FMC_COMMAND_TARGET_BANK;
  Command.AutoRefreshNumber = 1;
  Command.ModeRegisterDefinition = tmpr;
  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80006d4:	4906      	ldr	r1, [pc, #24]	@ (80006f0 <SDRAM_InitSequence+0xa0>)
 80006d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <SDRAM_InitSequence+0xa4>)
 80006dc:	f005 fe22 	bl	8006324 <HAL_SDRAM_SendCommand>

  /* 设置刷新计数器 */
  /* (7.8125 us x Freq) - 20 */
	/* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, 824); 
 80006e0:	f44f 714e 	mov.w	r1, #824	@ 0x338
 80006e4:	4803      	ldr	r0, [pc, #12]	@ (80006f4 <SDRAM_InitSequence+0xa4>)

}
 80006e6:	b002      	add	sp, #8
 80006e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, 824); 
 80006ec:	f005 be3a 	b.w	8006364 <HAL_SDRAM_ProgramRefreshRate>
 80006f0:	24000098 	.word	0x24000098
 80006f4:	2400894c 	.word	0x2400894c
 80006f8:	000186a0 	.word	0x000186a0

080006fc <chorusInit>:
 *      Author: spencer
 */

#include "chorus.h"

void chorusInit(chorus *c, uint32_t baseDelay, float32_t wetness, float32_t depth, float32_t rate, uint32_t frameLength, uint32_t sampleRate) {
 80006fc:	b538      	push	{r3, r4, r5, lr}
 80006fe:	ed2d 8b02 	vpush	{d8}
    c->baseDelay = baseDelay;
    c->wetness = wetness;
    c->depth = depth;
    c->rate = rate;
    c->G_fb = 0.5f;
    c->G_ff = 1.0f;
 8000702:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0

    // Compute a suitable delay buffer size:
    uint32_t size1 = frameLength * 5;
    uint32_t size2 = (uint32_t)(ceilf((float32_t)baseDelay * (1.0f + depth)) * 2);
 8000706:	ee07 1a90 	vmov	s15, r1
void chorusInit(chorus *c, uint32_t baseDelay, float32_t wetness, float32_t depth, float32_t rate, uint32_t frameLength, uint32_t sampleRate) {
 800070a:	4694      	mov	ip, r2
    uint32_t size1 = frameLength * 5;
 800070c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    uint32_t size2 = (uint32_t)(ceilf((float32_t)baseDelay * (1.0f + depth)) * 2);
 8000710:	eef8 7a67 	vcvt.f32.u32	s15, s15
void chorusInit(chorus *c, uint32_t baseDelay, float32_t wetness, float32_t depth, float32_t rate, uint32_t frameLength, uint32_t sampleRate) {
 8000714:	ee08 3a10 	vmov	s16, r3
    uint32_t size2 = (uint32_t)(ceilf((float32_t)baseDelay * (1.0f + depth)) * 2);
 8000718:	ee30 7aa8 	vadd.f32	s14, s1, s17
    c->bufferSize = (size1 > size2) ? size1 : size2;
    if (c->bufferSize < frameLength) {
 800071c:	4562      	cmp	r2, ip
    c->G_fb = 0.5f;
 800071e:	f04f 557c 	mov.w	r5, #1056964608	@ 0x3f000000
void chorusInit(chorus *c, uint32_t baseDelay, float32_t wetness, float32_t depth, float32_t rate, uint32_t frameLength, uint32_t sampleRate) {
 8000722:	4604      	mov	r4, r0
    if (c->bufferSize < frameLength) {
 8000724:	bf38      	it	cc
 8000726:	4662      	movcc	r2, ip
    c->baseDelay = baseDelay;
 8000728:	6001      	str	r1, [r0, #0]
    uint32_t size2 = (uint32_t)(ceilf((float32_t)baseDelay * (1.0f + depth)) * 2);
 800072a:	ee67 7a87 	vmul.f32	s15, s15, s14
    c->G_fb = 0.5f;
 800072e:	6105      	str	r5, [r0, #16]
    c->wetness = wetness;
 8000730:	ed80 0a01 	vstr	s0, [r0, #4]
        c->bufferSize = frameLength;
    }

    // Allocate the delay buffers (mono processing)
    c->inDelayed = (float32_t *)malloc(c->bufferSize * sizeof(float32_t));
 8000734:	2101      	movs	r1, #1
    c->depth = depth;
 8000736:	edc0 0a02 	vstr	s1, [r0, #8]
    uint32_t size2 = (uint32_t)(ceilf((float32_t)baseDelay * (1.0f + depth)) * 2);
 800073a:	fefa 7a67 	vrintp.f32	s15, s15
 800073e:	ee77 7aa7 	vadd.f32	s15, s15, s15
    c->rate = rate;
 8000742:	ed80 1a03 	vstr	s2, [r0, #12]
    c->G_ff = 1.0f;
 8000746:	edc0 8a05 	vstr	s17, [r0, #20]
    uint32_t size2 = (uint32_t)(ceilf((float32_t)baseDelay * (1.0f + depth)) * 2);
 800074a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    if (c->bufferSize < frameLength) {
 800074e:	ee17 3a90 	vmov	r3, s15
 8000752:	4293      	cmp	r3, r2
 8000754:	bf38      	it	cc
 8000756:	4613      	movcc	r3, r2
    c->inDelayed = (float32_t *)malloc(c->bufferSize * sizeof(float32_t));
 8000758:	009d      	lsls	r5, r3, #2
 800075a:	6183      	str	r3, [r0, #24]
 800075c:	4628      	mov	r0, r5
 800075e:	f006 f9df 	bl	8006b20 <calloc>
 8000762:	4603      	mov	r3, r0
    c->outDelayed = (float32_t *)malloc(c->bufferSize * sizeof(float32_t));
 8000764:	2101      	movs	r1, #1
 8000766:	4628      	mov	r0, r5
    c->inDelayed = (float32_t *)malloc(c->bufferSize * sizeof(float32_t));
 8000768:	61e3      	str	r3, [r4, #28]
    c->outDelayed = (float32_t *)malloc(c->bufferSize * sizeof(float32_t));
 800076a:	f006 f9d9 	bl	8006b20 <calloc>
        c->outDelayed[i] = 0.0f;
    }

    c->writePtr = 0;
    c->t = 0.0f;
    c->dt = 1.0f / (float32_t)sampleRate;
 800076e:	eeb8 8a48 	vcvt.f32.u32	s16, s16
    c->writePtr = 0;
 8000772:	2200      	movs	r2, #0
    c->t = 0.0f;
 8000774:	2300      	movs	r3, #0
    c->dt = 1.0f / (float32_t)sampleRate;
 8000776:	eec8 7a88 	vdiv.f32	s15, s17, s16
    c->t = 0.0f;
 800077a:	62a3      	str	r3, [r4, #40]	@ 0x28
}
 800077c:	ecbd 8b02 	vpop	{d8}
    c->writePtr = 0;
 8000780:	e9c4 0208 	strd	r0, r2, [r4, #32]
    c->dt = 1.0f / (float32_t)sampleRate;
 8000784:	edc4 7a0b 	vstr	s15, [r4, #44]	@ 0x2c
}
 8000788:	bd38      	pop	{r3, r4, r5, pc}
 800078a:	bf00      	nop
 800078c:	0000      	movs	r0, r0
	...

08000790 <chorusApply>:
    for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
        float32_t input = p->processBuffer[n];

        // Compute current delay (in samples) with modulation via an LFO.
        float32_t mod = sinf(2.0f * M_PI * c->rate * c->t);
        uint32_t currentDelay = (uint32_t)(roundf(c->baseDelay * (1.0f + c->depth * mod)));
 8000790:	edd0 7a00 	vldr	s15, [r0]
        float32_t mod = sinf(2.0f * M_PI * c->rate * c->t);
 8000794:	ed90 7a0a 	vldr	s14, [r0, #40]	@ 0x28
void chorusApply(chorus *c, pipe *p) {
 8000798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800079c:	f242 0808 	movw	r8, #8200	@ 0x2008
 80007a0:	f642 0608 	movw	r6, #10248	@ 0x2808
 80007a4:	4605      	mov	r5, r0

        // Compute the read pointer in the circular delay buffer.
        uint32_t readPtr;
        if (currentDelay >= c->bufferSize) {
 80007a6:	6987      	ldr	r7, [r0, #24]
 80007a8:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 80007aa:	4488      	add	r8, r1
        } else {
            readPtr = (c->writePtr + c->bufferSize - currentDelay) % c->bufferSize;
        }

        // Compute output sample using a mix of dry and delayed signals.
        float32_t delayedInput = c->inDelayed[readPtr];
 80007ac:	f8d0 a01c 	ldr.w	sl, [r0, #28]
 80007b0:	440e      	add	r6, r1
        float32_t delayedOutput = c->outDelayed[readPtr];
 80007b2:	f8d0 9020 	ldr.w	r9, [r0, #32]
void chorusApply(chorus *c, pipe *p) {
 80007b6:	ed2d 8b06 	vpush	{d8-d10}
        float32_t mod = sinf(2.0f * M_PI * c->rate * c->t);
 80007ba:	ed9f 8b33 	vldr	d8, [pc, #204]	@ 8000888 <chorusApply+0xf8>
        uint32_t currentDelay = (uint32_t)(roundf(c->baseDelay * (1.0f + c->depth * mod)));
 80007be:	eeb7 aa00 	vmov.f32	s20, #112	@ 0x3f800000  1.0
 80007c2:	eeb8 9a67 	vcvt.f32.u32	s18, s15
        float32_t mod = sinf(2.0f * M_PI * c->rate * c->t);
 80007c6:	ed95 0a03 	vldr	s0, [r5, #12]
 80007ca:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
        float32_t input = p->processBuffer[n];
 80007ce:	ecf8 9a01 	vldmia	r8!, {s19}
        float32_t mod = sinf(2.0f * M_PI * c->rate * c->t);
 80007d2:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 80007d6:	ee20 0b08 	vmul.f64	d0, d0, d8
 80007da:	ee20 0b07 	vmul.f64	d0, d0, d7
 80007de:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80007e2:	f006 fad5 	bl	8006d90 <sinf>
        uint32_t currentDelay = (uint32_t)(roundf(c->baseDelay * (1.0f + c->depth * mod)));
 80007e6:	eef0 7a4a 	vmov.f32	s15, s20
 80007ea:	ed95 7a02 	vldr	s14, [r5, #8]
            readPtr = (c->writePtr + c->bufferSize - currentDelay) % c->bufferSize;
 80007ee:	1939      	adds	r1, r7, r4
            readPtr = c->writePtr;  // Clamp if delay is too high
 80007f0:	4622      	mov	r2, r4
        uint32_t currentDelay = (uint32_t)(roundf(c->baseDelay * (1.0f + c->depth * mod)));
 80007f2:	eee7 7a00 	vfma.f32	s15, s14, s0
 80007f6:	ee69 7a27 	vmul.f32	s15, s18, s15
 80007fa:	fef8 7a67 	vrinta.f32	s15, s15
 80007fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000802:	ee17 3a90 	vmov	r3, s15
        if (currentDelay >= c->bufferSize) {
 8000806:	429f      	cmp	r7, r3
            readPtr = (c->writePtr + c->bufferSize - currentDelay) % c->bufferSize;
 8000808:	eba1 0103 	sub.w	r1, r1, r3
        if (currentDelay >= c->bufferSize) {
 800080c:	d903      	bls.n	8000816 <chorusApply+0x86>
            readPtr = (c->writePtr + c->bufferSize - currentDelay) % c->bufferSize;
 800080e:	fbb1 f2f7 	udiv	r2, r1, r7
 8000812:	fb07 1212 	mls	r2, r7, r2, r1
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 8000816:	edd5 6a04 	vldr	s13, [r5, #16]
        float32_t delayedInput = c->inDelayed[readPtr];
 800081a:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 800081e:	ed95 7a05 	vldr	s14, [r5, #20]
        float32_t delayedOutput = c->outDelayed[readPtr];
 8000822:	eb09 0282 	add.w	r2, r9, r2, lsl #2
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 8000826:	ed93 5a00 	vldr	s10, [r3]

        // Update delay buffers at the current write pointer.
        c->inDelayed[c->writePtr] = input;
        c->outDelayed[c->writePtr] = output;
 800082a:	eb09 0384 	add.w	r3, r9, r4, lsl #2
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 800082e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8000832:	edd2 5a00 	vldr	s11, [r2]
 8000836:	edd5 7a01 	vldr	s15, [r5, #4]
        c->inDelayed[c->writePtr] = input;
 800083a:	eb0a 0284 	add.w	r2, sl, r4, lsl #2

        // Write the processed sample back into the processBuffer.
        p->processBuffer[n] = output;

        // Advance the circular buffer pointer.
        c->writePtr = (c->writePtr + 1) % c->bufferSize;
 800083e:	3401      	adds	r4, #1
    for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 8000840:	4546      	cmp	r6, r8
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 8000842:	ee27 7a05 	vmul.f32	s14, s14, s10
        c->inDelayed[c->writePtr] = input;
 8000846:	edc2 9a00 	vstr	s19, [r2]
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 800084a:	ee3a 6a67 	vsub.f32	s12, s20, s15
 800084e:	eea6 7aa5 	vfma.f32	s14, s13, s11
        c->writePtr = (c->writePtr + 1) % c->bufferSize;
 8000852:	fbb4 f2f7 	udiv	r2, r4, r7
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 8000856:	ee67 7a87 	vmul.f32	s15, s15, s14
        c->writePtr = (c->writePtr + 1) % c->bufferSize;
 800085a:	fb07 4412 	mls	r4, r7, r2, r4
        float32_t output = (1.0f - c->wetness) * input + c->wetness * (c->G_fb * delayedOutput + (c->G_ff - c->G_fb) * delayedInput);
 800085e:	eee6 7a29 	vfma.f32	s15, s12, s19
        c->outDelayed[c->writePtr] = output;
 8000862:	edc3 7a00 	vstr	s15, [r3]
        p->processBuffer[n] = output;
 8000866:	ed48 7a01 	vstr	s15, [r8, #-4]
        // Advance time by dt.
        c->t += c->dt;
 800086a:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 800086e:	edd5 7a0b 	vldr	s15, [r5, #44]	@ 0x2c
 8000872:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000876:	ed85 7a0a 	vstr	s14, [r5, #40]	@ 0x28
    for (uint32_t n = 0; n < BUFFER_SIZE; n++) {
 800087a:	d1a4      	bne.n	80007c6 <chorusApply+0x36>
    }
}
 800087c:	ecbd 8b06 	vpop	{d8-d10}
 8000880:	626c      	str	r4, [r5, #36]	@ 0x24
 8000882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000886:	bf00      	nop
 8000888:	54442d18 	.word	0x54442d18
 800088c:	401921fb 	.word	0x401921fb

08000890 <defaultProcess>:
#include "effect.h"
#include "pipe.h"  // Needed for definition of pipe and BUFFER_SIZE

// Default processing function: applies the gain to each sample in the pipe's processBuffer.
static void defaultProcess(effect *self, pipe *p) {
    for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 8000890:	f242 0308 	movw	r3, #8200	@ 0x2008
 8000894:	f642 0208 	movw	r2, #10248	@ 0x2808
        p->processBuffer[i] *= self->gain;
 8000898:	ed90 7a00 	vldr	s14, [r0]
 800089c:	440b      	add	r3, r1
 800089e:	440a      	add	r2, r1
 80008a0:	edd3 7a00 	vldr	s15, [r3]
 80008a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008a8:	ece3 7a01 	vstmia	r3!, {s15}
    for (uint32_t i = 0; i < BUFFER_SIZE; i++) {
 80008ac:	4293      	cmp	r3, r2
 80008ae:	d1f7      	bne.n	80008a0 <defaultProcess+0x10>
    }
}
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop

080008b4 <effectInit>:

void effectInit(effect *self, float32_t gain) {
    self->gain = gain;
    self->process = defaultProcess;
 80008b4:	4b02      	ldr	r3, [pc, #8]	@ (80008c0 <effectInit+0xc>)
    self->gain = gain;
 80008b6:	ed80 0a00 	vstr	s0, [r0]
    self->process = defaultProcess;
 80008ba:	6043      	str	r3, [r0, #4]
}
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	08000891 	.word	0x08000891
 80008c4:	00000000 	.word	0x00000000

080008c8 <lowPassFilterInit>:
//   b1 = 2*b0
//   b2 = b0
//   a1 = 2*(K*K - 1)*norm
//   a2 = (1 - sqrt(2)*K + K*K)*norm
void lowPassFilterInit(LowPassFilter *filter, float32_t fc, uint32_t fs) {
    float32_t K = tanf(M_PI * fc / (float32_t)fs);
 80008c8:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 8000950 <lowPassFilterInit+0x88>
 80008cc:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
void lowPassFilterInit(LowPassFilter *filter, float32_t fc, uint32_t fs) {
 80008d0:	ee07 1a10 	vmov	s14, r1
    float32_t K = tanf(M_PI * fc / (float32_t)fs);
 80008d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80008d8:	ee26 6b05 	vmul.f64	d6, d6, d5
 80008dc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
void lowPassFilterInit(LowPassFilter *filter, float32_t fc, uint32_t fs) {
 80008e0:	b510      	push	{r4, lr}
    float32_t K = tanf(M_PI * fc / (float32_t)fs);
 80008e2:	ee86 0b07 	vdiv.f64	d0, d6, d7
void lowPassFilterInit(LowPassFilter *filter, float32_t fc, uint32_t fs) {
 80008e6:	4604      	mov	r4, r0
    float32_t K = tanf(M_PI * fc / (float32_t)fs);
 80008e8:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80008ec:	f006 fb06 	bl	8006efc <tanf>
    float32_t norm = 1.0f / (1.0f + 1.41421356f * K + K * K);
 80008f0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80008f4:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000958 <lowPassFilterInit+0x90>
 80008f8:	ee60 7a00 	vmul.f32	s15, s0, s0
    filter->b2 = filter->b0;
    filter->a1 = 2.0f * (K * K - 1.0f) * norm;
    filter->a2 = (1.0f - 1.41421356f * K + K * K) * norm;

    // Initialize delay elements to zero.
    filter->x1 = filter->x2 = 0.0f;
 80008fc:	2300      	movs	r3, #0
    float32_t norm = 1.0f / (1.0f + 1.41421356f * K + K * K);
 80008fe:	eeb0 5a46 	vmov.f32	s10, s12
    filter->a2 = (1.0f - 1.41421356f * K + K * K) * norm;
 8000902:	eef0 6a46 	vmov.f32	s13, s12
    filter->x1 = filter->x2 = 0.0f;
 8000906:	61a3      	str	r3, [r4, #24]
 8000908:	6163      	str	r3, [r4, #20]
    float32_t norm = 1.0f / (1.0f + 1.41421356f * K + K * K);
 800090a:	eea0 5a07 	vfma.f32	s10, s0, s14
    filter->y1 = filter->y2 = 0.0f;
 800090e:	6223      	str	r3, [r4, #32]
    filter->a2 = (1.0f - 1.41421356f * K + K * K) * norm;
 8000910:	eee0 6a47 	vfms.f32	s13, s0, s14
    filter->y1 = filter->y2 = 0.0f;
 8000914:	61e3      	str	r3, [r4, #28]
    filter->a1 = 2.0f * (K * K - 1.0f) * norm;
 8000916:	ee37 7ac6 	vsub.f32	s14, s15, s12
 800091a:	ee37 7a07 	vadd.f32	s14, s14, s14
    float32_t norm = 1.0f / (1.0f + 1.41421356f * K + K * K);
 800091e:	ee35 5a27 	vadd.f32	s10, s10, s15
    filter->a2 = (1.0f - 1.41421356f * K + K * K) * norm;
 8000922:	ee77 6aa6 	vadd.f32	s13, s15, s13
    float32_t norm = 1.0f / (1.0f + 1.41421356f * K + K * K);
 8000926:	eec6 5a05 	vdiv.f32	s11, s12, s10
    filter->b0 = K * K * norm;
 800092a:	ee67 7aa5 	vmul.f32	s15, s15, s11
    filter->a1 = 2.0f * (K * K - 1.0f) * norm;
 800092e:	ee27 7a25 	vmul.f32	s14, s14, s11
    filter->a2 = (1.0f - 1.41421356f * K + K * K) * norm;
 8000932:	ee66 6aa5 	vmul.f32	s13, s13, s11
    filter->b1 = 2.0f * filter->b0;
 8000936:	ee37 6aa7 	vadd.f32	s12, s15, s15
    filter->b0 = K * K * norm;
 800093a:	edc4 7a00 	vstr	s15, [r4]
    filter->b2 = filter->b0;
 800093e:	edc4 7a02 	vstr	s15, [r4, #8]
    filter->a1 = 2.0f * (K * K - 1.0f) * norm;
 8000942:	ed84 7a03 	vstr	s14, [r4, #12]
    filter->a2 = (1.0f - 1.41421356f * K + K * K) * norm;
 8000946:	edc4 6a04 	vstr	s13, [r4, #16]
    filter->b1 = 2.0f * filter->b0;
 800094a:	ed84 6a01 	vstr	s12, [r4, #4]
}
 800094e:	bd10      	pop	{r4, pc}
 8000950:	54442d18 	.word	0x54442d18
 8000954:	400921fb 	.word	0x400921fb
 8000958:	3fb504f3 	.word	0x3fb504f3

0800095c <lowPassFilterProcess>:

void lowPassFilterProcess(LowPassFilter *filter, float32_t *input, float32_t *output, uint32_t blockSize) {
    for (uint32_t n = 0; n < blockSize; n++) {
 800095c:	b39b      	cbz	r3, 80009c6 <lowPassFilterProcess+0x6a>
        float32_t x = input[n];
        float32_t y = filter->b0 * x + filter->b1 * filter->x1 + filter->b2 * filter->x2
 800095e:	edd0 6a05 	vldr	s13, [r0, #20]
 8000962:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8000966:	edd0 5a06 	vldr	s11, [r0, #24]
                      - filter->a1 * filter->y1 - filter->a2 * filter->y2;
 800096a:	ed90 7a07 	vldr	s14, [r0, #28]
 800096e:	ed90 6a08 	vldr	s12, [r0, #32]
        float32_t x = input[n];
 8000972:	eef0 7a66 	vmov.f32	s15, s13
        float32_t y = filter->b0 * x + filter->b1 * filter->x1 + filter->b2 * filter->x2
 8000976:	ed90 5a01 	vldr	s10, [r0, #4]
        float32_t x = input[n];
 800097a:	ecf1 6a01 	vldmia	r1!, {s13}
        float32_t y = filter->b0 * x + filter->b1 * filter->x1 + filter->b2 * filter->x2
 800097e:	edd0 3a00 	vldr	s7, [r0]
 8000982:	ee67 7a85 	vmul.f32	s15, s15, s10
 8000986:	ed90 4a02 	vldr	s8, [r0, #8]
                      - filter->a1 * filter->y1 - filter->a2 * filter->y2;
 800098a:	edd0 4a03 	vldr	s9, [r0, #12]
    for (uint32_t n = 0; n < blockSize; n++) {
 800098e:	428b      	cmp	r3, r1
        float32_t y = filter->b0 * x + filter->b1 * filter->x1 + filter->b2 * filter->x2
 8000990:	ed90 5a04 	vldr	s10, [r0, #16]
 8000994:	eee3 7aa6 	vfma.f32	s15, s7, s13
 8000998:	eee4 7a25 	vfma.f32	s15, s8, s11
                      - filter->a1 * filter->y1 - filter->a2 * filter->y2;
 800099c:	eee4 7ac7 	vfms.f32	s15, s9, s14
        float32_t y = filter->b0 * x + filter->b1 * filter->x1 + filter->b2 * filter->x2
 80009a0:	eee5 7a46 	vfms.f32	s15, s10, s12
        output[n] = y;
 80009a4:	ece2 7a01 	vstmia	r2!, {s15}
        float32_t y = filter->b0 * x + filter->b1 * filter->x1 + filter->b2 * filter->x2
 80009a8:	eeb0 7a67 	vmov.f32	s14, s15

        // Shift delay buffers
        filter->x2 = filter->x1;
 80009ac:	edd0 5a05 	vldr	s11, [r0, #20]
        filter->x1 = x;
        filter->y2 = filter->y1;
 80009b0:	ed90 6a07 	vldr	s12, [r0, #28]
        filter->x1 = x;
 80009b4:	edc0 6a05 	vstr	s13, [r0, #20]
        filter->x2 = filter->x1;
 80009b8:	edc0 5a06 	vstr	s11, [r0, #24]
        filter->y1 = y;
 80009bc:	edc0 7a07 	vstr	s15, [r0, #28]
        filter->y2 = filter->y1;
 80009c0:	ed80 6a08 	vstr	s12, [r0, #32]
    for (uint32_t n = 0; n < blockSize; n++) {
 80009c4:	d1d5      	bne.n	8000972 <lowPassFilterProcess+0x16>
    }
}
 80009c6:	4770      	bx	lr

080009c8 <HAL_ADC_ConvCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
	apipe.adcComplete(&apipe, adcInput);
 80009c8:	4803      	ldr	r0, [pc, #12]	@ (80009d8 <HAL_ADC_ConvCpltCallback+0x10>)
 80009ca:	4904      	ldr	r1, [pc, #16]	@ (80009dc <HAL_ADC_ConvCpltCallback+0x14>)
 80009cc:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
 80009d0:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 80009d4:	4718      	bx	r3
 80009d6:	bf00      	nop
 80009d8:	24001120 	.word	0x24001120
 80009dc:	240008a8 	.word	0x240008a8

080009e0 <HAL_ADC_ConvHalfCpltCallback>:

}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
	apipe.adcHalfComplete(&apipe, adcInput);
 80009e0:	4803      	ldr	r0, [pc, #12]	@ (80009f0 <HAL_ADC_ConvHalfCpltCallback+0x10>)
 80009e2:	4904      	ldr	r1, [pc, #16]	@ (80009f4 <HAL_ADC_ConvHalfCpltCallback+0x14>)
 80009e4:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
 80009e8:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 80009ec:	4718      	bx	r3
 80009ee:	bf00      	nop
 80009f0:	24001120 	.word	0x24001120
 80009f4:	240008a8 	.word	0x240008a8

080009f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009f8:	b530      	push	{r4, r5, lr}
 80009fa:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009fc:	224c      	movs	r2, #76	@ 0x4c
 80009fe:	2100      	movs	r1, #0
 8000a00:	a80a      	add	r0, sp, #40	@ 0x28
 8000a02:	f006 f957 	bl	8006cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a06:	2220      	movs	r2, #32
 8000a08:	2100      	movs	r1, #0
 8000a0a:	a802      	add	r0, sp, #8
 8000a0c:	f006 f952 	bl	8006cb4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a10:	2002      	movs	r0, #2
 8000a12:	f003 faf5 	bl	8004000 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a16:	4a24      	ldr	r2, [pc, #144]	@ (8000aa8 <SystemClock_Config+0xb0>)
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4b24      	ldr	r3, [pc, #144]	@ (8000aac <SystemClock_Config+0xb4>)
 8000a1c:	9101      	str	r1, [sp, #4]
 8000a1e:	6991      	ldr	r1, [r2, #24]
 8000a20:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8000a24:	6191      	str	r1, [r2, #24]
 8000a26:	6991      	ldr	r1, [r2, #24]
 8000a28:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 8000a2c:	9101      	str	r1, [sp, #4]
 8000a2e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000a30:	f041 0101 	orr.w	r1, r1, #1
 8000a34:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8000a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	9301      	str	r3, [sp, #4]
 8000a3e:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a40:	6993      	ldr	r3, [r2, #24]
 8000a42:	049b      	lsls	r3, r3, #18
 8000a44:	d5fc      	bpl.n	8000a40 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a46:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a48:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a4e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a50:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a52:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a54:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a56:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a58:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a5a:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a5c:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a5e:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a62:	230c      	movs	r3, #12
 8000a64:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a66:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a68:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000a6c:	e9cd 5315 	strd	r5, r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a70:	f003 fb5c 	bl	800412c <HAL_RCC_OscConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	b108      	cbz	r0, 8000a7c <SystemClock_Config+0x84>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7c:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a7e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a80:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a82:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a84:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a86:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a88:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a8a:	9409      	str	r4, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8c:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a8e:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a96:	e9cd 4307 	strd	r4, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a9a:	f003 fec3 	bl	8004824 <HAL_RCC_ClockConfig>
 8000a9e:	b108      	cbz	r0, 8000aa4 <SystemClock_Config+0xac>
 8000aa0:	b672      	cpsid	i
  while (1)
 8000aa2:	e7fe      	b.n	8000aa2 <SystemClock_Config+0xaa>
}
 8000aa4:	b01f      	add	sp, #124	@ 0x7c
 8000aa6:	bd30      	pop	{r4, r5, pc}
 8000aa8:	58024800 	.word	0x58024800
 8000aac:	58000400 	.word	0x58000400

08000ab0 <PeriphCommonClock_Config>:
{
 8000ab0:	b500      	push	{lr}
 8000ab2:	b0b1      	sub	sp, #196	@ 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ab4:	22b8      	movs	r2, #184	@ 0xb8
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	a802      	add	r0, sp, #8
 8000aba:	f006 f8fb 	bl	8006cb4 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000abe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000ac2:	2300      	movs	r3, #0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ac4:	4668      	mov	r0, sp
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000ac6:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aca:	f004 f93d 	bl	8004d48 <HAL_RCCEx_PeriphCLKConfig>
 8000ace:	b108      	cbz	r0, 8000ad4 <PeriphCommonClock_Config+0x24>
 8000ad0:	b672      	cpsid	i
  while (1)
 8000ad2:	e7fe      	b.n	8000ad2 <PeriphCommonClock_Config+0x22>
}
 8000ad4:	b031      	add	sp, #196	@ 0xc4
 8000ad6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ada:	bf00      	nop

08000adc <main>:
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000adc:	2500      	movs	r5, #0
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ade:	2401      	movs	r4, #1
  GPIO_InitStruct.Pin = LED_Pin;
 8000ae0:	f44f 5600 	mov.w	r6, #8192	@ 0x2000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000ae4:	f8df 82e0 	ldr.w	r8, [pc, #736]	@ 8000dc8 <main+0x2ec>
{
 8000ae8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8000aec:	b097      	sub	sp, #92	@ 0x5c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aee:	4fb1      	ldr	r7, [pc, #708]	@ (8000db4 <main+0x2d8>)
  hadc1.Instance = ADC1;
 8000af0:	f8df b2d8 	ldr.w	fp, [pc, #728]	@ 8000dcc <main+0x2f0>
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000af4:	e9cd 550d 	strd	r5, r5, [sp, #52]	@ 0x34
 8000af8:	e9cd 550f 	strd	r5, r5, [sp, #60]	@ 0x3c
  HAL_MPU_Disable();
 8000afc:	f001 fdae 	bl	800265c <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b00:	f248 721f 	movw	r2, #34591	@ 0x871f
 8000b04:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b08:	a80d      	add	r0, sp, #52	@ 0x34
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b0a:	f8ad 4034 	strh.w	r4, [sp, #52]	@ 0x34
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b0e:	9310      	str	r3, [sp, #64]	@ 0x40
 8000b10:	e9cd 520e 	strd	r5, r2, [sp, #56]	@ 0x38
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b14:	f001 fdc0 	bl	8002698 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b18:	2004      	movs	r0, #4
 8000b1a:	f001 fdad 	bl	8002678 <HAL_MPU_Enable>
  HAL_Init();
 8000b1e:	f000 fdb3 	bl	8001688 <HAL_Init>
  SystemClock_Config();
 8000b22:	f7ff ff69 	bl	80009f8 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000b26:	f7ff ffc3 	bl	8000ab0 <PeriphCommonClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2a:	9511      	str	r5, [sp, #68]	@ 0x44
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000b2c:	4622      	mov	r2, r4
 8000b2e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b32:	48a1      	ldr	r0, [pc, #644]	@ (8000db8 <main+0x2dc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b34:	e9cd 550d 	strd	r5, r5, [sp, #52]	@ 0x34
 8000b38:	e9cd 550f 	strd	r5, r5, [sp, #60]	@ 0x3c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b40:	f043 0304 	orr.w	r3, r3, #4
 8000b44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b4c:	f003 0304 	and.w	r3, r3, #4
 8000b50:	9303      	str	r3, [sp, #12]
 8000b52:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b58:	f043 0320 	orr.w	r3, r3, #32
 8000b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b64:	f003 0320 	and.w	r3, r3, #32
 8000b68:	9304      	str	r3, [sp, #16]
 8000b6a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b70:	4323      	orrs	r3, r4
 8000b72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b7a:	4023      	ands	r3, r4
 8000b7c:	9305      	str	r3, [sp, #20]
 8000b7e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b94:	9306      	str	r3, [sp, #24]
 8000b96:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000ba4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bac:	9307      	str	r3, [sp, #28]
 8000bae:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000bb4:	f043 0310 	orr.w	r3, r3, #16
 8000bb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000bc0:	f003 0310 	and.w	r3, r3, #16
 8000bc4:	9308      	str	r3, [sp, #32]
 8000bc6:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000bcc:	f043 0308 	orr.w	r3, r3, #8
 8000bd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8000bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8000bd8:	f003 0308 	and.w	r3, r3, #8
 8000bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8000bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000be0:	f003 fa00 	bl	8003fe4 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000be4:	a90d      	add	r1, sp, #52	@ 0x34
 8000be6:	4874      	ldr	r0, [pc, #464]	@ (8000db8 <main+0x2dc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	9510      	str	r5, [sp, #64]	@ 0x40
  GPIO_InitStruct.Pin = LED_Pin;
 8000bea:	960d      	str	r6, [sp, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bec:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000bf0:	f002 fff2 	bl	8003bd8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bf4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000bf8:	462a      	mov	r2, r5
 8000bfa:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bfc:	4323      	orrs	r3, r4
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000bfe:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c00:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000c04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c08:	2708      	movs	r7, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c0a:	4023      	ands	r3, r4
 8000c0c:	9302      	str	r3, [sp, #8]
 8000c0e:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000c10:	f001 fcc4 	bl	800259c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c14:	200b      	movs	r0, #11
 8000c16:	f001 fcfd 	bl	8002614 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000c1a:	462a      	mov	r2, r5
 8000c1c:	4629      	mov	r1, r5
 8000c1e:	200c      	movs	r0, #12
 8000c20:	f001 fcbc 	bl	800259c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000c24:	200c      	movs	r0, #12
 8000c26:	f001 fcf5 	bl	8002614 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000c2a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
  ADC_MultiModeTypeDef multimode = {0};
 8000c2e:	950a      	str	r5, [sp, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c30:	4658      	mov	r0, fp
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c32:	9513      	str	r5, [sp, #76]	@ 0x4c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c34:	f8ab 5014 	strh.w	r5, [fp, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c38:	f88b 501c 	strb.w	r5, [fp, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 8000c3c:	f88b 5038 	strb.w	r5, [fp, #56]	@ 0x38
  hadc1.Init.NbrOfConversion = 1;
 8000c40:	f8cb 4018 	str.w	r4, [fp, #24]
  hadc1.Init.Oversampling.Ratio = 1;
 8000c44:	f8cb 403c 	str.w	r4, [fp, #60]	@ 0x3c
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c48:	f8cb 7010 	str.w	r7, [fp, #16]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000c4c:	e9cb 8200 	strd	r8, r2, [fp]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c50:	e9cd 550d 	strd	r5, r5, [sp, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c54:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c58:	f04f 0803 	mov.w	r8, #3
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c5c:	e9cd 550f 	strd	r5, r5, [sp, #60]	@ 0x3c
 8000c60:	e9cd 5511 	strd	r5, r5, [sp, #68]	@ 0x44
  ADC_MultiModeTypeDef multimode = {0};
 8000c64:	e9cd 550b 	strd	r5, r5, [sp, #44]	@ 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c68:	e9cb 5502 	strd	r5, r5, [fp, #8]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c6c:	e9cb 550c 	strd	r5, r5, [fp, #48]	@ 0x30
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c70:	f44f 6580 	mov.w	r5, #1024	@ 0x400
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000c74:	f8cb 802c 	str.w	r8, [fp, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c78:	e9cb 2509 	strd	r2, r5, [fp, #36]	@ 0x24
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c7c:	f001 fab2 	bl	80021e4 <HAL_ADC_Init>
 8000c80:	b108      	cbz	r0, 8000c86 <main+0x1aa>
 8000c82:	b672      	cpsid	i
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <main+0x1a8>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c86:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c88:	a90a      	add	r1, sp, #40	@ 0x28
 8000c8a:	4658      	mov	r0, fp
 8000c8c:	f001 fc12 	bl	80024b4 <HAL_ADCEx_MultiModeConfigChannel>
 8000c90:	b108      	cbz	r0, 8000c96 <main+0x1ba>
 8000c92:	b672      	cpsid	i
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <main+0x1b8>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c96:	2206      	movs	r2, #6
 8000c98:	f8df e134 	ldr.w	lr, [pc, #308]	@ 8000dd0 <main+0x2f4>
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c9c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
  sConfig.Offset = 0;
 8000ca0:	9012      	str	r0, [sp, #72]	@ 0x48
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ca2:	f88d 004d 	strb.w	r0, [sp, #77]	@ 0x4d
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca6:	a90d      	add	r1, sp, #52	@ 0x34
 8000ca8:	4658      	mov	r0, fp
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000caa:	e9cd e20d 	strd	lr, r2, [sp, #52]	@ 0x34
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cae:	2205      	movs	r2, #5
 8000cb0:	e9cd 230f 	strd	r2, r3, [sp, #60]	@ 0x3c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cb4:	2304      	movs	r3, #4
 8000cb6:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cb8:	f000 feb8 	bl	8001a2c <HAL_ADC_ConfigChannel>
 8000cbc:	b108      	cbz	r0, 8000cc2 <main+0x1e6>
 8000cbe:	b672      	cpsid	i
  while (1)
 8000cc0:	e7fe      	b.n	8000cc0 <main+0x1e4>
  htim8.Instance = TIM8;
 8000cc2:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 8000dd4 <main+0x2f8>
  htim8.Init.Prescaler = 50-1;
 8000cc6:	2231      	movs	r2, #49	@ 0x31
 8000cc8:	f8df c10c 	ldr.w	ip, [pc, #268]	@ 8000dd8 <main+0x2fc>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ccc:	900c      	str	r0, [sp, #48]	@ 0x30
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cce:	f8c9 0008 	str.w	r0, [r9, #8]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd2:	f8c9 0018 	str.w	r0, [r9, #24]
  htim8.Init.Prescaler = 50-1;
 8000cd6:	e9c9 c200 	strd	ip, r2, [r9]
  htim8.Init.Period = 100-1;
 8000cda:	2263      	movs	r2, #99	@ 0x63
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cdc:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
 8000ce0:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce4:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  htim8.Init.RepetitionCounter = 0;
 8000ce8:	e9c9 0004 	strd	r0, r0, [r9, #16]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000cec:	4648      	mov	r0, r9
  htim8.Init.Period = 100-1;
 8000cee:	f8c9 200c 	str.w	r2, [r9, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000cf2:	f005 fb4f 	bl	8006394 <HAL_TIM_Base_Init>
 8000cf6:	b108      	cbz	r0, 8000cfc <main+0x220>
 8000cf8:	b672      	cpsid	i
  while (1)
 8000cfa:	e7fe      	b.n	8000cfa <main+0x21e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000d00:	a90d      	add	r1, sp, #52	@ 0x34
 8000d02:	4648      	mov	r0, r9
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d04:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000d06:	f005 fc39 	bl	800657c <HAL_TIM_ConfigClockSource>
 8000d0a:	b108      	cbz	r0, 8000d10 <main+0x234>
 8000d0c:	b672      	cpsid	i
  while (1)
 8000d0e:	e7fe      	b.n	8000d0e <main+0x232>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d10:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000d12:	a90a      	add	r1, sp, #40	@ 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d14:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000d18:	4648      	mov	r0, r9
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d1a:	920a      	str	r2, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000d1c:	f005 fcf6 	bl	800670c <HAL_TIMEx_MasterConfigSynchronization>
 8000d20:	4601      	mov	r1, r0
 8000d22:	b108      	cbz	r0, 8000d28 <main+0x24c>
 8000d24:	b672      	cpsid	i
  while (1)
 8000d26:	e7fe      	b.n	8000d26 <main+0x24a>
  DAC_ChannelConfTypeDef sConfig = {0};
 8000d28:	2224      	movs	r2, #36	@ 0x24
  hdac1.Instance = DAC1;
 8000d2a:	f8df a0b0 	ldr.w	sl, [pc, #176]	@ 8000ddc <main+0x300>
  DAC_ChannelConfTypeDef sConfig = {0};
 8000d2e:	a80d      	add	r0, sp, #52	@ 0x34
 8000d30:	f005 ffc0 	bl	8006cb4 <memset>
  hdac1.Instance = DAC1;
 8000d34:	4a21      	ldr	r2, [pc, #132]	@ (8000dbc <main+0x2e0>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d36:	4650      	mov	r0, sl
  hdac1.Instance = DAC1;
 8000d38:	f8ca 2000 	str.w	r2, [sl]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d3c:	f001 fcdc 	bl	80026f8 <HAL_DAC_Init>
 8000d40:	4602      	mov	r2, r0
 8000d42:	b108      	cbz	r0, 8000d48 <main+0x26c>
 8000d44:	b672      	cpsid	i
  while (1)
 8000d46:	e7fe      	b.n	8000d46 <main+0x26a>
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000d48:	211e      	movs	r1, #30
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000d4a:	900d      	str	r0, [sp, #52]	@ 0x34
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000d4c:	9011      	str	r0, [sp, #68]	@ 0x44
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000d4e:	910e      	str	r1, [sp, #56]	@ 0x38
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000d50:	a90d      	add	r1, sp, #52	@ 0x34
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000d52:	e9cd 040f 	strd	r0, r4, [sp, #60]	@ 0x3c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000d56:	4650      	mov	r0, sl
 8000d58:	f001 fdb2 	bl	80028c0 <HAL_DAC_ConfigChannel>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	b108      	cbz	r0, 8000d64 <main+0x288>
 8000d60:	b672      	cpsid	i
  while (1)
 8000d62:	e7fe      	b.n	8000d62 <main+0x286>
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000d64:	4816      	ldr	r0, [pc, #88]	@ (8000dc0 <main+0x2e4>)
  SdramTiming.SelfRefreshTime = 4;
 8000d66:	2304      	movs	r3, #4
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000d68:	a90d      	add	r1, sp, #52	@ 0x34
  SdramTiming.WriteRecoveryTime = 3;
 8000d6a:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000d6e:	6042      	str	r2, [r0, #4]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000d70:	61c2      	str	r2, [r0, #28]
  SdramTiming.LoadToActiveDelay = 2;
 8000d72:	2202      	movs	r2, #2
  SdramTiming.SelfRefreshTime = 4;
 8000d74:	930f      	str	r3, [sp, #60]	@ 0x3c
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000d76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  SdramTiming.LoadToActiveDelay = 2;
 8000d7a:	920d      	str	r2, [sp, #52]	@ 0x34
  SdramTiming.RCDDelay = 2;
 8000d7c:	e9cd 2212 	strd	r2, r2, [sp, #72]	@ 0x48
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000d80:	2207      	movs	r2, #7
 8000d82:	920e      	str	r2, [sp, #56]	@ 0x38
  SdramTiming.RowCycleDelay = 7;
 8000d84:	9210      	str	r2, [sp, #64]	@ 0x40
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000d86:	4a0f      	ldr	r2, [pc, #60]	@ (8000dc4 <main+0x2e8>)
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8000d88:	e9c0 4702 	strd	r4, r7, [r0, #8]
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000d8c:	6002      	str	r2, [r0, #0]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000d8e:	2410      	movs	r4, #16
 8000d90:	2240      	movs	r2, #64	@ 0x40
 8000d92:	e9c0 4204 	strd	r4, r2, [r0, #16]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000d96:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000d9a:	6182      	str	r2, [r0, #24]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000d9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000da0:	e9c0 3609 	strd	r3, r6, [r0, #36]	@ 0x24
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000da4:	6202      	str	r2, [r0, #32]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000da6:	f005 fa81 	bl	80062ac <HAL_SDRAM_Init>
 8000daa:	4604      	mov	r4, r0
 8000dac:	b1c0      	cbz	r0, 8000de0 <main+0x304>
 8000dae:	b672      	cpsid	i
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <main+0x2d4>
 8000db2:	bf00      	nop
 8000db4:	58024400 	.word	0x58024400
 8000db8:	58020800 	.word	0x58020800
 8000dbc:	40007400 	.word	0x40007400
 8000dc0:	2400894c 	.word	0x2400894c
 8000dc4:	52004140 	.word	0x52004140
 8000dc8:	40022000 	.word	0x40022000
 8000dcc:	24008ad0 	.word	0x24008ad0
 8000dd0:	43210000 	.word	0x43210000
 8000dd4:	24008980 	.word	0x24008980
 8000dd8:	40010400 	.word	0x40010400
 8000ddc:	24008a44 	.word	0x24008a44
  SDRAM_InitSequence();
 8000de0:	f7ff fc36 	bl	8000650 <SDRAM_InitSequence>
  arm_rfft_fast_init_f32(&fft, BUFFER_SIZE);
 8000de4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000de8:	484a      	ldr	r0, [pc, #296]	@ (8000f14 <main+0x438>)
 8000dea:	f005 fdb1 	bl	8006950 <arm_rfft_fast_init_f32>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000dee:	4621      	mov	r1, r4
 8000df0:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000df4:	4658      	mov	r0, fp
 8000df6:	f001 fb01 	bl	80023fc <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcInput, BUFFER_SIZE*2);
 8000dfa:	462a      	mov	r2, r5
 8000dfc:	4658      	mov	r0, fp
 8000dfe:	4946      	ldr	r1, [pc, #280]	@ (8000f18 <main+0x43c>)
 8000e00:	f001 f87c 	bl	8001efc <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 8000e04:	462b      	mov	r3, r5
 8000e06:	4621      	mov	r1, r4
 8000e08:	4a44      	ldr	r2, [pc, #272]	@ (8000f1c <main+0x440>)
 8000e0a:	4650      	mov	r0, sl
 8000e0c:	9400      	str	r4, [sp, #0]
 8000e0e:	f001 fc89 	bl	8002724 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 8000e12:	4648      	mov	r0, r9
 8000e14:	f005 fb64 	bl	80064e0 <HAL_TIM_Base_Start>
  pipeInit(&apipe);
 8000e18:	4c41      	ldr	r4, [pc, #260]	@ (8000f20 <main+0x444>)
 8000e1a:	4842      	ldr	r0, [pc, #264]	@ (8000f24 <main+0x448>)
 8000e1c:	f000 f960 	bl	80010e0 <pipeInit>
  effectInit(&myEffect, 2.0f);
 8000e20:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8000e24:	4840      	ldr	r0, [pc, #256]	@ (8000f28 <main+0x44c>)
 8000e26:	f5a4 49a0 	sub.w	r9, r4, #20480	@ 0x5000
 8000e2a:	f7ff fd43 	bl	80008b4 <effectInit>
  chorusInit(&myChorus, delay, wetness, depth, 0.05f, BUFFER_SIZE, 48000);
 8000e2e:	f8df b120 	ldr.w	fp, [pc, #288]	@ 8000f50 <main+0x474>
 8000e32:	4a3e      	ldr	r2, [pc, #248]	@ (8000f2c <main+0x450>)
 8000e34:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8000e38:	f8df a118 	ldr.w	sl, [pc, #280]	@ 8000f54 <main+0x478>
		  apipe.updateDelayBuffer(&apipe);
 8000e3c:	f5a4 45e0 	sub.w	r5, r4, #28672	@ 0x7000
  chorusInit(&myChorus, delay, wetness, depth, 0.05f, BUFFER_SIZE, 48000);
 8000e40:	f8db 1000 	ldr.w	r1, [fp]
		  arm_scale_f32(apipe.processBuffer, volume, apipe.processBuffer, BUFFER_SIZE);
 8000e44:	f109 0608 	add.w	r6, r9, #8
  chorusInit(&myChorus, delay, wetness, depth, 0.05f, BUFFER_SIZE, 48000);
 8000e48:	ed9a 0a00 	vldr	s0, [sl]
 8000e4c:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8000f30 <main+0x454>
 8000e50:	edd2 0a00 	vldr	s1, [r2]
 8000e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e58:	4836      	ldr	r0, [pc, #216]	@ (8000f34 <main+0x458>)
 8000e5a:	f8df 80fc 	ldr.w	r8, [pc, #252]	@ 8000f58 <main+0x47c>
 8000e5e:	f7ff fc4d 	bl	80006fc <chorusInit>
  lowPassFilterInit(&lpFilter, 4000.0f, 48000);
 8000e62:	4f34      	ldr	r7, [pc, #208]	@ (8000f34 <main+0x458>)
 8000e64:	f64b 3180 	movw	r1, #48000	@ 0xbb80
 8000e68:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8000f38 <main+0x45c>
 8000e6c:	4833      	ldr	r0, [pc, #204]	@ (8000f3c <main+0x460>)
 8000e6e:	f7ff fd2b 	bl	80008c8 <lowPassFilterInit>
	  if (apipe.bufferReady)
 8000e72:	f894 3810 	ldrb.w	r3, [r4, #2064]	@ 0x810
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d03b      	beq.n	8000ef2 <main+0x416>
		  test2++;
 8000e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8000e7e:	3301      	adds	r3, #1
		  if(test2 >= 125)
 8000e80:	2b7c      	cmp	r3, #124	@ 0x7c
 8000e82:	dc3d      	bgt.n	8000f00 <main+0x424>
		  test2++;
 8000e84:	f8c8 3000 	str.w	r3, [r8]
		  apipe.updateDelayBuffer(&apipe);
 8000e88:	f8d4 381c 	ldr.w	r3, [r4, #2076]	@ 0x81c
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	4798      	blx	r3
		  apipe.loadProcess(&apipe);
 8000e90:	f8d4 3828 	ldr.w	r3, [r4, #2088]	@ 0x828
 8000e94:	4628      	mov	r0, r5
 8000e96:	4798      	blx	r3
		  myChorus.wetness = wetness;
 8000e98:	f8da 3000 	ldr.w	r3, [sl]
 8000e9c:	607b      	str	r3, [r7, #4]
		  myChorus.depth = depth;
 8000e9e:	4b23      	ldr	r3, [pc, #140]	@ (8000f2c <main+0x450>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	60bb      	str	r3, [r7, #8]
		  myChorus.baseDelay = delay;
 8000ea4:	f8db 3000 	ldr.w	r3, [fp]
 8000ea8:	603b      	str	r3, [r7, #0]
		  if(doChorus)
 8000eaa:	4b25      	ldr	r3, [pc, #148]	@ (8000f40 <main+0x464>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	bb13      	cbnz	r3, 8000ef6 <main+0x41a>
		  arm_scale_f32(apipe.processBuffer, volume, apipe.processBuffer, BUFFER_SIZE);
 8000eb0:	4b24      	ldr	r3, [pc, #144]	@ (8000f44 <main+0x468>)
 8000eb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4823      	ldr	r0, [pc, #140]	@ (8000f48 <main+0x46c>)
 8000eba:	ed93 0a00 	vldr	s0, [r3]
 8000ebe:	f005 fdf9 	bl	8006ab4 <arm_scale_f32>
		  lowPassFilterProcess(&lpFilter, apipe.processBuffer, apipe.outBuffer, BUFFER_SIZE);
 8000ec2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ec6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8000eca:	4631      	mov	r1, r6
 8000ecc:	481b      	ldr	r0, [pc, #108]	@ (8000f3c <main+0x460>)
 8000ece:	f7ff fd45 	bl	800095c <lowPassFilterProcess>
		  arm_copy_f32(apipe.processBuffer, apipe.outBuffer, BUFFER_SIZE);
 8000ed2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ed6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8000eda:	4630      	mov	r0, r6
 8000edc:	f005 fd08 	bl	80068f0 <arm_copy_f32>
		  apipe.updateDACOutput(&apipe, dacOutput);
 8000ee0:	f8d4 3820 	ldr.w	r3, [r4, #2080]	@ 0x820
 8000ee4:	490d      	ldr	r1, [pc, #52]	@ (8000f1c <main+0x440>)
 8000ee6:	4628      	mov	r0, r5
 8000ee8:	4798      	blx	r3
		  apipe.bufferReady = false;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f884 3810 	strb.w	r3, [r4, #2064]	@ 0x810
 8000ef0:	e7bf      	b.n	8000e72 <main+0x396>
		  __WFI();
 8000ef2:	bf30      	wfi
 8000ef4:	e7bd      	b.n	8000e72 <main+0x396>
			  chorusApply(&myChorus, &apipe);
 8000ef6:	4629      	mov	r1, r5
 8000ef8:	480e      	ldr	r0, [pc, #56]	@ (8000f34 <main+0x458>)
 8000efa:	f7ff fc49 	bl	8000790 <chorusApply>
 8000efe:	e7d7      	b.n	8000eb0 <main+0x3d4>
			  test2 = 0;
 8000f00:	2300      	movs	r3, #0
			  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000f02:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f06:	4811      	ldr	r0, [pc, #68]	@ (8000f4c <main+0x470>)
			  test2 = 0;
 8000f08:	f8c8 3000 	str.w	r3, [r8]
			  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000f0c:	f003 f86e 	bl	8003fec <HAL_GPIO_TogglePin>
 8000f10:	e7ba      	b.n	8000e88 <main+0x3ac>
 8000f12:	bf00      	nop
 8000f14:	240010a8 	.word	0x240010a8
 8000f18:	240008a8 	.word	0x240008a8
 8000f1c:	240000a8 	.word	0x240000a8
 8000f20:	24008120 	.word	0x24008120
 8000f24:	24001120 	.word	0x24001120
 8000f28:	24001118 	.word	0x24001118
 8000f2c:	24000000 	.word	0x24000000
 8000f30:	3d4ccccd 	.word	0x3d4ccccd
 8000f34:	240010e8 	.word	0x240010e8
 8000f38:	457a0000 	.word	0x457a0000
 8000f3c:	240010c4 	.word	0x240010c4
 8000f40:	2400000c 	.word	0x2400000c
 8000f44:	24000010 	.word	0x24000010
 8000f48:	24003128 	.word	0x24003128
 8000f4c:	58020800 	.word	0x58020800
 8000f50:	24000008 	.word	0x24000008
 8000f54:	24000004 	.word	0x24000004
 8000f58:	240010c0 	.word	0x240010c0

08000f5c <Error_Handler>:
 8000f5c:	b672      	cpsid	i
  while (1)
 8000f5e:	e7fe      	b.n	8000f5e <Error_Handler+0x2>

08000f60 <pipe_ADC_HalfComplete>:
static void pipe_ADC_HalfComplete(pipe *self, const volatile uint16_t *adcInput)
{
    uint16_t i;
    for (i = 0; i < BUFFER_SIZE; i++)
    {
        self->inBuffer1[i] = ((float32_t)adcInput[i]) * ADC_BITS2VOLTS - 1.65f;
 8000f60:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8000fb0 <pipe_ADC_HalfComplete+0x50>
 8000f64:	4602      	mov	r2, r0
 8000f66:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8000fb4 <pipe_ADC_HalfComplete+0x54>
    for (i = 0; i < BUFFER_SIZE; i++)
 8000f6a:	f500 6c00 	add.w	ip, r0, #2048	@ 0x800
{
 8000f6e:	b410      	push	{r4}
        self->inBuffer1[i] = ((float32_t)adcInput[i]) * ADC_BITS2VOLTS - 1.65f;
 8000f70:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000f74:	eeb0 7a66 	vmov.f32	s14, s13
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	ee07 3a90 	vmov	s15, r3
 8000f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f82:	eea7 7a86 	vfma.f32	s14, s15, s12
 8000f86:	eca2 7a01 	vstmia	r2!, {s14}
    for (i = 0; i < BUFFER_SIZE; i++)
 8000f8a:	4562      	cmp	r2, ip
 8000f8c:	d1f0      	bne.n	8000f70 <pipe_ADC_HalfComplete+0x10>
    }
    self->inBuffer  = self->inBuffer1;
    self->outBuffer = self->outBuffer1;
    self->ppState   = 1;
 8000f8e:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
 8000f92:	2201      	movs	r2, #1
    self->outBuffer = self->outBuffer1;
 8000f94:	f500 5480 	add.w	r4, r0, #4096	@ 0x1000
    self->inBuffer  = self->inBuffer1;
 8000f98:	f500 5100 	add.w	r1, r0, #8192	@ 0x2000
    self->outBuffer = self->outBuffer1;
 8000f9c:	e9c1 0400 	strd	r0, r4, [r1]
    self->ppState   = 1;
 8000fa0:	f883 2808 	strb.w	r2, [r3, #2056]	@ 0x808
    self->bufferReady = true;
}
 8000fa4:	f85d 4b04 	ldr.w	r4, [sp], #4
    self->bufferReady = true;
 8000fa8:	f883 2810 	strb.w	r2, [r3, #2064]	@ 0x810
}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	38533333 	.word	0x38533333
 8000fb4:	bfd33333 	.word	0xbfd33333

08000fb8 <pipe_ADC_Complete>:

static void pipe_ADC_Complete(pipe *self, const volatile uint16_t *adcInput)
{
 8000fb8:	b410      	push	{r4}
 8000fba:	f500 6400 	add.w	r4, r0, #2048	@ 0x800
    uint16_t i;
    for (i = 0; i < BUFFER_SIZE; i++)
    {
        self->inBuffer2[i] = ((((float32_t)adcInput[BUFFER_SIZE + i]) * ADC_BITS2VOLTS) - 1.65f);
 8000fbe:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8001010 <pipe_ADC_Complete+0x58>
 8000fc2:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001014 <pipe_ADC_Complete+0x5c>
    for (i = 0; i < BUFFER_SIZE; i++)
 8000fc6:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8000fca:	f500 5c80 	add.w	ip, r0, #4096	@ 0x1000
 8000fce:	4622      	mov	r2, r4
        self->inBuffer2[i] = ((((float32_t)adcInput[BUFFER_SIZE + i]) * ADC_BITS2VOLTS) - 1.65f);
 8000fd0:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000fd4:	eeb0 7a66 	vmov.f32	s14, s13
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	ee07 3a90 	vmov	s15, r3
 8000fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe2:	eea7 7a86 	vfma.f32	s14, s15, s12
 8000fe6:	eca2 7a01 	vstmia	r2!, {s14}
    for (i = 0; i < BUFFER_SIZE; i++)
 8000fea:	4562      	cmp	r2, ip
 8000fec:	d1f0      	bne.n	8000fd0 <pipe_ADC_Complete+0x18>
    }
    self->inBuffer  = self->inBuffer2;
 8000fee:	f500 5200 	add.w	r2, r0, #8192	@ 0x2000
    self->outBuffer = self->outBuffer2;
    self->ppState   = 0;
 8000ff2:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
    self->outBuffer = self->outBuffer2;
 8000ff6:	f500 50c0 	add.w	r0, r0, #6144	@ 0x1800
    self->ppState   = 0;
 8000ffa:	2100      	movs	r1, #0
    self->outBuffer = self->outBuffer2;
 8000ffc:	e9c2 4000 	strd	r4, r0, [r2]
    self->bufferReady = true;
 8001000:	2201      	movs	r2, #1
    self->ppState   = 0;
 8001002:	f883 1808 	strb.w	r1, [r3, #2056]	@ 0x808
}
 8001006:	f85d 4b04 	ldr.w	r4, [sp], #4
    self->bufferReady = true;
 800100a:	f883 2810 	strb.w	r2, [r3, #2064]	@ 0x810
}
 800100e:	4770      	bx	lr
 8001010:	38533333 	.word	0x38533333
 8001014:	bfd33333 	.word	0xbfd33333

08001018 <pipe_getDelayBuffer>:

float32_t *pipe_getDelayBuffer(pipe *self, uint16_t n)
{
    uint32_t offset = n * BUFFER_SIZE;

    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8001018:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
 800101c:	4a09      	ldr	r2, [pc, #36]	@ (8001044 <pipe_getDelayBuffer+0x2c>)
 800101e:	f8d3 380c 	ldr.w	r3, [r3, #2060]	@ 0x80c
 8001022:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 8001026:	eba3 2141 	sub.w	r1, r3, r1, lsl #9
 800102a:	fba2 2301 	umull	r2, r3, r2, r1
 800102e:	0b1b      	lsrs	r3, r3, #12
 8001030:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001034:	eba1 2183 	sub.w	r1, r1, r3, lsl #10

    return &self->delayBuffer[index];
 8001038:	f601 2102 	addw	r1, r1, #2562	@ 0xa02
}
 800103c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	cccccccd 	.word	0xcccccccd

08001048 <pipe_updateDACOutput>:

static void pipe_updateDACOutput(pipe *self, volatile uint16_t *dacBuffer)
{
    uint16_t i;

    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001048:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
    for (i = 0; i < BUFFER_SIZE; i++)
    {
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)((self->outBuffer[i] + 1.65f) * DAC_VOLTS2BITS);
 800104c:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
 8001050:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800108c <pipe_updateDACOutput+0x44>
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001054:	f893 3808 	ldrb.w	r3, [r3, #2056]	@ 0x808
 8001058:	6842      	ldr	r2, [r0, #4]
 800105a:	fab3 f383 	clz	r3, r3
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)((self->outBuffer[i] + 1.65f) * DAC_VOLTS2BITS);
 800105e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001090 <pipe_updateDACOutput+0x48>
    for (i = 0; i < BUFFER_SIZE; i++)
 8001062:	f502 6000 	add.w	r0, r2, #2048	@ 0x800
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001066:	095b      	lsrs	r3, r3, #5
 8001068:	eb01 2183 	add.w	r1, r1, r3, lsl #10
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)((self->outBuffer[i] + 1.65f) * DAC_VOLTS2BITS);
 800106c:	ecf2 7a01 	vldmia	r2!, {s15}
 8001070:	ee77 7aa6 	vadd.f32	s15, s15, s13
    for (i = 0; i < BUFFER_SIZE; i++)
 8001074:	4290      	cmp	r0, r2
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)((self->outBuffer[i] + 1.65f) * DAC_VOLTS2BITS);
 8001076:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800107e:	ee17 3a90 	vmov	r3, s15
 8001082:	b29b      	uxth	r3, r3
 8001084:	f821 3b02 	strh.w	r3, [r1], #2
    for (i = 0; i < BUFFER_SIZE; i++)
 8001088:	d1f0      	bne.n	800106c <pipe_updateDACOutput+0x24>
    }
}
 800108a:	4770      	bx	lr
 800108c:	3fd33333 	.word	0x3fd33333
 8001090:	449b26ca 	.word	0x449b26ca

08001094 <pipe_loadProcess>:

static void pipe_loadProcess(pipe *self)
{
	arm_copy_f32(self->inBuffer, self->processBuffer, BUFFER_SIZE);
 8001094:	f242 0108 	movw	r1, #8200	@ 0x2008
 8001098:	f500 5300 	add.w	r3, r0, #8192	@ 0x2000
 800109c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010a0:	4401      	add	r1, r0
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	f005 bc24 	b.w	80068f0 <arm_copy_f32>

080010a8 <pipe_updateDelayBuffer>:
{
 80010a8:	b510      	push	{r4, lr}
    arm_copy_f32(self->inBuffer, &self->delayBuffer[self->delayIndex], BUFFER_SIZE);
 80010aa:	f500 44e0 	add.w	r4, r0, #28672	@ 0x7000
{
 80010ae:	4603      	mov	r3, r0
    arm_copy_f32(self->inBuffer, &self->delayBuffer[self->delayIndex], BUFFER_SIZE);
 80010b0:	f500 5000 	add.w	r0, r0, #8192	@ 0x2000
 80010b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010b8:	f8d4 180c 	ldr.w	r1, [r4, #2060]	@ 0x80c
 80010bc:	6800      	ldr	r0, [r0, #0]
 80010be:	f601 2102 	addw	r1, r1, #2562	@ 0xa02
 80010c2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80010c6:	f005 fc13 	bl	80068f0 <arm_copy_f32>
    self->delayIndex += BUFFER_SIZE;
 80010ca:	f8d4 380c 	ldr.w	r3, [r4, #2060]	@ 0x80c
 80010ce:	f503 7300 	add.w	r3, r3, #512	@ 0x200
        self->delayIndex = 0;
 80010d2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80010d6:	bf28      	it	cs
 80010d8:	2300      	movcs	r3, #0
 80010da:	f8c4 380c 	str.w	r3, [r4, #2060]	@ 0x80c
}
 80010de:	bd10      	pop	{r4, pc}

080010e0 <pipeInit>:
}

void pipeInit(pipe *self)
{
 80010e0:	b4f0      	push	{r4, r5, r6, r7}
    self->inBuffer  = self->inBuffer2;
    self->outBuffer = self->outBuffer2;
    self->ppState   = 0;
 80010e2:	f500 43e0 	add.w	r3, r0, #28672	@ 0x7000
 80010e6:	2200      	movs	r2, #0
    self->inBuffer  = self->inBuffer2;
 80010e8:	f500 5100 	add.w	r1, r0, #8192	@ 0x2000
 80010ec:	f500 6700 	add.w	r7, r0, #2048	@ 0x800
    self->outBuffer = self->outBuffer2;
 80010f0:	f500 50c0 	add.w	r0, r0, #6144	@ 0x1800
    self->delayIndex = 0;
    self->bufferReady = false;

    self->adcHalfComplete = pipe_ADC_HalfComplete;
 80010f4:	4e0d      	ldr	r6, [pc, #52]	@ (800112c <pipeInit+0x4c>)
    self->inBuffer  = self->inBuffer2;
 80010f6:	600f      	str	r7, [r1, #0]
    self->outBuffer = self->outBuffer2;
 80010f8:	6048      	str	r0, [r1, #4]
    self->adcComplete     = pipe_ADC_Complete;
 80010fa:	4d0d      	ldr	r5, [pc, #52]	@ (8001130 <pipeInit+0x50>)
    self->updateDelayBuffer = pipe_updateDelayBuffer;
 80010fc:	4c0d      	ldr	r4, [pc, #52]	@ (8001134 <pipeInit+0x54>)
    self->ppState   = 0;
 80010fe:	f883 2808 	strb.w	r2, [r3, #2056]	@ 0x808
    self->updateDACOutput = pipe_updateDACOutput;
 8001102:	480d      	ldr	r0, [pc, #52]	@ (8001138 <pipeInit+0x58>)
    self->getDelayBuffer = pipe_getDelayBuffer;
 8001104:	490d      	ldr	r1, [pc, #52]	@ (800113c <pipeInit+0x5c>)
    self->delayIndex = 0;
 8001106:	f8c3 280c 	str.w	r2, [r3, #2060]	@ 0x80c
    self->bufferReady = false;
 800110a:	f883 2810 	strb.w	r2, [r3, #2064]	@ 0x810
    self->loadProcess = pipe_loadProcess;
 800110e:	4a0c      	ldr	r2, [pc, #48]	@ (8001140 <pipeInit+0x60>)
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 8001110:	f8c3 6814 	str.w	r6, [r3, #2068]	@ 0x814
    self->adcComplete     = pipe_ADC_Complete;
 8001114:	f8c3 5818 	str.w	r5, [r3, #2072]	@ 0x818
    self->updateDelayBuffer = pipe_updateDelayBuffer;
 8001118:	f8c3 481c 	str.w	r4, [r3, #2076]	@ 0x81c
    self->updateDACOutput = pipe_updateDACOutput;
 800111c:	f8c3 0820 	str.w	r0, [r3, #2080]	@ 0x820
    self->getDelayBuffer = pipe_getDelayBuffer;
 8001120:	f8c3 1824 	str.w	r1, [r3, #2084]	@ 0x824
    self->loadProcess = pipe_loadProcess;
 8001124:	f8c3 2828 	str.w	r2, [r3, #2088]	@ 0x828
}
 8001128:	bcf0      	pop	{r4, r5, r6, r7}
 800112a:	4770      	bx	lr
 800112c:	08000f61 	.word	0x08000f61
 8001130:	08000fb9 	.word	0x08000fb9
 8001134:	080010a9 	.word	0x080010a9
 8001138:	08001049 	.word	0x08001049
 800113c:	08001019 	.word	0x08001019
 8001140:	08001095 	.word	0x08001095

08001144 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001144:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <HAL_MspInit+0x20>)
{
 8001146:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001148:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800114c:	f042 0202 	orr.w	r2, r2, #2
 8001150:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001154:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	9301      	str	r3, [sp, #4]
 800115e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001160:	b002      	add	sp, #8
 8001162:	4770      	bx	lr
 8001164:	58024400 	.word	0x58024400

08001168 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001168:	b570      	push	{r4, r5, r6, lr}
 800116a:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	2100      	movs	r1, #0
{
 800116e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001170:	22c0      	movs	r2, #192	@ 0xc0
 8001172:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	9106      	str	r1, [sp, #24]
 8001176:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800117a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117e:	f005 fd99 	bl	8006cb4 <memset>
  if(hadc->Instance==ADC1)
 8001182:	4b31      	ldr	r3, [pc, #196]	@ (8001248 <HAL_ADC_MspInit+0xe0>)
 8001184:	6822      	ldr	r2, [r4, #0]
 8001186:	429a      	cmp	r2, r3
 8001188:	d001      	beq.n	800118e <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800118a:	b038      	add	sp, #224	@ 0xe0
 800118c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800118e:	2300      	movs	r3, #0
 8001190:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001194:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001196:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800119a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800119e:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011a0:	f003 fdd2 	bl	8004d48 <HAL_RCCEx_PeriphCLKConfig>
 80011a4:	2800      	cmp	r0, #0
 80011a6:	d148      	bne.n	800123a <HAL_ADC_MspInit+0xd2>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011a8:	4b28      	ldr	r3, [pc, #160]	@ (800124c <HAL_ADC_MspInit+0xe4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	a902      	add	r1, sp, #8
    hdma_adc1.Instance = DMA1_Stream0;
 80011ae:	4d28      	ldr	r5, [pc, #160]	@ (8001250 <HAL_ADC_MspInit+0xe8>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011b0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80011b4:	f042 0220 	orr.w	r2, r2, #32
 80011b8:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80011bc:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80011c0:	f002 0220 	and.w	r2, r2, #32
 80011c4:	9200      	str	r2, [sp, #0]
 80011c6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80011cc:	f042 0201 	orr.w	r2, r2, #1
 80011d0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011d4:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011e2:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e4:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e6:	481b      	ldr	r0, [pc, #108]	@ (8001254 <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ec:	f002 fcf4 	bl	8003bd8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 80011f0:	4a19      	ldr	r2, [pc, #100]	@ (8001258 <HAL_ADC_MspInit+0xf0>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011f2:	2309      	movs	r3, #9
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011f4:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011f6:	626e      	str	r6, [r5, #36]	@ 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80011f8:	e885 004c 	stmia.w	r5, {r2, r3, r6}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80011fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001200:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001204:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001208:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800120a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800120e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001212:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001216:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800121a:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800121c:	f001 fd06 	bl	8002c2c <HAL_DMA_Init>
 8001220:	b970      	cbnz	r0, 8001240 <HAL_ADC_MspInit+0xd8>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001222:	2200      	movs	r2, #0
 8001224:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001226:	64e5      	str	r5, [r4, #76]	@ 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001228:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800122a:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800122c:	f001 f9b6 	bl	800259c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001230:	2012      	movs	r0, #18
 8001232:	f001 f9ef 	bl	8002614 <HAL_NVIC_EnableIRQ>
}
 8001236:	b038      	add	sp, #224	@ 0xe0
 8001238:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800123a:	f7ff fe8f 	bl	8000f5c <Error_Handler>
 800123e:	e7b3      	b.n	80011a8 <HAL_ADC_MspInit+0x40>
      Error_Handler();
 8001240:	f7ff fe8c 	bl	8000f5c <Error_Handler>
 8001244:	e7ed      	b.n	8001222 <HAL_ADC_MspInit+0xba>
 8001246:	bf00      	nop
 8001248:	40022000 	.word	0x40022000
 800124c:	58024400 	.word	0x58024400
 8001250:	24008a58 	.word	0x24008a58
 8001254:	58020000 	.word	0x58020000
 8001258:	40020010 	.word	0x40020010

0800125c <HAL_DAC_MspInit>:
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 800125c:	4b2c      	ldr	r3, [pc, #176]	@ (8001310 <HAL_DAC_MspInit+0xb4>)
 800125e:	6802      	ldr	r2, [r0, #0]
{
 8001260:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8001262:	429a      	cmp	r2, r3
{
 8001264:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001266:	f04f 0400 	mov.w	r4, #0
 800126a:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800126e:	9404      	str	r4, [sp, #16]
 8001270:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8001274:	d001      	beq.n	800127a <HAL_DAC_MspInit+0x1e>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001276:	b008      	add	sp, #32
 8001278:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800127a:	4b26      	ldr	r3, [pc, #152]	@ (8001314 <HAL_DAC_MspInit+0xb8>)
 800127c:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127e:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8001280:	4e25      	ldr	r6, [pc, #148]	@ (8001318 <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001282:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001286:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800128a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800128e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001292:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8001296:	9200      	str	r2, [sp, #0]
 8001298:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800129e:	f042 0201 	orr.w	r2, r2, #1
 80012a2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012a6:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012b2:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b4:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b6:	4819      	ldr	r0, [pc, #100]	@ (800131c <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012bc:	f002 fc8c 	bl	8003bd8 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80012c0:	4a17      	ldr	r2, [pc, #92]	@ (8001320 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80012c2:	2343      	movs	r3, #67	@ 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80012c4:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c6:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80012c8:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012ca:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80012cc:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012d0:	2240      	movs	r2, #64	@ 0x40
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80012d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80012d6:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80012dc:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012e2:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80012e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012ea:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80012ec:	f001 fc9e 	bl	8002c2c <HAL_DMA_Init>
 80012f0:	b958      	cbnz	r0, 800130a <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012f2:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80012f4:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012f6:	2036      	movs	r0, #54	@ 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80012f8:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012fa:	4611      	mov	r1, r2
 80012fc:	f001 f94e 	bl	800259c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001300:	2036      	movs	r0, #54	@ 0x36
 8001302:	f001 f987 	bl	8002614 <HAL_NVIC_EnableIRQ>
}
 8001306:	b008      	add	sp, #32
 8001308:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800130a:	f7ff fe27 	bl	8000f5c <Error_Handler>
 800130e:	e7f0      	b.n	80012f2 <HAL_DAC_MspInit+0x96>
 8001310:	40007400 	.word	0x40007400
 8001314:	58024400 	.word	0x58024400
 8001318:	240089cc 	.word	0x240089cc
 800131c:	58020000 	.word	0x58020000
 8001320:	40020028 	.word	0x40020028

08001324 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM8)
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <HAL_TIM_Base_MspInit+0x2c>)
 8001326:	6802      	ldr	r2, [r0, #0]
 8001328:	429a      	cmp	r2, r3
 800132a:	d000      	beq.n	800132e <HAL_TIM_Base_MspInit+0xa>
 800132c:	4770      	bx	lr
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <HAL_TIM_Base_MspInit+0x30>)
{
 8001330:	b082      	sub	sp, #8
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001332:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001336:	f042 0202 	orr.w	r2, r2, #2
 800133a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800133e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	9301      	str	r3, [sp, #4]
 8001348:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 800134a:	b002      	add	sp, #8
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40010400 	.word	0x40010400
 8001354:	58024400 	.word	0x58024400

08001358 <HAL_SDRAM_MspInit>:
static void HAL_FMC_MspInit(void){
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
  if (FMC_Initialized) {
 8001358:	483f      	ldr	r0, [pc, #252]	@ (8001458 <HAL_SDRAM_MspInit+0x100>)
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800135a:	2300      	movs	r3, #0
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800135c:	b5d0      	push	{r4, r6, r7, lr}
  if (FMC_Initialized) {
 800135e:	6801      	ldr	r1, [r0, #0]
void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001360:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001362:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001366:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800136a:	9306      	str	r3, [sp, #24]
  if (FMC_Initialized) {
 800136c:	b109      	cbz	r1, 8001372 <HAL_SDRAM_MspInit+0x1a>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800136e:	b038      	add	sp, #224	@ 0xe0
 8001370:	bdd0      	pop	{r4, r6, r7, pc}
  FMC_Initialized = 1;
 8001372:	2301      	movs	r3, #1
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001374:	22b8      	movs	r2, #184	@ 0xb8
  FMC_Initialized = 1;
 8001376:	6003      	str	r3, [r0, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001378:	a80a      	add	r0, sp, #40	@ 0x28
 800137a:	f005 fc9b 	bl	8006cb4 <memset>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 800137e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001382:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001384:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8001386:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800138a:	f003 fcdd 	bl	8004d48 <HAL_RCCEx_PeriphCLKConfig>
 800138e:	2800      	cmp	r0, #0
 8001390:	d15f      	bne.n	8001452 <HAL_SDRAM_MspInit+0xfa>
  __HAL_RCC_FMC_CLK_ENABLE();
 8001392:	4b32      	ldr	r3, [pc, #200]	@ (800145c <HAL_SDRAM_MspInit+0x104>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001394:	f64f 003f 	movw	r0, #63551	@ 0xf83f
 8001398:	2102      	movs	r1, #2
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800139a:	240c      	movs	r4, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 800139c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80013a0:	2600      	movs	r6, #0
 80013a2:	2703      	movs	r7, #3
  __HAL_RCC_FMC_CLK_ENABLE();
 80013a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80013a8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 80013ac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013b0:	9406      	str	r4, [sp, #24]
  __HAL_RCC_FMC_CLK_ENABLE();
 80013b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80013b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  __HAL_RCC_FMC_CLK_ENABLE();
 80013ba:	9301      	str	r3, [sp, #4]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013bc:	a902      	add	r1, sp, #8
 80013be:	4828      	ldr	r0, [pc, #160]	@ (8001460 <HAL_SDRAM_MspInit+0x108>)
  __HAL_RCC_FMC_CLK_ENABLE();
 80013c0:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80013c2:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013c6:	f002 fc07 	bl	8003bd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013ca:	220c      	movs	r2, #12
 80013cc:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ce:	a902      	add	r1, sp, #8
 80013d0:	4824      	ldr	r0, [pc, #144]	@ (8001464 <HAL_SDRAM_MspInit+0x10c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013d2:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013d8:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013dc:	f002 fbfc 	bl	8003bd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013e0:	2220      	movs	r2, #32
 80013e2:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80013e4:	a902      	add	r1, sp, #8
 80013e6:	4820      	ldr	r0, [pc, #128]	@ (8001468 <HAL_SDRAM_MspInit+0x110>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80013e8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80013f2:	f002 fbf1 	bl	8003bd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 80013f6:	f248 1237 	movw	r2, #33079	@ 0x8137
 80013fa:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013fc:	a902      	add	r1, sp, #8
 80013fe:	481b      	ldr	r0, [pc, #108]	@ (800146c <HAL_SDRAM_MspInit+0x114>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001400:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8001402:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001406:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800140a:	f002 fbe5 	bl	8003bd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800140e:	f64f 7283 	movw	r2, #65411	@ 0xff83
 8001412:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001414:	a902      	add	r1, sp, #8
 8001416:	4816      	ldr	r0, [pc, #88]	@ (8001470 <HAL_SDRAM_MspInit+0x118>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001418:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800141a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800141e:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001422:	f002 fbd9 	bl	8003bd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001426:	2302      	movs	r3, #2
 8001428:	f24c 7203 	movw	r2, #50947	@ 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142c:	a902      	add	r1, sp, #8
 800142e:	4811      	ldr	r0, [pc, #68]	@ (8001474 <HAL_SDRAM_MspInit+0x11c>)
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001430:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001432:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001436:	e9cd 6704 	strd	r6, r7, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800143a:	f002 fbcd 	bl	8003bd8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(FMC_IRQn, 0, 0);
 800143e:	2200      	movs	r2, #0
 8001440:	2030      	movs	r0, #48	@ 0x30
 8001442:	4611      	mov	r1, r2
 8001444:	f001 f8aa 	bl	800259c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FMC_IRQn);
 8001448:	2030      	movs	r0, #48	@ 0x30
 800144a:	f001 f8e3 	bl	8002614 <HAL_NVIC_EnableIRQ>
}
 800144e:	b038      	add	sp, #224	@ 0xe0
 8001450:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8001452:	f7ff fd83 	bl	8000f5c <Error_Handler>
 8001456:	e79c      	b.n	8001392 <HAL_SDRAM_MspInit+0x3a>
 8001458:	24008b34 	.word	0x24008b34
 800145c:	58024400 	.word	0x58024400
 8001460:	58021400 	.word	0x58021400
 8001464:	58020800 	.word	0x58020800
 8001468:	58021c00 	.word	0x58021c00
 800146c:	58021800 	.word	0x58021800
 8001470:	58021000 	.word	0x58021000
 8001474:	58020c00 	.word	0x58020c00

08001478 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001478:	e7fe      	b.n	8001478 <NMI_Handler>
 800147a:	bf00      	nop

0800147c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800147c:	e7fe      	b.n	800147c <HardFault_Handler>
 800147e:	bf00      	nop

08001480 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <MemManage_Handler>
 8001482:	bf00      	nop

08001484 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001484:	e7fe      	b.n	8001484 <BusFault_Handler>
 8001486:	bf00      	nop

08001488 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001488:	e7fe      	b.n	8001488 <UsageFault_Handler>
 800148a:	bf00      	nop

0800148c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop

08001494 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop

08001498 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001498:	f000 b926 	b.w	80016e8 <HAL_IncTick>

0800149c <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800149c:	4801      	ldr	r0, [pc, #4]	@ (80014a4 <DMA1_Stream0_IRQHandler+0x8>)
 800149e:	f002 b989 	b.w	80037b4 <HAL_DMA_IRQHandler>
 80014a2:	bf00      	nop
 80014a4:	24008a58 	.word	0x24008a58

080014a8 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80014a8:	4801      	ldr	r0, [pc, #4]	@ (80014b0 <DMA1_Stream1_IRQHandler+0x8>)
 80014aa:	f002 b983 	b.w	80037b4 <HAL_DMA_IRQHandler>
 80014ae:	bf00      	nop
 80014b0:	240089cc 	.word	0x240089cc

080014b4 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80014b4:	4801      	ldr	r0, [pc, #4]	@ (80014bc <ADC_IRQHandler+0x8>)
 80014b6:	f000 b939 	b.w	800172c <HAL_ADC_IRQHandler>
 80014ba:	bf00      	nop
 80014bc:	24008ad0 	.word	0x24008ad0

080014c0 <FMC_IRQHandler>:
void FMC_IRQHandler(void)
{
  /* USER CODE BEGIN FMC_IRQn 0 */

  /* USER CODE END FMC_IRQn 0 */
  HAL_SDRAM_IRQHandler(&hsdram1);
 80014c0:	4801      	ldr	r0, [pc, #4]	@ (80014c8 <FMC_IRQHandler+0x8>)
 80014c2:	f004 bf1f 	b.w	8006304 <HAL_SDRAM_IRQHandler>
 80014c6:	bf00      	nop
 80014c8:	2400894c 	.word	0x2400894c

080014cc <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80014cc:	4801      	ldr	r0, [pc, #4]	@ (80014d4 <TIM6_DAC_IRQHandler+0x8>)
 80014ce:	f001 b9c5 	b.w	800285c <HAL_DAC_IRQHandler>
 80014d2:	bf00      	nop
 80014d4:	24008a44 	.word	0x24008a44

080014d8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d8:	490d      	ldr	r1, [pc, #52]	@ (8001510 <_sbrk+0x38>)
{
 80014da:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001514 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 80014de:	6808      	ldr	r0, [r1, #0]
{
 80014e0:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014e2:	4c0d      	ldr	r4, [pc, #52]	@ (8001518 <_sbrk+0x40>)
 80014e4:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80014e6:	b120      	cbz	r0, 80014f2 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e8:	4403      	add	r3, r0
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d807      	bhi.n	80014fe <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80014ee:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 80014f0:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80014f2:	4c0a      	ldr	r4, [pc, #40]	@ (800151c <_sbrk+0x44>)
 80014f4:	4620      	mov	r0, r4
 80014f6:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80014f8:	4403      	add	r3, r0
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d9f7      	bls.n	80014ee <_sbrk+0x16>
    errno = ENOMEM;
 80014fe:	f005 fbf1 	bl	8006ce4 <__errno>
 8001502:	220c      	movs	r2, #12
 8001504:	4603      	mov	r3, r0
    return (void *)-1;
 8001506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
    errno = ENOMEM;
 800150a:	601a      	str	r2, [r3, #0]
}
 800150c:	bd10      	pop	{r4, pc}
 800150e:	bf00      	nop
 8001510:	24008b38 	.word	0x24008b38
 8001514:	24080000 	.word	0x24080000
 8001518:	00000400 	.word	0x00000400
 800151c:	24008c88 	.word	0x24008c88

08001520 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001520:	4927      	ldr	r1, [pc, #156]	@ (80015c0 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001522:	4a28      	ldr	r2, [pc, #160]	@ (80015c4 <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001524:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001528:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 800152c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800152e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001532:	6813      	ldr	r3, [r2, #0]
 8001534:	f003 030f 	and.w	r3, r3, #15
 8001538:	2b06      	cmp	r3, #6
 800153a:	d805      	bhi.n	8001548 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800153c:	6813      	ldr	r3, [r2, #0]
 800153e:	f023 030f 	bic.w	r3, r3, #15
 8001542:	f043 0307 	orr.w	r3, r3, #7
 8001546:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001548:	4b1f      	ldr	r3, [pc, #124]	@ (80015c8 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800154a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800154c:	4a1f      	ldr	r2, [pc, #124]	@ (80015cc <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 800154e:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001550:	481c      	ldr	r0, [pc, #112]	@ (80015c4 <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 8001552:	f041 0101 	orr.w	r1, r1, #1
 8001556:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001558:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800155a:	6819      	ldr	r1, [r3, #0]
 800155c:	400a      	ands	r2, r1
 800155e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001560:	6803      	ldr	r3, [r0, #0]
 8001562:	071b      	lsls	r3, r3, #28
 8001564:	d505      	bpl.n	8001572 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001566:	6803      	ldr	r3, [r0, #0]
 8001568:	f023 030f 	bic.w	r3, r3, #15
 800156c:	f043 0307 	orr.w	r3, r3, #7
 8001570:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <SystemInit+0xa8>)
 8001574:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001576:	4916      	ldr	r1, [pc, #88]	@ (80015d0 <SystemInit+0xb0>)
  RCC->PLLCFGR = 0x01FF0000;
 8001578:	4816      	ldr	r0, [pc, #88]	@ (80015d4 <SystemInit+0xb4>)
  RCC->PLLCKSELR = 0x02020200;
 800157a:	4c17      	ldr	r4, [pc, #92]	@ (80015d8 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 800157c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800157e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8001580:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8001582:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8001584:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8001586:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001588:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800158a:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800158c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800158e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001590:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001592:	6819      	ldr	r1, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001594:	4811      	ldr	r0, [pc, #68]	@ (80015dc <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 8001596:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800159a:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 800159c:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800159e:	6803      	ldr	r3, [r0, #0]
 80015a0:	f36f 030f 	bfc	r3, #0, #16
 80015a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80015a8:	d203      	bcs.n	80015b2 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80015aa:	4b0d      	ldr	r3, [pc, #52]	@ (80015e0 <SystemInit+0xc0>)
 80015ac:	2201      	movs	r2, #1
 80015ae:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80015b2:	4b0c      	ldr	r3, [pc, #48]	@ (80015e4 <SystemInit+0xc4>)
 80015b4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80015b8:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80015bc:	601a      	str	r2, [r3, #0]
}
 80015be:	4770      	bx	lr
 80015c0:	e000ed00 	.word	0xe000ed00
 80015c4:	52002000 	.word	0x52002000
 80015c8:	58024400 	.word	0x58024400
 80015cc:	eaf6ed7f 	.word	0xeaf6ed7f
 80015d0:	01010280 	.word	0x01010280
 80015d4:	01ff0000 	.word	0x01ff0000
 80015d8:	02020200 	.word	0x02020200
 80015dc:	5c001000 	.word	0x5c001000
 80015e0:	51008000 	.word	0x51008000
 80015e4:	52004000 	.word	0x52004000

080015e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80015e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001620 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80015ec:	f7ff ff98 	bl	8001520 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015f0:	480c      	ldr	r0, [pc, #48]	@ (8001624 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015f2:	490d      	ldr	r1, [pc, #52]	@ (8001628 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015f4:	4a0d      	ldr	r2, [pc, #52]	@ (800162c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f8:	e002      	b.n	8001600 <LoopCopyDataInit>

080015fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015fe:	3304      	adds	r3, #4

08001600 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001600:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001602:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001604:	d3f9      	bcc.n	80015fa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001606:	4a0a      	ldr	r2, [pc, #40]	@ (8001630 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001608:	4c0a      	ldr	r4, [pc, #40]	@ (8001634 <LoopFillZerobss+0x22>)
  movs r3, #0
 800160a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800160c:	e001      	b.n	8001612 <LoopFillZerobss>

0800160e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800160e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001610:	3204      	adds	r2, #4

08001612 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001612:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001614:	d3fb      	bcc.n	800160e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001616:	f005 fb6b 	bl	8006cf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800161a:	f7ff fa5f 	bl	8000adc <main>
  bx  lr
 800161e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001620:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001624:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001628:	24000074 	.word	0x24000074
  ldr r2, =_sidata
 800162c:	0801b348 	.word	0x0801b348
  ldr r2, =_sbss
 8001630:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001634:	24008c88 	.word	0x24008c88

08001638 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001638:	e7fe      	b.n	8001638 <ADC3_IRQHandler>
	...

0800163c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800163c:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <HAL_InitTick+0x40>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	b90b      	cbnz	r3, 8001646 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8001642:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001644:	4770      	bx	lr
{
 8001646:	b510      	push	{r4, lr}
 8001648:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800164a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800164e:	4a0c      	ldr	r2, [pc, #48]	@ (8001680 <HAL_InitTick+0x44>)
 8001650:	fbb0 f3f3 	udiv	r3, r0, r3
 8001654:	6810      	ldr	r0, [r2, #0]
 8001656:	fbb0 f0f3 	udiv	r0, r0, r3
 800165a:	f000 ffe9 	bl	8002630 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800165e:	2c0f      	cmp	r4, #15
 8001660:	d800      	bhi.n	8001664 <HAL_InitTick+0x28>
 8001662:	b108      	cbz	r0, 8001668 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8001664:	2001      	movs	r0, #1
}
 8001666:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001668:	2200      	movs	r2, #0
 800166a:	4621      	mov	r1, r4
 800166c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001670:	f000 ff94 	bl	800259c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001674:	4b03      	ldr	r3, [pc, #12]	@ (8001684 <HAL_InitTick+0x48>)
 8001676:	2000      	movs	r0, #0
 8001678:	601c      	str	r4, [r3, #0]
}
 800167a:	bd10      	pop	{r4, pc}
 800167c:	2400001c 	.word	0x2400001c
 8001680:	24000018 	.word	0x24000018
 8001684:	24000020 	.word	0x24000020

08001688 <HAL_Init>:
{
 8001688:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800168a:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800168c:	4c12      	ldr	r4, [pc, #72]	@ (80016d8 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800168e:	f000 ff73 	bl	8002578 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001692:	f003 f839 	bl	8004708 <HAL_RCC_GetSysClockFreq>
 8001696:	4b11      	ldr	r3, [pc, #68]	@ (80016dc <HAL_Init+0x54>)
 8001698:	4911      	ldr	r1, [pc, #68]	@ (80016e0 <HAL_Init+0x58>)
 800169a:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800169c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800169e:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016a2:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80016a6:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016a8:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80016aa:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 80016ae:	490d      	ldr	r1, [pc, #52]	@ (80016e4 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016b0:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80016b4:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016b6:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80016ba:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016bc:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016be:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016c0:	f7ff ffbc 	bl	800163c <HAL_InitTick>
 80016c4:	b110      	cbz	r0, 80016cc <HAL_Init+0x44>
    return HAL_ERROR;
 80016c6:	2401      	movs	r4, #1
}
 80016c8:	4620      	mov	r0, r4
 80016ca:	bd10      	pop	{r4, pc}
 80016cc:	4604      	mov	r4, r0
  HAL_MspInit();
 80016ce:	f7ff fd39 	bl	8001144 <HAL_MspInit>
}
 80016d2:	4620      	mov	r0, r4
 80016d4:	bd10      	pop	{r4, pc}
 80016d6:	bf00      	nop
 80016d8:	24000014 	.word	0x24000014
 80016dc:	58024400 	.word	0x58024400
 80016e0:	080079c0 	.word	0x080079c0
 80016e4:	24000018 	.word	0x24000018

080016e8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80016e8:	4a03      	ldr	r2, [pc, #12]	@ (80016f8 <HAL_IncTick+0x10>)
 80016ea:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <HAL_IncTick+0x14>)
 80016ec:	6811      	ldr	r1, [r2, #0]
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	440b      	add	r3, r1
 80016f2:	6013      	str	r3, [r2, #0]
}
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	24008b3c 	.word	0x24008b3c
 80016fc:	2400001c 	.word	0x2400001c

08001700 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001700:	4b01      	ldr	r3, [pc, #4]	@ (8001708 <HAL_GetTick+0x8>)
 8001702:	6818      	ldr	r0, [r3, #0]
}
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop
 8001708:	24008b3c 	.word	0x24008b3c

0800170c <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 800170c:	4b01      	ldr	r3, [pc, #4]	@ (8001714 <HAL_GetREVID+0x8>)
 800170e:	6818      	ldr	r0, [r3, #0]
}
 8001710:	0c00      	lsrs	r0, r0, #16
 8001712:	4770      	bx	lr
 8001714:	5c001000 	.word	0x5c001000

08001718 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001718:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 800171a:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800171c:	f7ff f960 	bl	80009e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001720:	bd08      	pop	{r3, pc}
 8001722:	bf00      	nop

08001724 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop

08001728 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop

0800172c <HAL_ADC_IRQHandler>:
{
 800172c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800172e:	4a8e      	ldr	r2, [pc, #568]	@ (8001968 <HAL_ADC_IRQHandler+0x23c>)
{
 8001730:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001732:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001734:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001736:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001738:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800173a:	f000 8095 	beq.w	8001868 <HAL_ADC_IRQHandler+0x13c>
 800173e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001742:	4293      	cmp	r3, r2
 8001744:	f000 8090 	beq.w	8001868 <HAL_ADC_IRQHandler+0x13c>
 8001748:	4a88      	ldr	r2, [pc, #544]	@ (800196c <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800174a:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800174c:	07a9      	lsls	r1, r5, #30
 800174e:	f007 071f 	and.w	r7, r7, #31
 8001752:	d502      	bpl.n	800175a <HAL_ADC_IRQHandler+0x2e>
 8001754:	07b2      	lsls	r2, r6, #30
 8001756:	f100 80aa 	bmi.w	80018ae <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800175a:	0769      	lsls	r1, r5, #29
 800175c:	d579      	bpl.n	8001852 <HAL_ADC_IRQHandler+0x126>
 800175e:	0772      	lsls	r2, r6, #29
 8001760:	d577      	bpl.n	8001852 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001762:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001764:	06d2      	lsls	r2, r2, #27
 8001766:	d403      	bmi.n	8001770 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001768:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800176a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800176e:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001776:	d11c      	bne.n	80017b2 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001778:	4a7d      	ldr	r2, [pc, #500]	@ (8001970 <HAL_ADC_IRQHandler+0x244>)
 800177a:	4293      	cmp	r3, r2
 800177c:	f000 80e7 	beq.w	800194e <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001780:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001782:	0491      	lsls	r1, r2, #18
 8001784:	d415      	bmi.n	80017b2 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	0712      	lsls	r2, r2, #28
 800178a:	d512      	bpl.n	80017b2 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800178c:	689a      	ldr	r2, [r3, #8]
 800178e:	0750      	lsls	r0, r2, #29
 8001790:	f100 80f2 	bmi.w	8001978 <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	f022 020c 	bic.w	r2, r2, #12
 800179a:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800179c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800179e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017a2:	6563      	str	r3, [r4, #84]	@ 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80017a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80017a6:	04d9      	lsls	r1, r3, #19
 80017a8:	d403      	bmi.n	80017b2 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80017b2:	4620      	mov	r0, r4
 80017b4:	f7ff f908 	bl	80009c8 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80017b8:	6823      	ldr	r3, [r4, #0]
 80017ba:	220c      	movs	r2, #12
 80017bc:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80017be:	06aa      	lsls	r2, r5, #26
 80017c0:	d54d      	bpl.n	800185e <HAL_ADC_IRQHandler+0x132>
 80017c2:	06b0      	lsls	r0, r6, #26
 80017c4:	d54b      	bpl.n	800185e <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80017c6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80017c8:	06d0      	lsls	r0, r2, #27
 80017ca:	d403      	bmi.n	80017d4 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80017cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80017ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80017d2:	6562      	str	r2, [r4, #84]	@ 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017d4:	4966      	ldr	r1, [pc, #408]	@ (8001970 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80017d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017d8:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80017da:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80017dc:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
 80017e0:	d073      	beq.n	80018ca <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80017e2:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80017e4:	b9d2      	cbnz	r2, 800181c <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80017e6:	018a      	lsls	r2, r1, #6
 80017e8:	f100 80a9 	bmi.w	800193e <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	0650      	lsls	r0, r2, #25
 80017f0:	d514      	bpl.n	800181c <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80017f2:	0289      	lsls	r1, r1, #10
 80017f4:	d412      	bmi.n	800181c <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80017f6:	689a      	ldr	r2, [r3, #8]
 80017f8:	0712      	lsls	r2, r2, #28
 80017fa:	f100 80c8 	bmi.w	800198e <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001804:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001806:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001808:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800180c:	6563      	str	r3, [r4, #84]	@ 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800180e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001810:	05d8      	lsls	r0, r3, #23
 8001812:	d403      	bmi.n	800181c <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001814:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800181c:	4620      	mov	r0, r4
 800181e:	f000 fe3f 	bl	80024a0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001822:	6823      	ldr	r3, [r4, #0]
 8001824:	2260      	movs	r2, #96	@ 0x60
 8001826:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001828:	0629      	lsls	r1, r5, #24
 800182a:	d501      	bpl.n	8001830 <HAL_ADC_IRQHandler+0x104>
 800182c:	0632      	lsls	r2, r6, #24
 800182e:	d45f      	bmi.n	80018f0 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001830:	05e8      	lsls	r0, r5, #23
 8001832:	d501      	bpl.n	8001838 <HAL_ADC_IRQHandler+0x10c>
 8001834:	05f1      	lsls	r1, r6, #23
 8001836:	d466      	bmi.n	8001906 <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001838:	05aa      	lsls	r2, r5, #22
 800183a:	d501      	bpl.n	8001840 <HAL_ADC_IRQHandler+0x114>
 800183c:	05b0      	lsls	r0, r6, #22
 800183e:	d44b      	bmi.n	80018d8 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001840:	06e9      	lsls	r1, r5, #27
 8001842:	d501      	bpl.n	8001848 <HAL_ADC_IRQHandler+0x11c>
 8001844:	06f2      	lsls	r2, r6, #27
 8001846:	d411      	bmi.n	800186c <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001848:	0569      	lsls	r1, r5, #21
 800184a:	d501      	bpl.n	8001850 <HAL_ADC_IRQHandler+0x124>
 800184c:	0572      	lsls	r2, r6, #21
 800184e:	d466      	bmi.n	800191e <HAL_ADC_IRQHandler+0x1f2>
}
 8001850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001852:	0728      	lsls	r0, r5, #28
 8001854:	d5b3      	bpl.n	80017be <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001856:	0731      	lsls	r1, r6, #28
 8001858:	d483      	bmi.n	8001762 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800185a:	06aa      	lsls	r2, r5, #26
 800185c:	d4b1      	bmi.n	80017c2 <HAL_ADC_IRQHandler+0x96>
 800185e:	0669      	lsls	r1, r5, #25
 8001860:	d5e2      	bpl.n	8001828 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001862:	0672      	lsls	r2, r6, #25
 8001864:	d5e0      	bpl.n	8001828 <HAL_ADC_IRQHandler+0xfc>
 8001866:	e7ae      	b.n	80017c6 <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001868:	4a42      	ldr	r2, [pc, #264]	@ (8001974 <HAL_ADC_IRQHandler+0x248>)
 800186a:	e76e      	b.n	800174a <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800186c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800186e:	b17a      	cbz	r2, 8001890 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001870:	2f00      	cmp	r7, #0
 8001872:	d075      	beq.n	8001960 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001874:	4a3c      	ldr	r2, [pc, #240]	@ (8001968 <HAL_ADC_IRQHandler+0x23c>)
 8001876:	4293      	cmp	r3, r2
 8001878:	f000 8087 	beq.w	800198a <HAL_ADC_IRQHandler+0x25e>
 800187c:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001880:	4293      	cmp	r3, r2
 8001882:	f000 8082 	beq.w	800198a <HAL_ADC_IRQHandler+0x25e>
 8001886:	4a39      	ldr	r2, [pc, #228]	@ (800196c <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001888:	6892      	ldr	r2, [r2, #8]
 800188a:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 800188e:	d00b      	beq.n	80018a8 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001890:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      HAL_ADC_ErrorCallback(hadc);
 8001892:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001894:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001898:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800189a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800189c:	f043 0302 	orr.w	r3, r3, #2
 80018a0:	65a3      	str	r3, [r4, #88]	@ 0x58
      HAL_ADC_ErrorCallback(hadc);
 80018a2:	f7ff ff41 	bl	8001728 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80018a6:	6823      	ldr	r3, [r4, #0]
 80018a8:	2210      	movs	r2, #16
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	e7cc      	b.n	8001848 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80018b0:	06d8      	lsls	r0, r3, #27
 80018b2:	d403      	bmi.n	80018bc <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80018b4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80018b6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018ba:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80018bc:	4620      	mov	r0, r4
 80018be:	f000 fdf7 	bl	80024b0 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80018c2:	6823      	ldr	r3, [r4, #0]
 80018c4:	2202      	movs	r2, #2
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	e747      	b.n	800175a <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018ca:	21c1      	movs	r1, #193	@ 0xc1
 80018cc:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80018ce:	07c9      	lsls	r1, r1, #31
 80018d0:	d487      	bmi.n	80017e2 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80018d2:	4925      	ldr	r1, [pc, #148]	@ (8001968 <HAL_ADC_IRQHandler+0x23c>)
 80018d4:	68c9      	ldr	r1, [r1, #12]
 80018d6:	e785      	b.n	80017e4 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80018d8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80018da:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80018dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018e0:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80018e2:	f000 fde3 	bl	80024ac <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80018e6:	6823      	ldr	r3, [r4, #0]
 80018e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e7a7      	b.n	8001840 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80018f0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80018f2:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80018f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018f8:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80018fa:	f7ff ff13 	bl	8001724 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80018fe:	6823      	ldr	r3, [r4, #0]
 8001900:	2280      	movs	r2, #128	@ 0x80
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	e794      	b.n	8001830 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001906:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001908:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800190a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800190e:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001910:	f000 fdca 	bl	80024a8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001914:	6823      	ldr	r3, [r4, #0]
 8001916:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	e78c      	b.n	8001838 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800191e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001920:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001924:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001926:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800192a:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800192c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800192e:	f042 0208 	orr.w	r2, r2, #8
 8001932:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001934:	6019      	str	r1, [r3, #0]
}
 8001936:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800193a:	f000 bdb3 	b.w	80024a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800193e:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001942:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001946:	4302      	orrs	r2, r0
 8001948:	f47f af68 	bne.w	800181c <HAL_ADC_IRQHandler+0xf0>
 800194c:	e74e      	b.n	80017ec <HAL_ADC_IRQHandler+0xc0>
 800194e:	f240 2221 	movw	r2, #545	@ 0x221
 8001952:	40fa      	lsrs	r2, r7
 8001954:	07d0      	lsls	r0, r2, #31
 8001956:	f53f af13 	bmi.w	8001780 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800195a:	4a03      	ldr	r2, [pc, #12]	@ (8001968 <HAL_ADC_IRQHandler+0x23c>)
 800195c:	68d2      	ldr	r2, [r2, #12]
 800195e:	e710      	b.n	8001782 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	0790      	lsls	r0, r2, #30
 8001964:	d0a0      	beq.n	80018a8 <HAL_ADC_IRQHandler+0x17c>
 8001966:	e793      	b.n	8001890 <HAL_ADC_IRQHandler+0x164>
 8001968:	40022000 	.word	0x40022000
 800196c:	58026300 	.word	0x58026300
 8001970:	40022100 	.word	0x40022100
 8001974:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001978:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800197a:	f043 0310 	orr.w	r3, r3, #16
 800197e:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001980:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001988:	e713      	b.n	80017b2 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800198a:	4a05      	ldr	r2, [pc, #20]	@ (80019a0 <HAL_ADC_IRQHandler+0x274>)
 800198c:	e77c      	b.n	8001888 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800198e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001990:	f043 0310 	orr.w	r3, r3, #16
 8001994:	6563      	str	r3, [r4, #84]	@ 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001996:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800199e:	e73d      	b.n	800181c <HAL_ADC_IRQHandler+0xf0>
 80019a0:	40022300 	.word	0x40022300

080019a4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019a4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80019a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80019a8:	f012 0f50 	tst.w	r2, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
{
 80019ae:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80019b0:	d11d      	bne.n	80019ee <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80019b2:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019b8:	655a      	str	r2, [r3, #84]	@ 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80019ba:	680a      	ldr	r2, [r1, #0]
 80019bc:	f012 0f08 	tst.w	r2, #8
 80019c0:	68ca      	ldr	r2, [r1, #12]
 80019c2:	d01b      	beq.n	80019fc <ADC_DMAConvCplt+0x58>
 80019c4:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80019c8:	d10d      	bne.n	80019e6 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80019ca:	68ca      	ldr	r2, [r1, #12]
 80019cc:	0494      	lsls	r4, r2, #18
 80019ce:	d40a      	bmi.n	80019e6 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80019d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80019d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019d6:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80019d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80019da:	04d1      	lsls	r1, r2, #19
 80019dc:	d403      	bmi.n	80019e6 <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80019e0:	f042 0201 	orr.w	r2, r2, #1
 80019e4:	655a      	str	r2, [r3, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe ffee 	bl	80009c8 <HAL_ADC_ConvCpltCallback>
}
 80019ec:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80019ee:	06d2      	lsls	r2, r2, #27
 80019f0:	d40a      	bmi.n	8001a08 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80019f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80019f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80019fc:	0790      	lsls	r0, r2, #30
 80019fe:	d0e7      	beq.n	80019d0 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe ffe1 	bl	80009c8 <HAL_ADC_ConvCpltCallback>
 8001a06:	e7f1      	b.n	80019ec <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fe8d 	bl	8001728 <HAL_ADC_ErrorCallback>
}
 8001a0e:	bd10      	pop	{r4, pc}

08001a10 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a10:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001a12:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001a14:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001a16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a1a:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001a1c:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001a1e:	f043 0304 	orr.w	r3, r3, #4
 8001a22:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001a24:	f7ff fe80 	bl	8001728 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a28:	bd08      	pop	{r3, pc}
 8001a2a:	bf00      	nop

08001a2c <HAL_ADC_ConfigChannel>:
{
 8001a2c:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8001a2e:	2200      	movs	r2, #0
{
 8001a30:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001a32:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001a34:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8001a38:	2a01      	cmp	r2, #1
 8001a3a:	f000 80ef 	beq.w	8001c1c <HAL_ADC_ConfigChannel+0x1f0>
 8001a3e:	2401      	movs	r4, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a40:	6802      	ldr	r2, [r0, #0]
 8001a42:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001a44:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a48:	6890      	ldr	r0, [r2, #8]
 8001a4a:	0745      	lsls	r5, r0, #29
 8001a4c:	d509      	bpl.n	8001a62 <HAL_ADC_ConfigChannel+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a4e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001a50:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a52:	f042 0220 	orr.w	r2, r2, #32
 8001a56:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8001a58:	2200      	movs	r2, #0
 8001a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8001a5e:	b002      	add	sp, #8
 8001a60:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001a62:	680d      	ldr	r5, [r1, #0]
 8001a64:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001a66:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001a6a:	db0d      	blt.n	8001a88 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001a6c:	f3c5 0613 	ubfx	r6, r5, #0, #20
 8001a70:	2e00      	cmp	r6, #0
 8001a72:	f000 80c1 	beq.w	8001bf8 <HAL_ADC_ConfigChannel+0x1cc>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a76:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a7a:	b115      	cbz	r5, 8001a82 <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001a7c:	fab5 f585 	clz	r5, r5
 8001a80:	40ac      	lsls	r4, r5
 8001a82:	69d5      	ldr	r5, [r2, #28]
 8001a84:	432c      	orrs	r4, r5
 8001a86:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001a88:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8001a8a:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a8e:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8001a92:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a96:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 8001a98:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001a9c:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 8001aa0:	fa0c fc04 	lsl.w	ip, ip, r4
 8001aa4:	40a0      	lsls	r0, r4
 8001aa6:	f85e 4005 	ldr.w	r4, [lr, r5]
 8001aaa:	ea24 0c0c 	bic.w	ip, r4, ip
 8001aae:	ea4c 0000 	orr.w	r0, ip, r0
 8001ab2:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001ab6:	6890      	ldr	r0, [r2, #8]
 8001ab8:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001abc:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001abe:	d101      	bne.n	8001ac4 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001ac0:	0700      	lsls	r0, r0, #28
 8001ac2:	d542      	bpl.n	8001b4a <HAL_ADC_ConfigChannel+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ac4:	6890      	ldr	r0, [r2, #8]
 8001ac6:	07c6      	lsls	r6, r0, #31
 8001ac8:	d43d      	bmi.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001aca:	68cd      	ldr	r5, [r1, #12]
 8001acc:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8001ace:	f005 0618 	and.w	r6, r5, #24
 8001ad2:	48a9      	ldr	r0, [pc, #676]	@ (8001d78 <HAL_ADC_ConfigChannel+0x34c>)
 8001ad4:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 8001ad8:	40f0      	lsrs	r0, r6
 8001ada:	f3c4 0613 	ubfx	r6, r4, #0, #20
 8001ade:	4020      	ands	r0, r4
 8001ae0:	ea21 0106 	bic.w	r1, r1, r6
 8001ae4:	4301      	orrs	r1, r0
 8001ae6:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001aea:	49a4      	ldr	r1, [pc, #656]	@ (8001d7c <HAL_ADC_ConfigChannel+0x350>)
 8001aec:	428d      	cmp	r5, r1
 8001aee:	f000 808a 	beq.w	8001c06 <HAL_ADC_ConfigChannel+0x1da>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001af2:	2c00      	cmp	r4, #0
 8001af4:	da27      	bge.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001af6:	49a2      	ldr	r1, [pc, #648]	@ (8001d80 <HAL_ADC_ConfigChannel+0x354>)
 8001af8:	428a      	cmp	r2, r1
 8001afa:	f000 80bd 	beq.w	8001c78 <HAL_ADC_ConfigChannel+0x24c>
 8001afe:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 8001b02:	428a      	cmp	r2, r1
 8001b04:	f000 80b8 	beq.w	8001c78 <HAL_ADC_ConfigChannel+0x24c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b08:	489e      	ldr	r0, [pc, #632]	@ (8001d84 <HAL_ADC_ConfigChannel+0x358>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b0a:	499f      	ldr	r1, [pc, #636]	@ (8001d88 <HAL_ADC_ConfigChannel+0x35c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b0c:	6886      	ldr	r6, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b0e:	688d      	ldr	r5, [r1, #8]
 8001b10:	07ed      	lsls	r5, r5, #31
 8001b12:	d49c      	bmi.n	8001a4e <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001b14:	4d9d      	ldr	r5, [pc, #628]	@ (8001d8c <HAL_ADC_ConfigChannel+0x360>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001b16:	f006 7ce0 	and.w	ip, r6, #29360128	@ 0x1c00000
 8001b1a:	42ac      	cmp	r4, r5
 8001b1c:	f000 8156 	beq.w	8001dcc <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b20:	4d9b      	ldr	r5, [pc, #620]	@ (8001d90 <HAL_ADC_ConfigChannel+0x364>)
 8001b22:	42ac      	cmp	r4, r5
 8001b24:	f000 8118 	beq.w	8001d58 <HAL_ADC_ConfigChannel+0x32c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b28:	4d9a      	ldr	r5, [pc, #616]	@ (8001d94 <HAL_ADC_ConfigChannel+0x368>)
 8001b2a:	42ac      	cmp	r4, r5
 8001b2c:	d10b      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001b2e:	0274      	lsls	r4, r6, #9
 8001b30:	d409      	bmi.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
 8001b32:	428a      	cmp	r2, r1
 8001b34:	d107      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001b36:	6882      	ldr	r2, [r0, #8]
 8001b38:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001b3c:	ea42 020c 	orr.w	r2, r2, ip
 8001b40:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001b44:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b46:	2000      	movs	r0, #0
 8001b48:	e786      	b.n	8001a58 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001b4a:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001b4c:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 8001b50:	f04f 0e07 	mov.w	lr, #7
 8001b54:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001b56:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8001b58:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001b5c:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001b60:	fa0e fe04 	lsl.w	lr, lr, r4
 8001b64:	fa06 f404 	lsl.w	r4, r6, r4
 8001b68:	f85c 0005 	ldr.w	r0, [ip, r5]
 8001b6c:	ea20 000e 	bic.w	r0, r0, lr
 8001b70:	4320      	orrs	r0, r4
 8001b72:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001b76:	4888      	ldr	r0, [pc, #544]	@ (8001d98 <HAL_ADC_ConfigChannel+0x36c>)
 8001b78:	694d      	ldr	r5, [r1, #20]
 8001b7a:	6800      	ldr	r0, [r0, #0]
 8001b7c:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 8001b80:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 8001b84:	68d0      	ldr	r0, [r2, #12]
 8001b86:	d039      	beq.n	8001bfc <HAL_ADC_ConfigChannel+0x1d0>
 8001b88:	f010 0f10 	tst.w	r0, #16
 8001b8c:	68d0      	ldr	r0, [r2, #12]
 8001b8e:	d035      	beq.n	8001bfc <HAL_ADC_ConfigChannel+0x1d0>
 8001b90:	0840      	lsrs	r0, r0, #1
 8001b92:	f000 0008 	and.w	r0, r0, #8
 8001b96:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001b98:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001b9a:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001b9c:	2e04      	cmp	r6, #4
 8001b9e:	d040      	beq.n	8001c22 <HAL_ADC_ConfigChannel+0x1f6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ba0:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 8001ba4:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 8001ba8:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 8001bac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001bb0:	4320      	orrs	r0, r4
 8001bb2:	4328      	orrs	r0, r5
 8001bb4:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001bb8:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001bba:	690d      	ldr	r5, [r1, #16]
 8001bbc:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001bc0:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 8001bc4:	fab4 f484 	clz	r4, r4
 8001bc8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001bcc:	0964      	lsrs	r4, r4, #5
 8001bce:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8001bd2:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001bd6:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001bd8:	690d      	ldr	r5, [r1, #16]
 8001bda:	f1a0 0001 	sub.w	r0, r0, #1
 8001bde:	6914      	ldr	r4, [r2, #16]
 8001be0:	f005 051f 	and.w	r5, r5, #31
 8001be4:	fab0 f080 	clz	r0, r0
 8001be8:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 8001bec:	0940      	lsrs	r0, r0, #5
 8001bee:	02c0      	lsls	r0, r0, #11
 8001bf0:	40a8      	lsls	r0, r5
 8001bf2:	4320      	orrs	r0, r4
 8001bf4:	6110      	str	r0, [r2, #16]
}
 8001bf6:	e765      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001bf8:	4084      	lsls	r4, r0
 8001bfa:	e742      	b.n	8001a82 <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001bfc:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8001c00:	0040      	lsls	r0, r0, #1
 8001c02:	4085      	lsls	r5, r0
 8001c04:	e7c8      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x16c>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001c06:	495e      	ldr	r1, [pc, #376]	@ (8001d80 <HAL_ADC_ConfigChannel+0x354>)
 8001c08:	428a      	cmp	r2, r1
 8001c0a:	d07a      	beq.n	8001d02 <HAL_ADC_ConfigChannel+0x2d6>
 8001c0c:	4963      	ldr	r1, [pc, #396]	@ (8001d9c <HAL_ADC_ConfigChannel+0x370>)
 8001c0e:	428a      	cmp	r2, r1
 8001c10:	d040      	beq.n	8001c94 <HAL_ADC_ConfigChannel+0x268>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001c12:	69d1      	ldr	r1, [r2, #28]
 8001c14:	f041 0101 	orr.w	r1, r1, #1
 8001c18:	61d1      	str	r1, [r2, #28]
}
 8001c1a:	e76a      	b.n	8001af2 <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8001c1c:	2002      	movs	r0, #2
}
 8001c1e:	b002      	add	sp, #8
 8001c20:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c22:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8001c24:	0684      	lsls	r4, r0, #26
 8001c26:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8001c2a:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 8001c2e:	d014      	beq.n	8001c5a <HAL_ADC_ConfigChannel+0x22e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c30:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001c32:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001c36:	4284      	cmp	r4, r0
 8001c38:	d019      	beq.n	8001c6e <HAL_ADC_ConfigChannel+0x242>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c3a:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8001c3c:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001c40:	4284      	cmp	r4, r0
 8001c42:	d00f      	beq.n	8001c64 <HAL_ADC_ConfigChannel+0x238>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c44:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8001c46:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001c4a:	4284      	cmp	r4, r0
 8001c4c:	f47f af3a 	bne.w	8001ac4 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001c50:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8001c52:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001c56:	66d0      	str	r0, [r2, #108]	@ 0x6c
 8001c58:	e734      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001c5a:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8001c5c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001c60:	6610      	str	r0, [r2, #96]	@ 0x60
 8001c62:	e7e5      	b.n	8001c30 <HAL_ADC_ConfigChannel+0x204>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001c64:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8001c66:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001c6a:	6690      	str	r0, [r2, #104]	@ 0x68
 8001c6c:	e7ea      	b.n	8001c44 <HAL_ADC_ConfigChannel+0x218>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001c6e:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001c70:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001c74:	6650      	str	r0, [r2, #100]	@ 0x64
 8001c76:	e7e0      	b.n	8001c3a <HAL_ADC_ConfigChannel+0x20e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c78:	4949      	ldr	r1, [pc, #292]	@ (8001da0 <HAL_ADC_ConfigChannel+0x374>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c7a:	4a41      	ldr	r2, [pc, #260]	@ (8001d80 <HAL_ADC_ConfigChannel+0x354>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001c7c:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001c7e:	6892      	ldr	r2, [r2, #8]
 8001c80:	f012 0f01 	tst.w	r2, #1
 8001c84:	4a45      	ldr	r2, [pc, #276]	@ (8001d9c <HAL_ADC_ConfigChannel+0x370>)
 8001c86:	6892      	ldr	r2, [r2, #8]
 8001c88:	f47f aee1 	bne.w	8001a4e <HAL_ADC_ConfigChannel+0x22>
 8001c8c:	07d2      	lsls	r2, r2, #31
 8001c8e:	f53f aede 	bmi.w	8001a4e <HAL_ADC_ConfigChannel+0x22>
 8001c92:	e758      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001c94:	4943      	ldr	r1, [pc, #268]	@ (8001da4 <HAL_ADC_ConfigChannel+0x378>)
 8001c96:	428c      	cmp	r4, r1
 8001c98:	d058      	beq.n	8001d4c <HAL_ADC_ConfigChannel+0x320>
 8001c9a:	4943      	ldr	r1, [pc, #268]	@ (8001da8 <HAL_ADC_ConfigChannel+0x37c>)
 8001c9c:	428c      	cmp	r4, r1
 8001c9e:	d057      	beq.n	8001d50 <HAL_ADC_ConfigChannel+0x324>
 8001ca0:	4942      	ldr	r1, [pc, #264]	@ (8001dac <HAL_ADC_ConfigChannel+0x380>)
 8001ca2:	428c      	cmp	r4, r1
 8001ca4:	f000 80b5 	beq.w	8001e12 <HAL_ADC_ConfigChannel+0x3e6>
 8001ca8:	4941      	ldr	r1, [pc, #260]	@ (8001db0 <HAL_ADC_ConfigChannel+0x384>)
 8001caa:	428c      	cmp	r4, r1
 8001cac:	f000 80b3 	beq.w	8001e16 <HAL_ADC_ConfigChannel+0x3ea>
 8001cb0:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001cb4:	3110      	adds	r1, #16
 8001cb6:	428c      	cmp	r4, r1
 8001cb8:	f000 80af 	beq.w	8001e1a <HAL_ADC_ConfigChannel+0x3ee>
 8001cbc:	493d      	ldr	r1, [pc, #244]	@ (8001db4 <HAL_ADC_ConfigChannel+0x388>)
 8001cbe:	428c      	cmp	r4, r1
 8001cc0:	f000 80ad 	beq.w	8001e1e <HAL_ADC_ConfigChannel+0x3f2>
 8001cc4:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8001cc8:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8001ccc:	428c      	cmp	r4, r1
 8001cce:	f000 80a8 	beq.w	8001e22 <HAL_ADC_ConfigChannel+0x3f6>
 8001cd2:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001cd6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001cda:	428c      	cmp	r4, r1
 8001cdc:	f000 80a3 	beq.w	8001e26 <HAL_ADC_ConfigChannel+0x3fa>
 8001ce0:	4935      	ldr	r1, [pc, #212]	@ (8001db8 <HAL_ADC_ConfigChannel+0x38c>)
 8001ce2:	428c      	cmp	r4, r1
 8001ce4:	d195      	bne.n	8001c12 <HAL_ADC_ConfigChannel+0x1e6>
 8001ce6:	4935      	ldr	r1, [pc, #212]	@ (8001dbc <HAL_ADC_ConfigChannel+0x390>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce8:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8001cec:	2900      	cmp	r1, #0
 8001cee:	d031      	beq.n	8001d54 <HAL_ADC_ConfigChannel+0x328>
  return __builtin_clz(value);
 8001cf0:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	fa00 f101 	lsl.w	r1, r0, r1
 8001cfa:	69d0      	ldr	r0, [r2, #28]
 8001cfc:	4301      	orrs	r1, r0
 8001cfe:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d00:	e721      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001d02:	4928      	ldr	r1, [pc, #160]	@ (8001da4 <HAL_ADC_ConfigChannel+0x378>)
 8001d04:	428c      	cmp	r4, r1
 8001d06:	d021      	beq.n	8001d4c <HAL_ADC_ConfigChannel+0x320>
 8001d08:	4927      	ldr	r1, [pc, #156]	@ (8001da8 <HAL_ADC_ConfigChannel+0x37c>)
 8001d0a:	428c      	cmp	r4, r1
 8001d0c:	d020      	beq.n	8001d50 <HAL_ADC_ConfigChannel+0x324>
 8001d0e:	4927      	ldr	r1, [pc, #156]	@ (8001dac <HAL_ADC_ConfigChannel+0x380>)
 8001d10:	428c      	cmp	r4, r1
 8001d12:	d07e      	beq.n	8001e12 <HAL_ADC_ConfigChannel+0x3e6>
 8001d14:	4926      	ldr	r1, [pc, #152]	@ (8001db0 <HAL_ADC_ConfigChannel+0x384>)
 8001d16:	428c      	cmp	r4, r1
 8001d18:	d07d      	beq.n	8001e16 <HAL_ADC_ConfigChannel+0x3ea>
 8001d1a:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001d1e:	3110      	adds	r1, #16
 8001d20:	428c      	cmp	r4, r1
 8001d22:	d07a      	beq.n	8001e1a <HAL_ADC_ConfigChannel+0x3ee>
 8001d24:	4923      	ldr	r1, [pc, #140]	@ (8001db4 <HAL_ADC_ConfigChannel+0x388>)
 8001d26:	428c      	cmp	r4, r1
 8001d28:	d079      	beq.n	8001e1e <HAL_ADC_ConfigChannel+0x3f2>
 8001d2a:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8001d2e:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8001d32:	428c      	cmp	r4, r1
 8001d34:	d075      	beq.n	8001e22 <HAL_ADC_ConfigChannel+0x3f6>
 8001d36:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001d3a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001d3e:	428c      	cmp	r4, r1
 8001d40:	d071      	beq.n	8001e26 <HAL_ADC_ConfigChannel+0x3fa>
 8001d42:	491f      	ldr	r1, [pc, #124]	@ (8001dc0 <HAL_ADC_ConfigChannel+0x394>)
 8001d44:	428c      	cmp	r4, r1
 8001d46:	d1cb      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x2b4>
 8001d48:	491e      	ldr	r1, [pc, #120]	@ (8001dc4 <HAL_ADC_ConfigChannel+0x398>)
 8001d4a:	e7cd      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	e7cb      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001d50:	491d      	ldr	r1, [pc, #116]	@ (8001dc8 <HAL_ADC_ConfigChannel+0x39c>)
 8001d52:	e7c9      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001d54:	2101      	movs	r1, #1
 8001d56:	e7d0      	b.n	8001cfa <HAL_ADC_ConfigChannel+0x2ce>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d58:	01f5      	lsls	r5, r6, #7
 8001d5a:	f53f aef4 	bmi.w	8001b46 <HAL_ADC_ConfigChannel+0x11a>
 8001d5e:	428a      	cmp	r2, r1
 8001d60:	f47f aef1 	bne.w	8001b46 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d64:	6882      	ldr	r2, [r0, #8]
 8001d66:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001d6a:	ea42 020c 	orr.w	r2, r2, ip
 8001d6e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001d72:	6082      	str	r2, [r0, #8]
}
 8001d74:	e6e7      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
 8001d76:	bf00      	nop
 8001d78:	000fffff 	.word	0x000fffff
 8001d7c:	47ff0000 	.word	0x47ff0000
 8001d80:	40022000 	.word	0x40022000
 8001d84:	58026300 	.word	0x58026300
 8001d88:	58026000 	.word	0x58026000
 8001d8c:	cb840000 	.word	0xcb840000
 8001d90:	c7520000 	.word	0xc7520000
 8001d94:	cfb80000 	.word	0xcfb80000
 8001d98:	5c001000 	.word	0x5c001000
 8001d9c:	40022100 	.word	0x40022100
 8001da0:	40022300 	.word	0x40022300
 8001da4:	04300002 	.word	0x04300002
 8001da8:	08600004 	.word	0x08600004
 8001dac:	0c900008 	.word	0x0c900008
 8001db0:	10c00010 	.word	0x10c00010
 8001db4:	2a000400 	.word	0x2a000400
 8001db8:	4b840000 	.word	0x4b840000
 8001dbc:	4fb80000 	.word	0x4fb80000
 8001dc0:	43210000 	.word	0x43210000
 8001dc4:	47520000 	.word	0x47520000
 8001dc8:	19200040 	.word	0x19200040
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001dcc:	0236      	lsls	r6, r6, #8
 8001dce:	f53f aeba 	bmi.w	8001b46 <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dd2:	428a      	cmp	r2, r1
 8001dd4:	f47f aeb7 	bne.w	8001b46 <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dd8:	6882      	ldr	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001dda:	4914      	ldr	r1, [pc, #80]	@ (8001e2c <HAL_ADC_ConfigChannel+0x400>)
 8001ddc:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001de0:	ea42 020c 	orr.w	r2, r2, ip
 8001de4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001de8:	6082      	str	r2, [r0, #8]
 8001dea:	680a      	ldr	r2, [r1, #0]
 8001dec:	4910      	ldr	r1, [pc, #64]	@ (8001e30 <HAL_ADC_ConfigChannel+0x404>)
 8001dee:	0992      	lsrs	r2, r2, #6
 8001df0:	fba1 1202 	umull	r1, r2, r1, r2
 8001df4:	0992      	lsrs	r2, r2, #6
 8001df6:	3201      	adds	r2, #1
 8001df8:	0052      	lsls	r2, r2, #1
 8001dfa:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8001dfc:	9a01      	ldr	r2, [sp, #4]
 8001dfe:	2a00      	cmp	r2, #0
 8001e00:	f43f aea1 	beq.w	8001b46 <HAL_ADC_ConfigChannel+0x11a>
                wait_loop_index--;
 8001e04:	9a01      	ldr	r2, [sp, #4]
 8001e06:	3a01      	subs	r2, #1
 8001e08:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8001e0a:	9a01      	ldr	r2, [sp, #4]
 8001e0c:	2a00      	cmp	r2, #0
 8001e0e:	d1f9      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x3d8>
 8001e10:	e699      	b.n	8001b46 <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001e12:	4908      	ldr	r1, [pc, #32]	@ (8001e34 <HAL_ADC_ConfigChannel+0x408>)
 8001e14:	e768      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001e16:	4908      	ldr	r1, [pc, #32]	@ (8001e38 <HAL_ADC_ConfigChannel+0x40c>)
 8001e18:	e766      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001e1a:	4908      	ldr	r1, [pc, #32]	@ (8001e3c <HAL_ADC_ConfigChannel+0x410>)
 8001e1c:	e764      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001e1e:	4908      	ldr	r1, [pc, #32]	@ (8001e40 <HAL_ADC_ConfigChannel+0x414>)
 8001e20:	e762      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001e22:	4908      	ldr	r1, [pc, #32]	@ (8001e44 <HAL_ADC_ConfigChannel+0x418>)
 8001e24:	e760      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001e26:	4908      	ldr	r1, [pc, #32]	@ (8001e48 <HAL_ADC_ConfigChannel+0x41c>)
 8001e28:	e75e      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x2bc>
 8001e2a:	bf00      	nop
 8001e2c:	24000018 	.word	0x24000018
 8001e30:	053e2d63 	.word	0x053e2d63
 8001e34:	1d500080 	.word	0x1d500080
 8001e38:	21800100 	.word	0x21800100
 8001e3c:	25b00200 	.word	0x25b00200
 8001e40:	2e300800 	.word	0x2e300800
 8001e44:	32601000 	.word	0x32601000
 8001e48:	36902000 	.word	0x36902000

08001e4c <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e4c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	07d1      	lsls	r1, r2, #31
 8001e52:	d501      	bpl.n	8001e58 <ADC_Enable+0xc>
  return HAL_OK;
 8001e54:	2000      	movs	r0, #0
}
 8001e56:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001e58:	6899      	ldr	r1, [r3, #8]
 8001e5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ee8 <ADC_Enable+0x9c>)
 8001e5c:	4211      	tst	r1, r2
{
 8001e5e:	b570      	push	{r4, r5, r6, lr}
 8001e60:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001e62:	d12f      	bne.n	8001ec4 <ADC_Enable+0x78>
  MODIFY_REG(ADCx->CR,
 8001e64:	6899      	ldr	r1, [r3, #8]
 8001e66:	4a21      	ldr	r2, [pc, #132]	@ (8001eec <ADC_Enable+0xa0>)
 8001e68:	400a      	ands	r2, r1
 8001e6a:	f042 0201 	orr.w	r2, r2, #1
 8001e6e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001e70:	f7ff fc46 	bl	8001700 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e74:	6823      	ldr	r3, [r4, #0]
 8001e76:	4a1e      	ldr	r2, [pc, #120]	@ (8001ef0 <ADC_Enable+0xa4>)
    tickstart = HAL_GetTick();
 8001e78:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d02c      	beq.n	8001ed8 <ADC_Enable+0x8c>
 8001e7e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d028      	beq.n	8001ed8 <ADC_Enable+0x8c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001e86:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 8001e8a:	f502 4284 	add.w	r2, r2, #16896	@ 0x4200
 8001e8e:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	07d2      	lsls	r2, r2, #31
 8001e94:	d414      	bmi.n	8001ec0 <ADC_Enable+0x74>
  MODIFY_REG(ADCx->CR,
 8001e96:	4e15      	ldr	r6, [pc, #84]	@ (8001eec <ADC_Enable+0xa0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e98:	689a      	ldr	r2, [r3, #8]
 8001e9a:	07d0      	lsls	r0, r2, #31
 8001e9c:	d404      	bmi.n	8001ea8 <ADC_Enable+0x5c>
  MODIFY_REG(ADCx->CR,
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	4032      	ands	r2, r6
 8001ea2:	f042 0201 	orr.w	r2, r2, #1
 8001ea6:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ea8:	f7ff fc2a 	bl	8001700 <HAL_GetTick>
 8001eac:	1b43      	subs	r3, r0, r5
 8001eae:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001eb0:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001eb2:	d902      	bls.n	8001eba <ADC_Enable+0x6e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	07d1      	lsls	r1, r2, #31
 8001eb8:	d504      	bpl.n	8001ec4 <ADC_Enable+0x78>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	07d2      	lsls	r2, r2, #31
 8001ebe:	d5eb      	bpl.n	8001e98 <ADC_Enable+0x4c>
  return HAL_OK;
 8001ec0:	2000      	movs	r0, #0
}
 8001ec2:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ec4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8001ec6:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ec8:	f043 0310 	orr.w	r3, r3, #16
 8001ecc:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ece:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001ed0:	f043 0301 	orr.w	r3, r3, #1
 8001ed4:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8001ed6:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001ed8:	4a06      	ldr	r2, [pc, #24]	@ (8001ef4 <ADC_Enable+0xa8>)
 8001eda:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001edc:	06d6      	lsls	r6, r2, #27
 8001ede:	d0d7      	beq.n	8001e90 <ADC_Enable+0x44>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ee0:	4a05      	ldr	r2, [pc, #20]	@ (8001ef8 <ADC_Enable+0xac>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d1d4      	bne.n	8001e90 <ADC_Enable+0x44>
 8001ee6:	e7eb      	b.n	8001ec0 <ADC_Enable+0x74>
 8001ee8:	8000003f 	.word	0x8000003f
 8001eec:	7fffffc0 	.word	0x7fffffc0
 8001ef0:	40022000 	.word	0x40022000
 8001ef4:	40022300 	.word	0x40022300
 8001ef8:	40022100 	.word	0x40022100

08001efc <HAL_ADC_Start_DMA>:
{
 8001efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f00:	4b3b      	ldr	r3, [pc, #236]	@ (8001ff0 <HAL_ADC_Start_DMA+0xf4>)
{
 8001f02:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f04:	6800      	ldr	r0, [r0, #0]
{
 8001f06:	460e      	mov	r6, r1
 8001f08:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f0a:	4298      	cmp	r0, r3
 8001f0c:	d01c      	beq.n	8001f48 <HAL_ADC_Start_DMA+0x4c>
 8001f0e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001f12:	4298      	cmp	r0, r3
 8001f14:	d018      	beq.n	8001f48 <HAL_ADC_Start_DMA+0x4c>
 8001f16:	4b37      	ldr	r3, [pc, #220]	@ (8001ff4 <HAL_ADC_Start_DMA+0xf8>)
 8001f18:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f1a:	6885      	ldr	r5, [r0, #8]
 8001f1c:	f015 0504 	ands.w	r5, r5, #4
 8001f20:	d118      	bne.n	8001f54 <HAL_ADC_Start_DMA+0x58>
    __HAL_LOCK(hadc);
 8001f22:	f894 2050 	ldrb.w	r2, [r4, #80]	@ 0x50
 8001f26:	2a01      	cmp	r2, #1
 8001f28:	d014      	beq.n	8001f54 <HAL_ADC_Start_DMA+0x58>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f2a:	f003 081f 	and.w	r8, r3, #31
 8001f2e:	f240 2321 	movw	r3, #545	@ 0x221
 8001f32:	2001      	movs	r0, #1
 8001f34:	fa23 f308 	lsr.w	r3, r3, r8
 8001f38:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f3c:	4003      	ands	r3, r0
 8001f3e:	d10c      	bne.n	8001f5a <HAL_ADC_Start_DMA+0x5e>
      __HAL_UNLOCK(hadc);
 8001f40:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8001f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f48:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff8 <HAL_ADC_Start_DMA+0xfc>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f4c:	6885      	ldr	r5, [r0, #8]
 8001f4e:	f015 0504 	ands.w	r5, r5, #4
 8001f52:	d0e6      	beq.n	8001f22 <HAL_ADC_Start_DMA+0x26>
    __HAL_LOCK(hadc);
 8001f54:	2002      	movs	r0, #2
}
 8001f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	f7ff ff76 	bl	8001e4c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8001f60:	2800      	cmp	r0, #0
 8001f62:	d140      	bne.n	8001fe6 <HAL_ADC_Start_DMA+0xea>
        ADC_STATE_CLR_SET(hadc->State,
 8001f64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001f66:	4b25      	ldr	r3, [pc, #148]	@ (8001ffc <HAL_ADC_Start_DMA+0x100>)
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f68:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f70:	6563      	str	r3, [r4, #84]	@ 0x54
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f72:	f1b8 0f00 	cmp.w	r8, #0
 8001f76:	d002      	beq.n	8001f7e <HAL_ADC_Start_DMA+0x82>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f78:	4b21      	ldr	r3, [pc, #132]	@ (8002000 <HAL_ADC_Start_DMA+0x104>)
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f7a:	4299      	cmp	r1, r3
 8001f7c:	d003      	beq.n	8001f86 <HAL_ADC_Start_DMA+0x8a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f7e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001f80:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001f84:	6563      	str	r3, [r4, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001f86:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001f88:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 8001f8c:	d02e      	beq.n	8001fec <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001f90:	f023 0306 	bic.w	r3, r3, #6
 8001f94:	65a3      	str	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f96:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f98:	4632      	mov	r2, r6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f9a:	4d1a      	ldr	r5, [pc, #104]	@ (8002004 <HAL_ADC_Start_DMA+0x108>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f9c:	463b      	mov	r3, r7
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001f9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001fa0:	3140      	adds	r1, #64	@ 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001fa2:	63c5      	str	r5, [r0, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fa4:	4d18      	ldr	r5, [pc, #96]	@ (8002008 <HAL_ADC_Start_DMA+0x10c>)
 8001fa6:	6405      	str	r5, [r0, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fa8:	4d18      	ldr	r5, [pc, #96]	@ (800200c <HAL_ADC_Start_DMA+0x110>)
 8001faa:	64c5      	str	r5, [r0, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fac:	251c      	movs	r5, #28
 8001fae:	f841 5c40 	str.w	r5, [r1, #-64]
        __HAL_UNLOCK(hadc);
 8001fb2:	2500      	movs	r5, #0
 8001fb4:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fb8:	f851 5c3c 	ldr.w	r5, [r1, #-60]
 8001fbc:	f045 0510 	orr.w	r5, r5, #16
 8001fc0:	f841 5c3c 	str.w	r5, [r1, #-60]
 8001fc4:	f851 5c34 	ldr.w	r5, [r1, #-52]
 8001fc8:	f025 0503 	bic.w	r5, r5, #3
 8001fcc:	4335      	orrs	r5, r6
 8001fce:	f841 5c34 	str.w	r5, [r1, #-52]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fd2:	f001 f8bb 	bl	800314c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001fd6:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <HAL_ADC_Start_DMA+0x114>)
 8001fda:	6891      	ldr	r1, [r2, #8]
 8001fdc:	400b      	ands	r3, r1
 8001fde:	f043 0304 	orr.w	r3, r3, #4
 8001fe2:	6093      	str	r3, [r2, #8]
}
 8001fe4:	e7b7      	b.n	8001f56 <HAL_ADC_Start_DMA+0x5a>
        __HAL_UNLOCK(hadc);
 8001fe6:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8001fea:	e7b4      	b.n	8001f56 <HAL_ADC_Start_DMA+0x5a>
          ADC_CLEAR_ERRORCODE(hadc);
 8001fec:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001fee:	e7d2      	b.n	8001f96 <HAL_ADC_Start_DMA+0x9a>
 8001ff0:	40022000 	.word	0x40022000
 8001ff4:	58026300 	.word	0x58026300
 8001ff8:	40022300 	.word	0x40022300
 8001ffc:	fffff0fe 	.word	0xfffff0fe
 8002000:	40022100 	.word	0x40022100
 8002004:	080019a5 	.word	0x080019a5
 8002008:	08001719 	.word	0x08001719
 800200c:	08001a11 	.word	0x08001a11
 8002010:	7fffffc0 	.word	0x7fffffc0

08002014 <ADC_Disable>:
{
 8002014:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002016:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002018:	689a      	ldr	r2, [r3, #8]
 800201a:	0795      	lsls	r5, r2, #30
 800201c:	d502      	bpl.n	8002024 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800201e:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002020:	2000      	movs	r0, #0
}
 8002022:	bd38      	pop	{r3, r4, r5, pc}
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	07d4      	lsls	r4, r2, #31
 8002028:	d5fa      	bpl.n	8002020 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	4604      	mov	r4, r0
 800202e:	f002 020d 	and.w	r2, r2, #13
 8002032:	2a01      	cmp	r2, #1
 8002034:	d009      	beq.n	800204a <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002036:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 8002038:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800203a:	f043 0310 	orr.w	r3, r3, #16
 800203e:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002040:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 8002048:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 800204a:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800204c:	2103      	movs	r1, #3
 800204e:	4a0d      	ldr	r2, [pc, #52]	@ (8002084 <ADC_Disable+0x70>)
 8002050:	4002      	ands	r2, r0
 8002052:	f042 0202 	orr.w	r2, r2, #2
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800205a:	f7ff fb51 	bl	8001700 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800205e:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002060:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	07d9      	lsls	r1, r3, #31
 8002066:	d403      	bmi.n	8002070 <ADC_Disable+0x5c>
 8002068:	e7da      	b.n	8002020 <ADC_Disable+0xc>
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	07db      	lsls	r3, r3, #31
 800206e:	d5d7      	bpl.n	8002020 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002070:	f7ff fb46 	bl	8001700 <HAL_GetTick>
 8002074:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002076:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002078:	2802      	cmp	r0, #2
 800207a:	d9f6      	bls.n	800206a <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800207c:	689a      	ldr	r2, [r3, #8]
 800207e:	07d2      	lsls	r2, r2, #31
 8002080:	d5f3      	bpl.n	800206a <ADC_Disable+0x56>
 8002082:	e7d8      	b.n	8002036 <ADC_Disable+0x22>
 8002084:	7fffffc0 	.word	0x7fffffc0

08002088 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002088:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800208a:	4a4f      	ldr	r2, [pc, #316]	@ (80021c8 <ADC_ConfigureBoostMode+0x140>)
{
 800208c:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800208e:	6803      	ldr	r3, [r0, #0]
 8002090:	4293      	cmp	r3, r2
 8002092:	d024      	beq.n	80020de <ADC_ConfigureBoostMode+0x56>
 8002094:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8002098:	4293      	cmp	r3, r2
 800209a:	d020      	beq.n	80020de <ADC_ConfigureBoostMode+0x56>
 800209c:	4b4b      	ldr	r3, [pc, #300]	@ (80021cc <ADC_ConfigureBoostMode+0x144>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 80020a4:	d020      	beq.n	80020e8 <ADC_ConfigureBoostMode+0x60>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80020a6:	f002 fce7 	bl	8004a78 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80020aa:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 80020ac:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80020ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80020b2:	d06d      	beq.n	8002190 <ADC_ConfigureBoostMode+0x108>
 80020b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80020b8:	d072      	beq.n	80021a0 <ADC_ConfigureBoostMode+0x118>
 80020ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020be:	d067      	beq.n	8002190 <ADC_ConfigureBoostMode+0x108>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80020c0:	f7ff fb24 	bl	800170c <HAL_GetREVID>
 80020c4:	f241 0303 	movw	r3, #4099	@ 0x1003
 80020c8:	4298      	cmp	r0, r3
 80020ca:	d82d      	bhi.n	8002128 <ADC_ConfigureBoostMode+0xa0>
  {
    if (freq > 20000000UL)
 80020cc:	4a40      	ldr	r2, [pc, #256]	@ (80021d0 <ADC_ConfigureBoostMode+0x148>)
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80020ce:	6823      	ldr	r3, [r4, #0]
    if (freq > 20000000UL)
 80020d0:	4295      	cmp	r5, r2
 80020d2:	d947      	bls.n	8002164 <ADC_ConfigureBoostMode+0xdc>
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80020d4:	689a      	ldr	r2, [r3, #8]
 80020d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020da:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80020dc:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80020de:	4b3d      	ldr	r3, [pc, #244]	@ (80021d4 <ADC_ConfigureBoostMode+0x14c>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 80020e6:	d1de      	bne.n	80020a6 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80020e8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80020ec:	2100      	movs	r1, #0
 80020ee:	f003 ff3d 	bl	8005f6c <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80020f2:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80020f4:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80020f6:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80020fa:	d04d      	beq.n	8002198 <ADC_ConfigureBoostMode+0x110>
 80020fc:	d825      	bhi.n	800214a <ADC_ConfigureBoostMode+0xc2>
 80020fe:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002102:	d04b      	beq.n	800219c <ADC_ConfigureBoostMode+0x114>
 8002104:	d84e      	bhi.n	80021a4 <ADC_ConfigureBoostMode+0x11c>
 8002106:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800210a:	d008      	beq.n	800211e <ADC_ConfigureBoostMode+0x96>
 800210c:	d855      	bhi.n	80021ba <ADC_ConfigureBoostMode+0x132>
 800210e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002112:	d004      	beq.n	800211e <ADC_ConfigureBoostMode+0x96>
 8002114:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8002118:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800211c:	d1d0      	bne.n	80020c0 <ADC_ConfigureBoostMode+0x38>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800211e:	0c9b      	lsrs	r3, r3, #18
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8002126:	e7cb      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
    if (freq <= 6250000UL)
 8002128:	4a2b      	ldr	r2, [pc, #172]	@ (80021d8 <ADC_ConfigureBoostMode+0x150>)
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800212a:	6823      	ldr	r3, [r4, #0]
    if (freq <= 6250000UL)
 800212c:	4295      	cmp	r5, r2
 800212e:	d923      	bls.n	8002178 <ADC_ConfigureBoostMode+0xf0>
    else if (freq <= 12500000UL)
 8002130:	4a2a      	ldr	r2, [pc, #168]	@ (80021dc <ADC_ConfigureBoostMode+0x154>)
 8002132:	4295      	cmp	r5, r2
 8002134:	d925      	bls.n	8002182 <ADC_ConfigureBoostMode+0xfa>
    else if (freq <= 25000000UL)
 8002136:	4a2a      	ldr	r2, [pc, #168]	@ (80021e0 <ADC_ConfigureBoostMode+0x158>)
 8002138:	4295      	cmp	r5, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800213a:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 800213c:	d839      	bhi.n	80021b2 <ADC_ConfigureBoostMode+0x12a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800213e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002142:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002146:	609a      	str	r2, [r3, #8]
}
 8002148:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 800214a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800214e:	d02e      	beq.n	80021ae <ADC_ConfigureBoostMode+0x126>
 8002150:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002154:	d1b4      	bne.n	80020c0 <ADC_ConfigureBoostMode+0x38>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002156:	f7ff fad9 	bl	800170c <HAL_GetREVID>
 800215a:	f241 0303 	movw	r3, #4099	@ 0x1003
 800215e:	4298      	cmp	r0, r3
 8002160:	d805      	bhi.n	800216e <ADC_ConfigureBoostMode+0xe6>
 8002162:	6823      	ldr	r3, [r4, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002164:	689a      	ldr	r2, [r3, #8]
 8002166:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800216a:	609a      	str	r2, [r3, #8]
}
 800216c:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 800216e:	4b1a      	ldr	r3, [pc, #104]	@ (80021d8 <ADC_ConfigureBoostMode+0x150>)
 8002170:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8002174:	6823      	ldr	r3, [r4, #0]
 8002176:	d304      	bcc.n	8002182 <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800217e:	609a      	str	r2, [r3, #8]
}
 8002180:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002188:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800218c:	609a      	str	r2, [r3, #8]
}
 800218e:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002190:	0c1b      	lsrs	r3, r3, #16
 8002192:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8002196:	e793      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
        freq /= 64UL;
 8002198:	0985      	lsrs	r5, r0, #6
        break;
 800219a:	e791      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
        freq /= 16UL;
 800219c:	0905      	lsrs	r5, r0, #4
        break;
 800219e:	e78f      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
        freq /= 4UL;
 80021a0:	0885      	lsrs	r5, r0, #2
        break;
 80021a2:	e78d      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
    switch (hadc->Init.ClockPrescaler)
 80021a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80021a8:	d18a      	bne.n	80020c0 <ADC_ConfigureBoostMode+0x38>
        freq /= 32UL;
 80021aa:	0945      	lsrs	r5, r0, #5
        break;
 80021ac:	e788      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
        freq /= 128UL;
 80021ae:	09c5      	lsrs	r5, r0, #7
        break;
 80021b0:	e786      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80021b2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80021b6:	609a      	str	r2, [r3, #8]
}
 80021b8:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80021ba:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80021be:	d0ae      	beq.n	800211e <ADC_ConfigureBoostMode+0x96>
 80021c0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80021c4:	d0ab      	beq.n	800211e <ADC_ConfigureBoostMode+0x96>
 80021c6:	e77b      	b.n	80020c0 <ADC_ConfigureBoostMode+0x38>
 80021c8:	40022000 	.word	0x40022000
 80021cc:	58026300 	.word	0x58026300
 80021d0:	01312d00 	.word	0x01312d00
 80021d4:	40022300 	.word	0x40022300
 80021d8:	00bebc21 	.word	0x00bebc21
 80021dc:	017d7841 	.word	0x017d7841
 80021e0:	02faf081 	.word	0x02faf081

080021e4 <HAL_ADC_Init>:
{
 80021e4:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 80021e6:	2300      	movs	r3, #0
{
 80021e8:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80021ea:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80021ec:	2800      	cmp	r0, #0
 80021ee:	f000 80a9 	beq.w	8002344 <HAL_ADC_Init+0x160>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021f2:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 80021f4:	4604      	mov	r4, r0
 80021f6:	2d00      	cmp	r5, #0
 80021f8:	f000 80aa 	beq.w	8002350 <HAL_ADC_Init+0x16c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021fc:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021fe:	6893      	ldr	r3, [r2, #8]
 8002200:	009d      	lsls	r5, r3, #2
 8002202:	d503      	bpl.n	800220c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002204:	6891      	ldr	r1, [r2, #8]
 8002206:	4b71      	ldr	r3, [pc, #452]	@ (80023cc <HAL_ADC_Init+0x1e8>)
 8002208:	400b      	ands	r3, r1
 800220a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800220c:	6893      	ldr	r3, [r2, #8]
 800220e:	00d8      	lsls	r0, r3, #3
 8002210:	d416      	bmi.n	8002240 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002212:	4b6f      	ldr	r3, [pc, #444]	@ (80023d0 <HAL_ADC_Init+0x1ec>)
 8002214:	496f      	ldr	r1, [pc, #444]	@ (80023d4 <HAL_ADC_Init+0x1f0>)
 8002216:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002218:	6890      	ldr	r0, [r2, #8]
 800221a:	099b      	lsrs	r3, r3, #6
 800221c:	fba1 1303 	umull	r1, r3, r1, r3
 8002220:	496d      	ldr	r1, [pc, #436]	@ (80023d8 <HAL_ADC_Init+0x1f4>)
 8002222:	099b      	lsrs	r3, r3, #6
 8002224:	4001      	ands	r1, r0
 8002226:	3301      	adds	r3, #1
 8002228:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800222c:	6091      	str	r1, [r2, #8]
 800222e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002230:	9b01      	ldr	r3, [sp, #4]
 8002232:	b12b      	cbz	r3, 8002240 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8002234:	9b01      	ldr	r3, [sp, #4]
 8002236:	3b01      	subs	r3, #1
 8002238:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800223a:	9b01      	ldr	r3, [sp, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f9      	bne.n	8002234 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002240:	6893      	ldr	r3, [r2, #8]
 8002242:	00d9      	lsls	r1, r3, #3
 8002244:	f100 8082 	bmi.w	800234c <HAL_ADC_Init+0x168>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002248:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 800224a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800224c:	f043 0310 	orr.w	r3, r3, #16
 8002250:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002252:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002254:	432b      	orrs	r3, r5
 8002256:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002258:	6893      	ldr	r3, [r2, #8]
 800225a:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800225e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002260:	d16c      	bne.n	800233c <HAL_ADC_Init+0x158>
 8002262:	06db      	lsls	r3, r3, #27
 8002264:	d46a      	bmi.n	800233c <HAL_ADC_Init+0x158>
    ADC_STATE_CLR_SET(hadc->State,
 8002266:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002268:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800226c:	f043 0302 	orr.w	r3, r3, #2
 8002270:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002272:	6893      	ldr	r3, [r2, #8]
 8002274:	07de      	lsls	r6, r3, #31
 8002276:	d40c      	bmi.n	8002292 <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002278:	4b58      	ldr	r3, [pc, #352]	@ (80023dc <HAL_ADC_Init+0x1f8>)
 800227a:	429a      	cmp	r2, r3
 800227c:	f000 8081 	beq.w	8002382 <HAL_ADC_Init+0x19e>
 8002280:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002284:	429a      	cmp	r2, r3
 8002286:	d07c      	beq.n	8002382 <HAL_ADC_Init+0x19e>
 8002288:	4b55      	ldr	r3, [pc, #340]	@ (80023e0 <HAL_ADC_Init+0x1fc>)
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	07d9      	lsls	r1, r3, #31
 800228e:	f140 808a 	bpl.w	80023a6 <HAL_ADC_Init+0x1c2>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002292:	f7ff fa3b 	bl	800170c <HAL_GetREVID>
 8002296:	f241 0303 	movw	r3, #4099	@ 0x1003
 800229a:	68a1      	ldr	r1, [r4, #8]
 800229c:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800229e:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80022a0:	d85c      	bhi.n	800235c <HAL_ADC_Init+0x178>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022a2:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022a6:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80022a8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80022aa:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 80022ae:	4302      	orrs	r2, r0
 80022b0:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d103      	bne.n	80022be <HAL_ADC_Init+0xda>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022b6:	6a23      	ldr	r3, [r4, #32]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022be:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80022c0:	b123      	cbz	r3, 80022cc <HAL_ADC_Init+0xe8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022c2:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80022c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80022c8:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022ca:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	4945      	ldr	r1, [pc, #276]	@ (80023e4 <HAL_ADC_Init+0x200>)
 80022d0:	68d8      	ldr	r0, [r3, #12]
 80022d2:	4001      	ands	r1, r0
 80022d4:	4311      	orrs	r1, r2
 80022d6:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022de:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022e0:	d11c      	bne.n	800231c <HAL_ADC_Init+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022e2:	0712      	lsls	r2, r2, #28
 80022e4:	d41a      	bmi.n	800231c <HAL_ADC_Init+0x138>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80022e6:	68d8      	ldr	r0, [r3, #12]
 80022e8:	4a3f      	ldr	r2, [pc, #252]	@ (80023e8 <HAL_ADC_Init+0x204>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80022ea:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80022ec:	4002      	ands	r2, r0
 80022ee:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80022f2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80022f4:	430a      	orrs	r2, r1
 80022f6:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80022f8:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 80022fc:	2a01      	cmp	r2, #1
 80022fe:	d054      	beq.n	80023aa <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002300:	691a      	ldr	r2, [r3, #16]
 8002302:	f022 0201 	bic.w	r2, r2, #1
 8002306:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002308:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800230a:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800230c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800230e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002312:	430a      	orrs	r2, r1
 8002314:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8002316:	f7ff feb7 	bl	8002088 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800231a:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800231c:	68e2      	ldr	r2, [r4, #12]
 800231e:	2a01      	cmp	r2, #1
 8002320:	d027      	beq.n	8002372 <HAL_ADC_Init+0x18e>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002322:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002324:	f022 020f 	bic.w	r2, r2, #15
 8002328:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800232a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 800232c:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800232e:	f023 0303 	bic.w	r3, r3, #3
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6563      	str	r3, [r4, #84]	@ 0x54
}
 8002338:	b002      	add	sp, #8
 800233a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800233c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800233e:	f043 0310 	orr.w	r3, r3, #16
 8002342:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 8002344:	2501      	movs	r5, #1
}
 8002346:	4628      	mov	r0, r5
 8002348:	b002      	add	sp, #8
 800234a:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234c:	2500      	movs	r5, #0
 800234e:	e783      	b.n	8002258 <HAL_ADC_Init+0x74>
    HAL_ADC_MspInit(hadc);
 8002350:	f7fe ff0a 	bl	8001168 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002354:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 8002356:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 800235a:	e74f      	b.n	80021fc <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800235c:	2910      	cmp	r1, #16
 800235e:	d1a0      	bne.n	80022a2 <HAL_ADC_Init+0xbe>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002360:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002362:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002364:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002368:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800236a:	430a      	orrs	r2, r1
 800236c:	f042 021c 	orr.w	r2, r2, #28
 8002370:	e79f      	b.n	80022b2 <HAL_ADC_Init+0xce>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002372:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002374:	69a2      	ldr	r2, [r4, #24]
 8002376:	f021 010f 	bic.w	r1, r1, #15
 800237a:	3a01      	subs	r2, #1
 800237c:	430a      	orrs	r2, r1
 800237e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002380:	e7d3      	b.n	800232a <HAL_ADC_Init+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002382:	4b16      	ldr	r3, [pc, #88]	@ (80023dc <HAL_ADC_Init+0x1f8>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f013 0f01 	tst.w	r3, #1
 800238a:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <HAL_ADC_Init+0x208>)
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	d180      	bne.n	8002292 <HAL_ADC_Init+0xae>
 8002390:	07d8      	lsls	r0, r3, #31
 8002392:	f53f af7e 	bmi.w	8002292 <HAL_ADC_Init+0xae>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002396:	4a16      	ldr	r2, [pc, #88]	@ (80023f0 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002398:	6893      	ldr	r3, [r2, #8]
 800239a:	6861      	ldr	r1, [r4, #4]
 800239c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80023a0:	430b      	orrs	r3, r1
 80023a2:	6093      	str	r3, [r2, #8]
}
 80023a4:	e775      	b.n	8002292 <HAL_ADC_Init+0xae>
 80023a6:	4a13      	ldr	r2, [pc, #76]	@ (80023f4 <HAL_ADC_Init+0x210>)
 80023a8:	e7f6      	b.n	8002398 <HAL_ADC_Init+0x1b4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80023aa:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 80023ae:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 80023b0:	3901      	subs	r1, #1
 80023b2:	6918      	ldr	r0, [r3, #16]
 80023b4:	4332      	orrs	r2, r6
 80023b6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80023ba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80023bc:	430a      	orrs	r2, r1
 80023be:	490e      	ldr	r1, [pc, #56]	@ (80023f8 <HAL_ADC_Init+0x214>)
 80023c0:	4001      	ands	r1, r0
 80023c2:	430a      	orrs	r2, r1
 80023c4:	f042 0201 	orr.w	r2, r2, #1
 80023c8:	611a      	str	r2, [r3, #16]
 80023ca:	e79d      	b.n	8002308 <HAL_ADC_Init+0x124>
 80023cc:	5fffffc0 	.word	0x5fffffc0
 80023d0:	24000018 	.word	0x24000018
 80023d4:	053e2d63 	.word	0x053e2d63
 80023d8:	6fffffc0 	.word	0x6fffffc0
 80023dc:	40022000 	.word	0x40022000
 80023e0:	58026000 	.word	0x58026000
 80023e4:	fff0c003 	.word	0xfff0c003
 80023e8:	ffffbffc 	.word	0xffffbffc
 80023ec:	40022100 	.word	0x40022100
 80023f0:	40022300 	.word	0x40022300
 80023f4:	58026300 	.word	0x58026300
 80023f8:	fc00f81e 	.word	0xfc00f81e

080023fc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80023fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80023fe:	2300      	movs	r3, #0
{
 8002400:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002402:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002404:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8002408:	2b01      	cmp	r3, #1
 800240a:	d040      	beq.n	800248e <HAL_ADCEx_Calibration_Start+0x92>
 800240c:	2301      	movs	r3, #1
 800240e:	4604      	mov	r4, r0
 8002410:	460e      	mov	r6, r1
 8002412:	4615      	mov	r5, r2
 8002414:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002418:	f7ff fdfc 	bl	8002014 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800241c:	b9e8      	cbnz	r0, 800245a <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800241e:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8002420:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 8002424:	4b1b      	ldr	r3, [pc, #108]	@ (8002494 <HAL_ADCEx_Calibration_Start+0x98>)
 8002426:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800242a:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 800242c:	403b      	ands	r3, r7
 800242e:	f043 0302 	orr.w	r3, r3, #2
 8002432:	6563      	str	r3, [r4, #84]	@ 0x54
 8002434:	4b18      	ldr	r3, [pc, #96]	@ (8002498 <HAL_ADCEx_Calibration_Start+0x9c>)
 8002436:	68ae      	ldr	r6, [r5, #8]
 8002438:	4033      	ands	r3, r6
 800243a:	4313      	orrs	r3, r2
 800243c:	430b      	orrs	r3, r1
 800243e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002442:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002444:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002446:	4a15      	ldr	r2, [pc, #84]	@ (800249c <HAL_ADCEx_Calibration_Start+0xa0>)
 8002448:	2b00      	cmp	r3, #0
 800244a:	db0f      	blt.n	800246c <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800244c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800244e:	f023 0303 	bic.w	r3, r3, #3
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	6563      	str	r3, [r4, #84]	@ 0x54
 8002458:	e003      	b.n	8002462 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800245a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800245c:	f043 0310 	orr.w	r3, r3, #16
 8002460:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002462:	2300      	movs	r3, #0
 8002464:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8002468:	b003      	add	sp, #12
 800246a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 800246c:	9b01      	ldr	r3, [sp, #4]
 800246e:	3301      	adds	r3, #1
 8002470:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002472:	9b01      	ldr	r3, [sp, #4]
 8002474:	4293      	cmp	r3, r2
 8002476:	d3e5      	bcc.n	8002444 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8002478:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 800247a:	2200      	movs	r2, #0
        return HAL_ERROR;
 800247c:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800247e:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8002482:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8002486:	f043 0310 	orr.w	r3, r3, #16
 800248a:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 800248c:	e7ec      	b.n	8002468 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 800248e:	2002      	movs	r0, #2
}
 8002490:	b003      	add	sp, #12
 8002492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002494:	ffffeefd 	.word	0xffffeefd
 8002498:	3ffeffc0 	.word	0x3ffeffc0
 800249c:	25c3f800 	.word	0x25c3f800

080024a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop

080024a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            and if a new injected context is set when queue is full (maximum 2
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop

080024a8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop

080024ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop

080024b0 <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop

080024b4 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024b4:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 80024b8:	2a01      	cmp	r2, #1
 80024ba:	d035      	beq.n	8002528 <HAL_ADCEx_MultiModeConfigChannel+0x74>
 80024bc:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80024be:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80024c0:	2001      	movs	r0, #1
{
 80024c2:	b4f0      	push	{r4, r5, r6, r7}
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024c4:	4d28      	ldr	r5, [pc, #160]	@ (8002568 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
{
 80024c6:	b09a      	sub	sp, #104	@ 0x68
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024c8:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80024ca:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024cc:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 80024ce:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80024d2:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80024d4:	d008      	beq.n	80024e8 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d6:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024dc:	f041 0120 	orr.w	r1, r1, #32
 80024e0:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80024e2:	b01a      	add	sp, #104	@ 0x68
 80024e4:	bcf0      	pop	{r4, r5, r6, r7}
 80024e6:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024e8:	4a20      	ldr	r2, [pc, #128]	@ (800256c <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 80024ea:	6890      	ldr	r0, [r2, #8]
 80024ec:	0740      	lsls	r0, r0, #29
 80024ee:	d50b      	bpl.n	8002508 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 80024f0:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 80024f4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024f6:	f042 0220 	orr.w	r2, r2, #32
 80024fa:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8002502:	b01a      	add	sp, #104	@ 0x68
 8002504:	bcf0      	pop	{r4, r5, r6, r7}
 8002506:	4770      	bx	lr
 8002508:	68a0      	ldr	r0, [r4, #8]
 800250a:	0745      	lsls	r5, r0, #29
 800250c:	d4f1      	bmi.n	80024f2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800250e:	6808      	ldr	r0, [r1, #0]
 8002510:	b9a0      	cbnz	r0, 800253c <HAL_ADCEx_MultiModeConfigChannel+0x88>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002512:	4917      	ldr	r1, [pc, #92]	@ (8002570 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8002514:	6888      	ldr	r0, [r1, #8]
 8002516:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 800251a:	6088      	str	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800251c:	68a0      	ldr	r0, [r4, #8]
 800251e:	07c0      	lsls	r0, r0, #31
 8002520:	d504      	bpl.n	800252c <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002522:	6892      	ldr	r2, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002524:	2000      	movs	r0, #0
 8002526:	e7e9      	b.n	80024fc <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 8002528:	2002      	movs	r0, #2
}
 800252a:	4770      	bx	lr
 800252c:	6892      	ldr	r2, [r2, #8]
 800252e:	07d5      	lsls	r5, r2, #31
 8002530:	d4f8      	bmi.n	8002524 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002532:	6888      	ldr	r0, [r1, #8]
 8002534:	4a0f      	ldr	r2, [pc, #60]	@ (8002574 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8002536:	4002      	ands	r2, r0
 8002538:	608a      	str	r2, [r1, #8]
 800253a:	e7f3      	b.n	8002524 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800253c:	4e0c      	ldr	r6, [pc, #48]	@ (8002570 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 800253e:	684f      	ldr	r7, [r1, #4]
 8002540:	68b5      	ldr	r5, [r6, #8]
 8002542:	f425 4540 	bic.w	r5, r5, #49152	@ 0xc000
 8002546:	433d      	orrs	r5, r7
 8002548:	60b5      	str	r5, [r6, #8]
 800254a:	68a4      	ldr	r4, [r4, #8]
 800254c:	07e4      	lsls	r4, r4, #31
 800254e:	d4e8      	bmi.n	8002522 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002550:	6892      	ldr	r2, [r2, #8]
 8002552:	07d7      	lsls	r7, r2, #31
 8002554:	d4e6      	bmi.n	8002524 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        MODIFY_REG(tmpADC_Common->CCR,
 8002556:	688a      	ldr	r2, [r1, #8]
 8002558:	68b4      	ldr	r4, [r6, #8]
 800255a:	4310      	orrs	r0, r2
 800255c:	4a05      	ldr	r2, [pc, #20]	@ (8002574 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 800255e:	4022      	ands	r2, r4
 8002560:	4310      	orrs	r0, r2
 8002562:	60b0      	str	r0, [r6, #8]
 8002564:	e7de      	b.n	8002524 <HAL_ADCEx_MultiModeConfigChannel+0x70>
 8002566:	bf00      	nop
 8002568:	40022000 	.word	0x40022000
 800256c:	40022100 	.word	0x40022100
 8002570:	40022300 	.word	0x40022300
 8002574:	fffff0e0 	.word	0xfffff0e0

08002578 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002578:	4906      	ldr	r1, [pc, #24]	@ (8002594 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800257a:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800257e:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002582:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002584:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002588:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800258c:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800258e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002590:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002592:	4770      	bx	lr
 8002594:	e000ed00 	.word	0xe000ed00
 8002598:	05fa0000 	.word	0x05fa0000

0800259c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800259c:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <HAL_NVIC_SetPriority+0x6c>)
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025a4:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a6:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025aa:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ae:	f1be 0f04 	cmp.w	lr, #4
 80025b2:	bf28      	it	cs
 80025b4:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b8:	f1bc 0f06 	cmp.w	ip, #6
 80025bc:	d91a      	bls.n	80025f4 <HAL_NVIC_SetPriority+0x58>
 80025be:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80025c6:	fa03 f30c 	lsl.w	r3, r3, ip
 80025ca:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  if ((int32_t)(IRQn) >= 0)
 80025d2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d4:	fa03 f30e 	lsl.w	r3, r3, lr
 80025d8:	ea21 0303 	bic.w	r3, r1, r3
 80025dc:	fa03 f30c 	lsl.w	r3, r3, ip
 80025e0:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80025e8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80025ea:	db06      	blt.n	80025fa <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ec:	4a07      	ldr	r2, [pc, #28]	@ (800260c <HAL_NVIC_SetPriority+0x70>)
 80025ee:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80025f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80025f4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f6:	4694      	mov	ip, r2
 80025f8:	e7e9      	b.n	80025ce <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fa:	f000 000f 	and.w	r0, r0, #15
 80025fe:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <HAL_NVIC_SetPriority+0x74>)
 8002600:	5413      	strb	r3, [r2, r0]
 8002602:	f85d fb04 	ldr.w	pc, [sp], #4
 8002606:	bf00      	nop
 8002608:	e000ed00 	.word	0xe000ed00
 800260c:	e000e400 	.word	0xe000e400
 8002610:	e000ed14 	.word	0xe000ed14

08002614 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002614:	2800      	cmp	r0, #0
 8002616:	db07      	blt.n	8002628 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002618:	2301      	movs	r3, #1
 800261a:	f000 011f 	and.w	r1, r0, #31
 800261e:	4a03      	ldr	r2, [pc, #12]	@ (800262c <HAL_NVIC_EnableIRQ+0x18>)
 8002620:	0940      	lsrs	r0, r0, #5
 8002622:	408b      	lsls	r3, r1
 8002624:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000e100 	.word	0xe000e100

08002630 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002630:	1e43      	subs	r3, r0, #1
 8002632:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002636:	d301      	bcc.n	800263c <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002638:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800263a:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263c:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002640:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002642:	4905      	ldr	r1, [pc, #20]	@ (8002658 <HAL_SYSTICK_Config+0x28>)
 8002644:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002648:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800264a:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264c:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002650:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002652:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000ed00 	.word	0xe000ed00

0800265c <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 800265c:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002660:	4b04      	ldr	r3, [pc, #16]	@ (8002674 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002662:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002664:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002666:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800266a:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 800266c:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000ed00 	.word	0xe000ed00

08002678 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002678:	4b06      	ldr	r3, [pc, #24]	@ (8002694 <HAL_MPU_Enable+0x1c>)
 800267a:	f040 0001 	orr.w	r0, r0, #1
 800267e:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002682:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002684:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002688:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800268a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800268e:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002692:	4770      	bx	lr
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002698:	4a16      	ldr	r2, [pc, #88]	@ (80026f4 <HAL_MPU_ConfigRegion+0x5c>)
 800269a:	7843      	ldrb	r3, [r0, #1]
 800269c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80026a0:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80026a4:	f023 0301 	bic.w	r3, r3, #1
 80026a8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80026ac:	6843      	ldr	r3, [r0, #4]
 80026ae:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80026b2:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026b4:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80026b8:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80026ba:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026bc:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80026c0:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026c4:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80026c6:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026c8:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80026cc:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026d0:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80026d4:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026d6:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80026da:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80026de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80026e2:	7a01      	ldrb	r1, [r0, #8]
 80026e4:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80026e8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80026ec:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80026f8:	b188      	cbz	r0, 800271e <HAL_DAC_Init+0x26>
{
 80026fa:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80026fc:	7903      	ldrb	r3, [r0, #4]
 80026fe:	4604      	mov	r4, r0
 8002700:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002704:	b13b      	cbz	r3, 8002716 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002706:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002708:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800270a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800270c:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800270e:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002710:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002712:	7122      	strb	r2, [r4, #4]
}
 8002714:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002716:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002718:	f7fe fda0 	bl	800125c <HAL_DAC_MspInit>
 800271c:	e7f3      	b.n	8002706 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800271e:	2001      	movs	r0, #1
}
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop

08002724 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002726:	9f06      	ldr	r7, [sp, #24]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002728:	2800      	cmp	r0, #0
 800272a:	d05e      	beq.n	80027ea <HAL_DAC_Start_DMA+0xc6>
 800272c:	460e      	mov	r6, r1
 800272e:	4611      	mov	r1, r2
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002730:	7942      	ldrb	r2, [r0, #5]
 8002732:	4604      	mov	r4, r0
 8002734:	2a01      	cmp	r2, #1
 8002736:	d060      	beq.n	80027fa <HAL_DAC_Start_DMA+0xd6>
 8002738:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800273a:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hdac);
 800273c:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800273e:	2202      	movs	r2, #2
 8002740:	7102      	strb	r2, [r0, #4]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002742:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 8002744:	bb3e      	cbnz	r6, 8002796 <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002746:	6880      	ldr	r0, [r0, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002748:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800274c:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 8002800 <HAL_DAC_Start_DMA+0xdc>
 8002750:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002754:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 8002804 <HAL_DAC_Start_DMA+0xe0>
 8002758:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800275c:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8002808 <HAL_DAC_Start_DMA+0xe4>
 8002760:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002764:	602a      	str	r2, [r5, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002766:	2f00      	cmp	r7, #0
 8002768:	d044      	beq.n	80027f4 <HAL_DAC_Start_DMA+0xd0>
 800276a:	2f04      	cmp	r7, #4
 800276c:	d137      	bne.n	80027de <HAL_DAC_Start_DMA+0xba>
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
        break;
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800276e:	f105 020c 	add.w	r2, r5, #12
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002772:	682f      	ldr	r7, [r5, #0]
 8002774:	f447 5700 	orr.w	r7, r7, #8192	@ 0x2000
 8002778:	602f      	str	r7, [r5, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800277a:	f000 fce7 	bl	800314c <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800277e:	2300      	movs	r3, #0
 8002780:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8002782:	bb38      	cbnz	r0, 80027d4 <HAL_DAC_Start_DMA+0xb0>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002784:	6822      	ldr	r2, [r4, #0]
 8002786:	f006 0110 	and.w	r1, r6, #16
 800278a:	2301      	movs	r3, #1
 800278c:	6814      	ldr	r4, [r2, #0]
 800278e:	408b      	lsls	r3, r1
 8002790:	4323      	orrs	r3, r4
 8002792:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8002794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002796:	68c0      	ldr	r0, [r0, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002798:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800279c:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 800280c <HAL_DAC_Start_DMA+0xe8>
 80027a0:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80027a4:	f8df c068 	ldr.w	ip, [pc, #104]	@ 8002810 <HAL_DAC_Start_DMA+0xec>
 80027a8:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80027ac:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8002814 <HAL_DAC_Start_DMA+0xf0>
 80027b0:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80027b4:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 80027b6:	b1d7      	cbz	r7, 80027ee <HAL_DAC_Start_DMA+0xca>
 80027b8:	2f04      	cmp	r7, #4
 80027ba:	d113      	bne.n	80027e4 <HAL_DAC_Start_DMA+0xc0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80027bc:	f105 0218 	add.w	r2, r5, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80027c0:	682f      	ldr	r7, [r5, #0]
 80027c2:	f047 5700 	orr.w	r7, r7, #536870912	@ 0x20000000
 80027c6:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80027c8:	f000 fcc0 	bl	800314c <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 80027cc:	2300      	movs	r3, #0
 80027ce:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 80027d0:	2800      	cmp	r0, #0
 80027d2:	d0d7      	beq.n	8002784 <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80027d4:	6923      	ldr	r3, [r4, #16]
 80027d6:	f043 0304 	orr.w	r3, r3, #4
 80027da:	6123      	str	r3, [r4, #16]
}
 80027dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80027de:	f105 0210 	add.w	r2, r5, #16
  if (Channel == DAC_CHANNEL_1)
 80027e2:	e7c6      	b.n	8002772 <HAL_DAC_Start_DMA+0x4e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80027e4:	f105 021c 	add.w	r2, r5, #28
  if (Channel == DAC_CHANNEL_1)
 80027e8:	e7ea      	b.n	80027c0 <HAL_DAC_Start_DMA+0x9c>
    return HAL_ERROR;
 80027ea:	2001      	movs	r0, #1
}
 80027ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80027ee:	f105 0214 	add.w	r2, r5, #20
  if (Channel == DAC_CHANNEL_1)
 80027f2:	e7e5      	b.n	80027c0 <HAL_DAC_Start_DMA+0x9c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80027f4:	f105 0208 	add.w	r2, r5, #8
  if (Channel == DAC_CHANNEL_1)
 80027f8:	e7bb      	b.n	8002772 <HAL_DAC_Start_DMA+0x4e>
  __HAL_LOCK(hdac);
 80027fa:	2002      	movs	r0, #2
}
 80027fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027fe:	bf00      	nop
 8002800:	0800281d 	.word	0x0800281d
 8002804:	08002831 	.word	0x08002831
 8002808:	08002841 	.word	0x08002841
 800280c:	08002a19 	.word	0x08002a19
 8002810:	08002a2d 	.word	0x08002a2d
 8002814:	08002a3d 	.word	0x08002a3d

08002818 <HAL_DAC_ConvCpltCallbackCh1>:
  * @brief  Conversion complete callback in non-blocking mode for Channel1
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop

0800281c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800281c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800281e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002820:	4620      	mov	r0, r4
 8002822:	f7ff fff9 	bl	8002818 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002826:	2301      	movs	r3, #1
 8002828:	7123      	strb	r3, [r4, #4]
}
 800282a:	bd10      	pop	{r4, pc}

0800282c <HAL_DAC_ConvHalfCpltCallbackCh1>:
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop

08002830 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002830:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002832:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002834:	f7ff fffa 	bl	800282c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002838:	bd08      	pop	{r3, pc}
 800283a:	bf00      	nop

0800283c <HAL_DAC_ErrorCallbackCh1>:
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop

08002840 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002840:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002842:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002844:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002846:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002848:	f043 0304 	orr.w	r3, r3, #4
 800284c:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 800284e:	f7ff fff5 	bl	800283c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002852:	2301      	movs	r3, #1
 8002854:	7123      	strb	r3, [r4, #4]
}
 8002856:	bd10      	pop	{r4, pc}

08002858 <HAL_DAC_DMAUnderrunCallbackCh1>:
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop

0800285c <HAL_DAC_IRQHandler>:
  uint32_t itsource = hdac->Instance->CR;
 800285c:	6803      	ldr	r3, [r0, #0]
{
 800285e:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = hdac->Instance->CR;
 8002860:	681d      	ldr	r5, [r3, #0]
{
 8002862:	4604      	mov	r4, r0
  uint32_t itflag   = hdac->Instance->SR;
 8002864:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8002866:	04aa      	lsls	r2, r5, #18
 8002868:	d501      	bpl.n	800286e <HAL_DAC_IRQHandler+0x12>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 800286a:	04b1      	lsls	r1, r6, #18
 800286c:	d417      	bmi.n	800289e <HAL_DAC_IRQHandler+0x42>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800286e:	00aa      	lsls	r2, r5, #2
 8002870:	d501      	bpl.n	8002876 <HAL_DAC_IRQHandler+0x1a>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8002872:	00b3      	lsls	r3, r6, #2
 8002874:	d400      	bmi.n	8002878 <HAL_DAC_IRQHandler+0x1c>
}
 8002876:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8002878:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800287a:	6823      	ldr	r3, [r4, #0]
 800287c:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002880:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8002882:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002884:	6922      	ldr	r2, [r4, #16]
 8002886:	f042 0202 	orr.w	r2, r2, #2
 800288a:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800288c:	6359      	str	r1, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
}
 8002894:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002898:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800289a:	f000 b8db 	b.w	8002a54 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 800289e:	2204      	movs	r2, #4
 80028a0:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80028a2:	6902      	ldr	r2, [r0, #16]
 80028a4:	f042 0201 	orr.w	r2, r2, #1
 80028a8:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80028aa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028ae:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028b6:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80028b8:	f7ff ffce 	bl	8002858 <HAL_DAC_DMAUnderrunCallbackCh1>
 80028bc:	e7d7      	b.n	800286e <HAL_DAC_IRQHandler+0x12>
 80028be:	bf00      	nop

080028c0 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 80028c0:	2800      	cmp	r0, #0
 80028c2:	f000 8086 	beq.w	80029d2 <HAL_DAC_ConfigChannel+0x112>
{
 80028c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028ca:	460d      	mov	r5, r1
  if ((hdac == NULL) || (sConfig == NULL))
 80028cc:	2900      	cmp	r1, #0
 80028ce:	d04d      	beq.n	800296c <HAL_DAC_ConfigChannel+0xac>
  __HAL_LOCK(hdac);
 80028d0:	7943      	ldrb	r3, [r0, #5]
 80028d2:	4604      	mov	r4, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80028d4:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d079      	beq.n	80029ce <HAL_DAC_ConfigChannel+0x10e>
 80028da:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80028dc:	2904      	cmp	r1, #4
 80028de:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 80028e0:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80028e2:	f04f 0302 	mov.w	r3, #2
 80028e6:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80028e8:	d043      	beq.n	8002972 <HAL_DAC_ConfigChannel+0xb2>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80028ea:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 80028ee:	6803      	ldr	r3, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80028f0:	6928      	ldr	r0, [r5, #16]
 80028f2:	2801      	cmp	r0, #1
 80028f4:	d108      	bne.n	8002908 <HAL_DAC_ConfigChannel+0x48>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80028f6:	201f      	movs	r0, #31
    tmpreg1 = hdac->Instance->CCR;
 80028f8:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80028fa:	4090      	lsls	r0, r2
 80028fc:	ea26 0600 	bic.w	r6, r6, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002900:	6968      	ldr	r0, [r5, #20]
 8002902:	4090      	lsls	r0, r2
 8002904:	4330      	orrs	r0, r6
    hdac->Instance->CCR = tmpreg1;
 8002906:	6398      	str	r0, [r3, #56]	@ 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002908:	2007      	movs	r0, #7
  tmpreg1 = hdac->Instance->MCR;
 800290a:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800290c:	4090      	lsls	r0, r2
 800290e:	ea26 0600 	bic.w	r6, r6, r0
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002912:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002916:	2801      	cmp	r0, #1
 8002918:	d055      	beq.n	80029c6 <HAL_DAC_ConfigChannel+0x106>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800291a:	2802      	cmp	r0, #2
 800291c:	d055      	beq.n	80029ca <HAL_DAC_ConfigChannel+0x10a>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800291e:	fab7 f087 	clz	r0, r7
 8002922:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002924:	4339      	orrs	r1, r7
 8002926:	4301      	orrs	r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002928:	6868      	ldr	r0, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800292a:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800292e:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002930:	4090      	lsls	r0, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002932:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002934:	4331      	orrs	r1, r6
  hdac->State = HAL_DAC_STATE_READY;
 8002936:	2601      	movs	r6, #1
  hdac->Instance->MCR = tmpreg1;
 8002938:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800293a:	6819      	ldr	r1, [r3, #0]
 800293c:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002940:	f640 75fe 	movw	r5, #4094	@ 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002944:	6019      	str	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002946:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8002948:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800294a:	ea21 0105 	bic.w	r1, r1, r5
  __HAL_UNLOCK(hdac);
 800294e:	2500      	movs	r5, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002950:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002952:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8002954:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002956:	fa00 f102 	lsl.w	r1, r0, r2
 800295a:	681a      	ldr	r2, [r3, #0]
  return status;
 800295c:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800295e:	ea22 0201 	bic.w	r2, r2, r1
 8002962:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002964:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8002966:	7165      	strb	r5, [r4, #5]
}
 8002968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800296c:	2001      	movs	r0, #1
}
 800296e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8002972:	f7fe fec5 	bl	8001700 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002976:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002978:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 800297a:	b9be      	cbnz	r6, 80029ac <HAL_DAC_ConfigChannel+0xec>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800297c:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8002a10 <HAL_DAC_ConfigChannel+0x150>
 8002980:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002982:	ea12 0f08 	tst.w	r2, r8
 8002986:	d026      	beq.n	80029d6 <HAL_DAC_ConfigChannel+0x116>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002988:	f7fe feba 	bl	8001700 <HAL_GetTick>
 800298c:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800298e:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002990:	2801      	cmp	r0, #1
 8002992:	d9f5      	bls.n	8002980 <HAL_DAC_ConfigChannel+0xc0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002994:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002996:	ea12 0f08 	tst.w	r2, r8
 800299a:	d0f1      	beq.n	8002980 <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800299c:	6923      	ldr	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800299e:	2203      	movs	r2, #3
            return HAL_TIMEOUT;
 80029a0:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80029a2:	f043 0308 	orr.w	r3, r3, #8
 80029a6:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80029a8:	7122      	strb	r2, [r4, #4]
            return HAL_TIMEOUT;
 80029aa:	e7dd      	b.n	8002968 <HAL_DAC_ConfigChannel+0xa8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80029ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029ae:	2a00      	cmp	r2, #0
 80029b0:	da2a      	bge.n	8002a08 <HAL_DAC_ConfigChannel+0x148>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80029b2:	f7fe fea5 	bl	8001700 <HAL_GetTick>
 80029b6:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80029b8:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80029ba:	2801      	cmp	r0, #1
 80029bc:	d9f6      	bls.n	80029ac <HAL_DAC_ConfigChannel+0xec>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80029be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029c0:	2a00      	cmp	r2, #0
 80029c2:	daf3      	bge.n	80029ac <HAL_DAC_ConfigChannel+0xec>
 80029c4:	e7ea      	b.n	800299c <HAL_DAC_ConfigChannel+0xdc>
    connectOnChip = 0x00000000UL;
 80029c6:	2000      	movs	r0, #0
 80029c8:	e7ac      	b.n	8002924 <HAL_DAC_ConfigChannel+0x64>
    connectOnChip = DAC_MCR_MODE1_0;
 80029ca:	2001      	movs	r0, #1
 80029cc:	e7aa      	b.n	8002924 <HAL_DAC_ConfigChannel+0x64>
  __HAL_LOCK(hdac);
 80029ce:	2002      	movs	r0, #2
 80029d0:	e7ca      	b.n	8002968 <HAL_DAC_ConfigChannel+0xa8>
    return HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
}
 80029d4:	4770      	bx	lr
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80029d6:	69aa      	ldr	r2, [r5, #24]
 80029d8:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80029da:	f006 0210 	and.w	r2, r6, #16
 80029de:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 80029e2:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80029e4:	4090      	lsls	r0, r2
 80029e6:	ea21 0100 	bic.w	r1, r1, r0
 80029ea:	69e8      	ldr	r0, [r5, #28]
 80029ec:	4090      	lsls	r0, r2
 80029ee:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80029f0:	20ff      	movs	r0, #255	@ 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80029f2:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80029f4:	4090      	lsls	r0, r2
 80029f6:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80029f8:	ea21 0100 	bic.w	r1, r1, r0
 80029fc:	6a28      	ldr	r0, [r5, #32]
 80029fe:	4090      	lsls	r0, r2
 8002a00:	4301      	orrs	r1, r0
 8002a02:	64d9      	str	r1, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002a04:	6829      	ldr	r1, [r5, #0]
 8002a06:	e773      	b.n	80028f0 <HAL_DAC_ConfigChannel+0x30>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002a08:	69aa      	ldr	r2, [r5, #24]
 8002a0a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a0c:	e7e5      	b.n	80029da <HAL_DAC_ConfigChannel+0x11a>
 8002a0e:	bf00      	nop
 8002a10:	20008000 	.word	0x20008000

08002a14 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop

08002a18 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002a18:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a1a:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7ff fff9 	bl	8002a14 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a22:	2301      	movs	r3, #1
 8002a24:	7123      	strb	r3, [r4, #4]
}
 8002a26:	bd10      	pop	{r4, pc}

08002a28 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop

08002a2c <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002a2c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002a2e:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002a30:	f7ff fffa 	bl	8002a28 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002a34:	bd08      	pop	{r3, pc}
 8002a36:	bf00      	nop

08002a38 <HAL_DACEx_ErrorCallbackCh2>:
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop

08002a3c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002a3c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a3e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a40:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002a42:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002a4a:	f7ff fff5 	bl	8002a38 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	7123      	strb	r3, [r4, #4]
}
 8002a52:	bd10      	pop	{r4, pc}

08002a54 <HAL_DACEx_DMAUnderrunCallbackCh2>:
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop

08002a58 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a58:	4936      	ldr	r1, [pc, #216]	@ (8002b34 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8002a5a:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002a5c:	6803      	ldr	r3, [r0, #0]
 8002a5e:	428b      	cmp	r3, r1
 8002a60:	d033      	beq.n	8002aca <DMA_CalcBaseAndBitshift+0x72>
 8002a62:	3118      	adds	r1, #24
 8002a64:	1a59      	subs	r1, r3, r1
 8002a66:	fab1 f181 	clz	r1, r1
 8002a6a:	0949      	lsrs	r1, r1, #5
 8002a6c:	bb69      	cbnz	r1, 8002aca <DMA_CalcBaseAndBitshift+0x72>
 8002a6e:	4832      	ldr	r0, [pc, #200]	@ (8002b38 <DMA_CalcBaseAndBitshift+0xe0>)
 8002a70:	4283      	cmp	r3, r0
 8002a72:	d03e      	beq.n	8002af2 <DMA_CalcBaseAndBitshift+0x9a>
 8002a74:	3018      	adds	r0, #24
 8002a76:	4283      	cmp	r3, r0
 8002a78:	d03e      	beq.n	8002af8 <DMA_CalcBaseAndBitshift+0xa0>
 8002a7a:	3018      	adds	r0, #24
 8002a7c:	4283      	cmp	r3, r0
 8002a7e:	d034      	beq.n	8002aea <DMA_CalcBaseAndBitshift+0x92>
 8002a80:	3018      	adds	r0, #24
 8002a82:	4283      	cmp	r3, r0
 8002a84:	d03b      	beq.n	8002afe <DMA_CalcBaseAndBitshift+0xa6>
 8002a86:	3018      	adds	r0, #24
 8002a88:	4283      	cmp	r3, r0
 8002a8a:	d03e      	beq.n	8002b0a <DMA_CalcBaseAndBitshift+0xb2>
 8002a8c:	3018      	adds	r0, #24
 8002a8e:	4283      	cmp	r3, r0
 8002a90:	d02a      	beq.n	8002ae8 <DMA_CalcBaseAndBitshift+0x90>
 8002a92:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8002a96:	4283      	cmp	r3, r0
 8002a98:	d035      	beq.n	8002b06 <DMA_CalcBaseAndBitshift+0xae>
 8002a9a:	4928      	ldr	r1, [pc, #160]	@ (8002b3c <DMA_CalcBaseAndBitshift+0xe4>)
 8002a9c:	428b      	cmp	r3, r1
 8002a9e:	d031      	beq.n	8002b04 <DMA_CalcBaseAndBitshift+0xac>
 8002aa0:	3118      	adds	r1, #24
 8002aa2:	428b      	cmp	r3, r1
 8002aa4:	d034      	beq.n	8002b10 <DMA_CalcBaseAndBitshift+0xb8>
 8002aa6:	3118      	adds	r1, #24
 8002aa8:	428b      	cmp	r3, r1
 8002aaa:	d034      	beq.n	8002b16 <DMA_CalcBaseAndBitshift+0xbe>
 8002aac:	3118      	adds	r1, #24
 8002aae:	428b      	cmp	r3, r1
 8002ab0:	d034      	beq.n	8002b1c <DMA_CalcBaseAndBitshift+0xc4>
 8002ab2:	3118      	adds	r1, #24
 8002ab4:	428b      	cmp	r3, r1
 8002ab6:	d034      	beq.n	8002b22 <DMA_CalcBaseAndBitshift+0xca>
 8002ab8:	3118      	adds	r1, #24
 8002aba:	428b      	cmp	r3, r1
 8002abc:	d034      	beq.n	8002b28 <DMA_CalcBaseAndBitshift+0xd0>
 8002abe:	3118      	adds	r1, #24
 8002ac0:	428b      	cmp	r3, r1
 8002ac2:	d034      	beq.n	8002b2e <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002ac4:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8002ac8:	e011      	b.n	8002aee <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	491c      	ldr	r1, [pc, #112]	@ (8002b40 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002ace:	481d      	ldr	r0, [pc, #116]	@ (8002b44 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002ad0:	3b10      	subs	r3, #16
 8002ad2:	fba1 1303 	umull	r1, r3, r1, r3
{
 8002ad6:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002ad8:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002ada:	4c1b      	ldr	r4, [pc, #108]	@ (8002b48 <DMA_CalcBaseAndBitshift+0xf0>)
 8002adc:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8002ade:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002ae2:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8002ae6:	4770      	bx	lr
 8002ae8:	2116      	movs	r1, #22
 8002aea:	4818      	ldr	r0, [pc, #96]	@ (8002b4c <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002aec:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002aee:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8002af0:	4770      	bx	lr
 8002af2:	2110      	movs	r1, #16
 8002af4:	4813      	ldr	r0, [pc, #76]	@ (8002b44 <DMA_CalcBaseAndBitshift+0xec>)
 8002af6:	e7f9      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002af8:	2116      	movs	r1, #22
 8002afa:	4812      	ldr	r0, [pc, #72]	@ (8002b44 <DMA_CalcBaseAndBitshift+0xec>)
 8002afc:	e7f6      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002afe:	2106      	movs	r1, #6
 8002b00:	4812      	ldr	r0, [pc, #72]	@ (8002b4c <DMA_CalcBaseAndBitshift+0xf4>)
 8002b02:	e7f3      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b04:	2106      	movs	r1, #6
 8002b06:	4812      	ldr	r0, [pc, #72]	@ (8002b50 <DMA_CalcBaseAndBitshift+0xf8>)
 8002b08:	e7f0      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b0a:	2110      	movs	r1, #16
 8002b0c:	480f      	ldr	r0, [pc, #60]	@ (8002b4c <DMA_CalcBaseAndBitshift+0xf4>)
 8002b0e:	e7ed      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b10:	2110      	movs	r1, #16
 8002b12:	480f      	ldr	r0, [pc, #60]	@ (8002b50 <DMA_CalcBaseAndBitshift+0xf8>)
 8002b14:	e7ea      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b16:	2116      	movs	r1, #22
 8002b18:	480d      	ldr	r0, [pc, #52]	@ (8002b50 <DMA_CalcBaseAndBitshift+0xf8>)
 8002b1a:	e7e7      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	480d      	ldr	r0, [pc, #52]	@ (8002b54 <DMA_CalcBaseAndBitshift+0xfc>)
 8002b20:	e7e4      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b22:	2106      	movs	r1, #6
 8002b24:	480b      	ldr	r0, [pc, #44]	@ (8002b54 <DMA_CalcBaseAndBitshift+0xfc>)
 8002b26:	e7e1      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b28:	2110      	movs	r1, #16
 8002b2a:	480a      	ldr	r0, [pc, #40]	@ (8002b54 <DMA_CalcBaseAndBitshift+0xfc>)
 8002b2c:	e7de      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b2e:	2116      	movs	r1, #22
 8002b30:	4808      	ldr	r0, [pc, #32]	@ (8002b54 <DMA_CalcBaseAndBitshift+0xfc>)
 8002b32:	e7db      	b.n	8002aec <DMA_CalcBaseAndBitshift+0x94>
 8002b34:	40020010 	.word	0x40020010
 8002b38:	40020040 	.word	0x40020040
 8002b3c:	40020428 	.word	0x40020428
 8002b40:	aaaaaaab 	.word	0xaaaaaaab
 8002b44:	40020000 	.word	0x40020000
 8002b48:	080079d0 	.word	0x080079d0
 8002b4c:	40020004 	.word	0x40020004
 8002b50:	40020400 	.word	0x40020400
 8002b54:	40020404 	.word	0x40020404

08002b58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002b58:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002b5a:	4b28      	ldr	r3, [pc, #160]	@ (8002bfc <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8002b5c:	4928      	ldr	r1, [pc, #160]	@ (8002c00 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 8002b5e:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002b60:	4d28      	ldr	r5, [pc, #160]	@ (8002c04 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8002b62:	4c29      	ldr	r4, [pc, #164]	@ (8002c08 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8002b64:	42aa      	cmp	r2, r5
 8002b66:	bf18      	it	ne
 8002b68:	429a      	cmpne	r2, r3
 8002b6a:	bf0c      	ite	eq
 8002b6c:	2301      	moveq	r3, #1
 8002b6e:	2300      	movne	r3, #0
 8002b70:	428a      	cmp	r2, r1
 8002b72:	bf08      	it	eq
 8002b74:	f043 0301 	orreq.w	r3, r3, #1
 8002b78:	3128      	adds	r1, #40	@ 0x28
 8002b7a:	42a2      	cmp	r2, r4
 8002b7c:	bf08      	it	eq
 8002b7e:	f043 0301 	orreq.w	r3, r3, #1
 8002b82:	3428      	adds	r4, #40	@ 0x28
 8002b84:	428a      	cmp	r2, r1
 8002b86:	bf08      	it	eq
 8002b88:	f043 0301 	orreq.w	r3, r3, #1
 8002b8c:	3128      	adds	r1, #40	@ 0x28
 8002b8e:	42a2      	cmp	r2, r4
 8002b90:	bf08      	it	eq
 8002b92:	f043 0301 	orreq.w	r3, r3, #1
 8002b96:	428a      	cmp	r2, r1
 8002b98:	bf08      	it	eq
 8002b9a:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002b9e:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002ba0:	b913      	cbnz	r3, 8002ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8002ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c0c <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d111      	bne.n	8002bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002ba8:	f1a1 0308 	sub.w	r3, r1, #8
 8002bac:	4c18      	ldr	r4, [pc, #96]	@ (8002c10 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002bae:	4a19      	ldr	r2, [pc, #100]	@ (8002c14 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002bb0:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002bb2:	fba4 4303 	umull	r4, r3, r4, r3
 8002bb6:	4c18      	ldr	r4, [pc, #96]	@ (8002c18 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 8002bb8:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002bba:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002bbe:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002bc0:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002bc2:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002bc4:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002bc8:	bc30      	pop	{r4, r5}
 8002bca:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002bcc:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002bd0:	4912      	ldr	r1, [pc, #72]	@ (8002c1c <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002bd2:	4c13      	ldr	r4, [pc, #76]	@ (8002c20 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002bd4:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002bd6:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002bda:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002bdc:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002be0:	d908      	bls.n	8002bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002be2:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002be6:	4a0f      	ldr	r2, [pc, #60]	@ (8002c24 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002be8:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002bea:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002bec:	40a1      	lsls	r1, r4
 8002bee:	4c0e      	ldr	r4, [pc, #56]	@ (8002c28 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002bf0:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002bf2:	e7e6      	b.n	8002bc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8002bf4:	3308      	adds	r3, #8
 8002bf6:	461c      	mov	r4, r3
 8002bf8:	e7f5      	b.n	8002be6 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 8002bfa:	bf00      	nop
 8002bfc:	58025408 	.word	0x58025408
 8002c00:	58025430 	.word	0x58025430
 8002c04:	5802541c 	.word	0x5802541c
 8002c08:	58025444 	.word	0x58025444
 8002c0c:	58025494 	.word	0x58025494
 8002c10:	cccccccd 	.word	0xcccccccd
 8002c14:	16009600 	.word	0x16009600
 8002c18:	58025880 	.word	0x58025880
 8002c1c:	bffdfbf0 	.word	0xbffdfbf0
 8002c20:	aaaaaaab 	.word	0xaaaaaaab
 8002c24:	10008200 	.word	0x10008200
 8002c28:	40020880 	.word	0x40020880

08002c2c <HAL_DMA_Init>:
{
 8002c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c30:	4605      	mov	r5, r0
 8002c32:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8002c34:	f7fe fd64 	bl	8001700 <HAL_GetTick>
  if(hdma == NULL)
 8002c38:	2d00      	cmp	r5, #0
 8002c3a:	f000 81a1 	beq.w	8002f80 <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c3e:	682c      	ldr	r4, [r5, #0]
 8002c40:	4606      	mov	r6, r0
 8002c42:	4bac      	ldr	r3, [pc, #688]	@ (8002ef4 <HAL_DMA_Init+0x2c8>)
 8002c44:	4aac      	ldr	r2, [pc, #688]	@ (8002ef8 <HAL_DMA_Init+0x2cc>)
 8002c46:	4294      	cmp	r4, r2
 8002c48:	bf18      	it	ne
 8002c4a:	429c      	cmpne	r4, r3
 8002c4c:	f102 0218 	add.w	r2, r2, #24
 8002c50:	bf0c      	ite	eq
 8002c52:	2301      	moveq	r3, #1
 8002c54:	2300      	movne	r3, #0
 8002c56:	4294      	cmp	r4, r2
 8002c58:	bf08      	it	eq
 8002c5a:	f043 0301 	orreq.w	r3, r3, #1
 8002c5e:	3218      	adds	r2, #24
 8002c60:	4294      	cmp	r4, r2
 8002c62:	bf08      	it	eq
 8002c64:	f043 0301 	orreq.w	r3, r3, #1
 8002c68:	3218      	adds	r2, #24
 8002c6a:	4294      	cmp	r4, r2
 8002c6c:	bf08      	it	eq
 8002c6e:	f043 0301 	orreq.w	r3, r3, #1
 8002c72:	3218      	adds	r2, #24
 8002c74:	4294      	cmp	r4, r2
 8002c76:	bf08      	it	eq
 8002c78:	f043 0301 	orreq.w	r3, r3, #1
 8002c7c:	3218      	adds	r2, #24
 8002c7e:	4294      	cmp	r4, r2
 8002c80:	bf08      	it	eq
 8002c82:	f043 0301 	orreq.w	r3, r3, #1
 8002c86:	3218      	adds	r2, #24
 8002c88:	4294      	cmp	r4, r2
 8002c8a:	bf08      	it	eq
 8002c8c:	f043 0301 	orreq.w	r3, r3, #1
 8002c90:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002c94:	4294      	cmp	r4, r2
 8002c96:	bf08      	it	eq
 8002c98:	f043 0301 	orreq.w	r3, r3, #1
 8002c9c:	3218      	adds	r2, #24
 8002c9e:	4294      	cmp	r4, r2
 8002ca0:	bf08      	it	eq
 8002ca2:	f043 0301 	orreq.w	r3, r3, #1
 8002ca6:	3218      	adds	r2, #24
 8002ca8:	4294      	cmp	r4, r2
 8002caa:	bf08      	it	eq
 8002cac:	f043 0301 	orreq.w	r3, r3, #1
 8002cb0:	3218      	adds	r2, #24
 8002cb2:	4294      	cmp	r4, r2
 8002cb4:	bf08      	it	eq
 8002cb6:	f043 0301 	orreq.w	r3, r3, #1
 8002cba:	3218      	adds	r2, #24
 8002cbc:	4294      	cmp	r4, r2
 8002cbe:	bf08      	it	eq
 8002cc0:	f043 0301 	orreq.w	r3, r3, #1
 8002cc4:	3218      	adds	r2, #24
 8002cc6:	4294      	cmp	r4, r2
 8002cc8:	bf08      	it	eq
 8002cca:	f043 0301 	orreq.w	r3, r3, #1
 8002cce:	3218      	adds	r2, #24
 8002cd0:	4294      	cmp	r4, r2
 8002cd2:	bf08      	it	eq
 8002cd4:	f043 0301 	orreq.w	r3, r3, #1
 8002cd8:	b91b      	cbnz	r3, 8002ce2 <HAL_DMA_Init+0xb6>
 8002cda:	4b88      	ldr	r3, [pc, #544]	@ (8002efc <HAL_DMA_Init+0x2d0>)
 8002cdc:	429c      	cmp	r4, r3
 8002cde:	f040 8196 	bne.w	800300e <HAL_DMA_Init+0x3e2>
    __HAL_UNLOCK(hdma);
 8002ce2:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ce4:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8002ce6:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cea:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002cee:	6823      	ldr	r3, [r4, #0]
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	6023      	str	r3, [r4, #0]
 8002cf6:	e006      	b.n	8002d06 <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cf8:	f7fe fd02 	bl	8001700 <HAL_GetTick>
 8002cfc:	1b80      	subs	r0, r0, r6
 8002cfe:	2805      	cmp	r0, #5
 8002d00:	f200 8142 	bhi.w	8002f88 <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002d04:	682c      	ldr	r4, [r5, #0]
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	07df      	lsls	r7, r3, #31
 8002d0a:	d4f5      	bmi.n	8002cf8 <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8002d0c:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d10:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8002d12:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d14:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002d16:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d18:	430b      	orrs	r3, r1
 8002d1a:	6969      	ldr	r1, [r5, #20]
 8002d1c:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d1e:	69e9      	ldr	r1, [r5, #28]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d24:	4976      	ldr	r1, [pc, #472]	@ (8002f00 <HAL_DMA_Init+0x2d4>)
 8002d26:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8002d28:	6a28      	ldr	r0, [r5, #32]
 8002d2a:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002d2c:	4875      	ldr	r0, [pc, #468]	@ (8002f04 <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 8002d2e:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d30:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8002d32:	2904      	cmp	r1, #4
 8002d34:	f000 813d 	beq.w	8002fb2 <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002d38:	6800      	ldr	r0, [r0, #0]
 8002d3a:	f36f 000f 	bfc	r0, #0, #16
 8002d3e:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8002d42:	f080 80f1 	bcs.w	8002f28 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002d46:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002d48:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d4a:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002d4e:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002d50:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d52:	4628      	mov	r0, r5
 8002d54:	f7ff fe80 	bl	8002a58 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d58:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8002d5a:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d5c:	496a      	ldr	r1, [pc, #424]	@ (8002f08 <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d5e:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d62:	4f6a      	ldr	r7, [pc, #424]	@ (8002f0c <HAL_DMA_Init+0x2e0>)
 8002d64:	1a61      	subs	r1, r4, r1
 8002d66:	4e6a      	ldr	r6, [pc, #424]	@ (8002f10 <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d68:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d6a:	4a6a      	ldr	r2, [pc, #424]	@ (8002f14 <HAL_DMA_Init+0x2e8>)
 8002d6c:	fab1 f181 	clz	r1, r1
 8002d70:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002d72:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d74:	eba4 0a02 	sub.w	sl, r4, r2
 8002d78:	4b67      	ldr	r3, [pc, #412]	@ (8002f18 <HAL_DMA_Init+0x2ec>)
 8002d7a:	0949      	lsrs	r1, r1, #5
 8002d7c:	4a5e      	ldr	r2, [pc, #376]	@ (8002ef8 <HAL_DMA_Init+0x2cc>)
 8002d7e:	faba fa8a 	clz	sl, sl
 8002d82:	eba4 0903 	sub.w	r9, r4, r3
 8002d86:	4b5b      	ldr	r3, [pc, #364]	@ (8002ef4 <HAL_DMA_Init+0x2c8>)
 8002d88:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8002d8c:	fab7 f787 	clz	r7, r7
 8002d90:	4294      	cmp	r4, r2
 8002d92:	bf18      	it	ne
 8002d94:	429c      	cmpne	r4, r3
 8002d96:	f102 0218 	add.w	r2, r2, #24
 8002d9a:	fab9 f989 	clz	r9, r9
 8002d9e:	eba4 0606 	sub.w	r6, r4, r6
 8002da2:	bf0c      	ite	eq
 8002da4:	2301      	moveq	r3, #1
 8002da6:	2300      	movne	r3, #0
 8002da8:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8002dac:	fab6 f686 	clz	r6, r6
 8002db0:	4294      	cmp	r4, r2
 8002db2:	bf08      	it	eq
 8002db4:	f043 0301 	orreq.w	r3, r3, #1
 8002db8:	3218      	adds	r2, #24
 8002dba:	097f      	lsrs	r7, r7, #5
 8002dbc:	4294      	cmp	r4, r2
 8002dbe:	bf08      	it	eq
 8002dc0:	f043 0301 	orreq.w	r3, r3, #1
 8002dc4:	3218      	adds	r2, #24
 8002dc6:	0976      	lsrs	r6, r6, #5
 8002dc8:	4294      	cmp	r4, r2
 8002dca:	bf08      	it	eq
 8002dcc:	f043 0301 	orreq.w	r3, r3, #1
 8002dd0:	3218      	adds	r2, #24
 8002dd2:	4294      	cmp	r4, r2
 8002dd4:	bf08      	it	eq
 8002dd6:	f043 0301 	orreq.w	r3, r3, #1
 8002dda:	3218      	adds	r2, #24
 8002ddc:	4294      	cmp	r4, r2
 8002dde:	bf08      	it	eq
 8002de0:	f043 0301 	orreq.w	r3, r3, #1
 8002de4:	3218      	adds	r2, #24
 8002de6:	4294      	cmp	r4, r2
 8002de8:	bf08      	it	eq
 8002dea:	f043 0301 	orreq.w	r3, r3, #1
 8002dee:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002df2:	4294      	cmp	r4, r2
 8002df4:	bf08      	it	eq
 8002df6:	f043 0301 	orreq.w	r3, r3, #1
 8002dfa:	3218      	adds	r2, #24
 8002dfc:	4294      	cmp	r4, r2
 8002dfe:	bf08      	it	eq
 8002e00:	f043 0301 	orreq.w	r3, r3, #1
 8002e04:	3218      	adds	r2, #24
 8002e06:	4294      	cmp	r4, r2
 8002e08:	bf08      	it	eq
 8002e0a:	f043 0301 	orreq.w	r3, r3, #1
 8002e0e:	3218      	adds	r2, #24
 8002e10:	4294      	cmp	r4, r2
 8002e12:	bf08      	it	eq
 8002e14:	f043 0301 	orreq.w	r3, r3, #1
 8002e18:	3218      	adds	r2, #24
 8002e1a:	4294      	cmp	r4, r2
 8002e1c:	bf08      	it	eq
 8002e1e:	f043 0301 	orreq.w	r3, r3, #1
 8002e22:	3218      	adds	r2, #24
 8002e24:	4294      	cmp	r4, r2
 8002e26:	bf08      	it	eq
 8002e28:	f043 0301 	orreq.w	r3, r3, #1
 8002e2c:	3218      	adds	r2, #24
 8002e2e:	4294      	cmp	r4, r2
 8002e30:	bf08      	it	eq
 8002e32:	f043 0301 	orreq.w	r3, r3, #1
 8002e36:	3218      	adds	r2, #24
 8002e38:	4294      	cmp	r4, r2
 8002e3a:	bf08      	it	eq
 8002e3c:	f043 0301 	orreq.w	r3, r3, #1
 8002e40:	4a36      	ldr	r2, [pc, #216]	@ (8002f1c <HAL_DMA_Init+0x2f0>)
 8002e42:	ea4a 0303 	orr.w	r3, sl, r3
 8002e46:	eba4 0802 	sub.w	r8, r4, r2
 8002e4a:	323c      	adds	r2, #60	@ 0x3c
 8002e4c:	430b      	orrs	r3, r1
 8002e4e:	fab8 f888 	clz	r8, r8
 8002e52:	eba4 0b02 	sub.w	fp, r4, r2
 8002e56:	3214      	adds	r2, #20
 8002e58:	ea49 0303 	orr.w	r3, r9, r3
 8002e5c:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8002e60:	fabb fb8b 	clz	fp, fp
 8002e64:	1aa2      	subs	r2, r4, r2
 8002e66:	ea48 0303 	orr.w	r3, r8, r3
 8002e6a:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8002e6e:	fab2 f282 	clz	r2, r2
 8002e72:	433b      	orrs	r3, r7
 8002e74:	0952      	lsrs	r2, r2, #5
 8002e76:	4333      	orrs	r3, r6
 8002e78:	9201      	str	r2, [sp, #4]
 8002e7a:	ea5b 0303 	orrs.w	r3, fp, r3
 8002e7e:	d100      	bne.n	8002e82 <HAL_DMA_Init+0x256>
 8002e80:	b382      	cbz	r2, 8002ee4 <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002e82:	4628      	mov	r0, r5
 8002e84:	9100      	str	r1, [sp, #0]
 8002e86:	f7ff fe67 	bl	8002b58 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002e8a:	68ab      	ldr	r3, [r5, #8]
 8002e8c:	9900      	ldr	r1, [sp, #0]
 8002e8e:	2b80      	cmp	r3, #128	@ 0x80
 8002e90:	f000 8083 	beq.w	8002f9a <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002e94:	686a      	ldr	r2, [r5, #4]
 8002e96:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8002e98:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002e9a:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e9c:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002ea0:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002ea2:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ea4:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002ea8:	d87e      	bhi.n	8002fa8 <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002eaa:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8002eae:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002eb0:	ea49 090a 	orr.w	r9, r9, sl
 8002eb4:	ea48 0809 	orr.w	r8, r8, r9
 8002eb8:	ea47 0708 	orr.w	r7, r7, r8
 8002ebc:	433e      	orrs	r6, r7
 8002ebe:	ea5b 0606 	orrs.w	r6, fp, r6
 8002ec2:	d103      	bne.n	8002ecc <HAL_DMA_Init+0x2a0>
 8002ec4:	9b01      	ldr	r3, [sp, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f000 811d 	beq.w	8003106 <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ecc:	4a14      	ldr	r2, [pc, #80]	@ (8002f20 <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8002ece:	4915      	ldr	r1, [pc, #84]	@ (8002f24 <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8002ed0:	4402      	add	r2, r0
 8002ed2:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002ed4:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ed6:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8002ed8:	40a3      	lsls	r3, r4
 8002eda:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 8002ede:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002ee0:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ee2:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ee4:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002ee6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ee8:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8002eea:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 8002eee:	b003      	add	sp, #12
 8002ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ef4:	40020010 	.word	0x40020010
 8002ef8:	40020028 	.word	0x40020028
 8002efc:	400204b8 	.word	0x400204b8
 8002f00:	fe10803f 	.word	0xfe10803f
 8002f04:	5c001000 	.word	0x5c001000
 8002f08:	5802541c 	.word	0x5802541c
 8002f0c:	58025458 	.word	0x58025458
 8002f10:	5802546c 	.word	0x5802546c
 8002f14:	58025408 	.word	0x58025408
 8002f18:	58025430 	.word	0x58025430
 8002f1c:	58025444 	.word	0x58025444
 8002f20:	1600963f 	.word	0x1600963f
 8002f24:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002f28:	6868      	ldr	r0, [r5, #4]
 8002f2a:	282e      	cmp	r0, #46	@ 0x2e
 8002f2c:	d932      	bls.n	8002f94 <HAL_DMA_Init+0x368>
 8002f2e:	383f      	subs	r0, #63	@ 0x3f
 8002f30:	2813      	cmp	r0, #19
 8002f32:	d806      	bhi.n	8002f42 <HAL_DMA_Init+0x316>
 8002f34:	4e7a      	ldr	r6, [pc, #488]	@ (8003120 <HAL_DMA_Init+0x4f4>)
 8002f36:	fa26 f000 	lsr.w	r0, r6, r0
 8002f3a:	07c0      	lsls	r0, r0, #31
 8002f3c:	d501      	bpl.n	8002f42 <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 8002f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002f42:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f44:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002f46:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f48:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002f4c:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f50:	f47f aefe 	bne.w	8002d50 <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f54:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8002f56:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8002f58:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	f43f aef8 	beq.w	8002d50 <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f60:	2a00      	cmp	r2, #0
 8002f62:	d138      	bne.n	8002fd6 <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 8002f64:	2901      	cmp	r1, #1
 8002f66:	d04d      	beq.n	8003004 <HAL_DMA_Init+0x3d8>
 8002f68:	f031 0202 	bics.w	r2, r1, #2
 8002f6c:	f47f aef0 	bne.w	8002d50 <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f70:	01c2      	lsls	r2, r0, #7
 8002f72:	f57f aeed 	bpl.w	8002d50 <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f76:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 8002f78:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f7a:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8002f7c:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8002f80:	2001      	movs	r0, #1
}
 8002f82:	b003      	add	sp, #12
 8002f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f88:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8002f8a:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f8c:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8002f8e:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 8002f92:	e7f5      	b.n	8002f80 <HAL_DMA_Init+0x354>
 8002f94:	2828      	cmp	r0, #40	@ 0x28
 8002f96:	d9d4      	bls.n	8002f42 <HAL_DMA_Init+0x316>
 8002f98:	e7d1      	b.n	8002f3e <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002f9a:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f9c:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8002f9e:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002fa2:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002fa4:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fa6:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002fae:	676b      	str	r3, [r5, #116]	@ 0x74
 8002fb0:	e798      	b.n	8002ee4 <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002fb2:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fb4:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002fb8:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fbc:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002fbe:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fc2:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002fc6:	d2af      	bcs.n	8002f28 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002fc8:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002fca:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fcc:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002fd0:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fd4:	e7bf      	b.n	8002f56 <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fd6:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8002fda:	d004      	beq.n	8002fe6 <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 8002fdc:	2902      	cmp	r1, #2
 8002fde:	d9ca      	bls.n	8002f76 <HAL_DMA_Init+0x34a>
 8002fe0:	2903      	cmp	r1, #3
 8002fe2:	d0c5      	beq.n	8002f70 <HAL_DMA_Init+0x344>
 8002fe4:	e6b4      	b.n	8002d50 <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 8002fe6:	2903      	cmp	r1, #3
 8002fe8:	f63f aeb2 	bhi.w	8002d50 <HAL_DMA_Init+0x124>
 8002fec:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff4 <HAL_DMA_Init+0x3c8>)
 8002fee:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8002ff2:	bf00      	nop
 8002ff4:	08002f77 	.word	0x08002f77
 8002ff8:	08002f71 	.word	0x08002f71
 8002ffc:	08002f77 	.word	0x08002f77
 8003000:	08003005 	.word	0x08003005
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003004:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 8003008:	f47f aea2 	bne.w	8002d50 <HAL_DMA_Init+0x124>
 800300c:	e7b3      	b.n	8002f76 <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800300e:	4a45      	ldr	r2, [pc, #276]	@ (8003124 <HAL_DMA_Init+0x4f8>)
 8003010:	4945      	ldr	r1, [pc, #276]	@ (8003128 <HAL_DMA_Init+0x4fc>)
 8003012:	4b46      	ldr	r3, [pc, #280]	@ (800312c <HAL_DMA_Init+0x500>)
 8003014:	eba4 0a02 	sub.w	sl, r4, r2
 8003018:	1a61      	subs	r1, r4, r1
 800301a:	4f45      	ldr	r7, [pc, #276]	@ (8003130 <HAL_DMA_Init+0x504>)
 800301c:	eba4 0903 	sub.w	r9, r4, r3
 8003020:	faba fa8a 	clz	sl, sl
 8003024:	3314      	adds	r3, #20
 8003026:	fab1 f181 	clz	r1, r1
 800302a:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 800302e:	fab9 f989 	clz	r9, r9
 8003032:	eba4 0803 	sub.w	r8, r4, r3
 8003036:	0949      	lsrs	r1, r1, #5
 8003038:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800303c:	1be7      	subs	r7, r4, r7
 800303e:	fab8 f888 	clz	r8, r8
 8003042:	ea4a 0301 	orr.w	r3, sl, r1
 8003046:	4e3b      	ldr	r6, [pc, #236]	@ (8003134 <HAL_DMA_Init+0x508>)
 8003048:	3278      	adds	r2, #120	@ 0x78
 800304a:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800304e:	ea49 0303 	orr.w	r3, r9, r3
 8003052:	fab7 f787 	clz	r7, r7
 8003056:	1ba6      	subs	r6, r4, r6
 8003058:	eba4 0b02 	sub.w	fp, r4, r2
 800305c:	ea48 0303 	orr.w	r3, r8, r3
 8003060:	097f      	lsrs	r7, r7, #5
 8003062:	fab6 f686 	clz	r6, r6
 8003066:	3214      	adds	r2, #20
 8003068:	fabb fb8b 	clz	fp, fp
 800306c:	433b      	orrs	r3, r7
 800306e:	0976      	lsrs	r6, r6, #5
 8003070:	1aa2      	subs	r2, r4, r2
 8003072:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8003076:	4333      	orrs	r3, r6
 8003078:	fab2 f282 	clz	r2, r2
 800307c:	ea5b 0303 	orrs.w	r3, fp, r3
 8003080:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003084:	9201      	str	r2, [sp, #4]
 8003086:	d101      	bne.n	800308c <HAL_DMA_Init+0x460>
 8003088:	2a00      	cmp	r2, #0
 800308a:	d043      	beq.n	8003114 <HAL_DMA_Init+0x4e8>
    hdma->State = HAL_DMA_STATE_BUSY;
 800308c:	2302      	movs	r3, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800308e:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 8003148 <HAL_DMA_Init+0x51c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003092:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8003096:	2300      	movs	r3, #0
 8003098:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800309c:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800309e:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030a0:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80030a2:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030a6:	d033      	beq.n	8003110 <HAL_DMA_Init+0x4e4>
 80030a8:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 80030ac:	fab3 f383 	clz	r3, r3
 80030b0:	095b      	lsrs	r3, r3, #5
 80030b2:	0398      	lsls	r0, r3, #14
 80030b4:	9100      	str	r1, [sp, #0]
 80030b6:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 80030ba:	ea43 0c02 	orr.w	ip, r3, r2
 80030be:	696a      	ldr	r2, [r5, #20]
 80030c0:	69ab      	ldr	r3, [r5, #24]
 80030c2:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80030c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003138 <HAL_DMA_Init+0x50c>)
 80030c8:	ea4c 0c03 	orr.w	ip, ip, r3
 80030cc:	69eb      	ldr	r3, [r5, #28]
 80030ce:	4422      	add	r2, r4
 80030d0:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80030d4:	6a2b      	ldr	r3, [r5, #32]
 80030d6:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 80030da:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80030de:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80030e0:	4b16      	ldr	r3, [pc, #88]	@ (800313c <HAL_DMA_Init+0x510>)
 80030e2:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80030e6:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030e8:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80030ea:	091b      	lsrs	r3, r3, #4
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030f0:	f7ff fcb2 	bl	8002a58 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80030f4:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030f6:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80030f8:	9900      	ldr	r1, [sp, #0]
 80030fa:	f003 001f 	and.w	r0, r3, #31
 80030fe:	2301      	movs	r3, #1
 8003100:	4083      	lsls	r3, r0
 8003102:	6053      	str	r3, [r2, #4]
 8003104:	e6bd      	b.n	8002e82 <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003106:	4a0e      	ldr	r2, [pc, #56]	@ (8003140 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003108:	490e      	ldr	r1, [pc, #56]	@ (8003144 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800310a:	4402      	add	r2, r0
 800310c:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800310e:	e6e1      	b.n	8002ed4 <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003110:	2010      	movs	r0, #16
 8003112:	e7cf      	b.n	80030b4 <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003114:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003116:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003118:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800311a:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 800311e:	e72f      	b.n	8002f80 <HAL_DMA_Init+0x354>
 8003120:	000f030f 	.word	0x000f030f
 8003124:	58025408 	.word	0x58025408
 8003128:	5802541c 	.word	0x5802541c
 800312c:	58025430 	.word	0x58025430
 8003130:	58025458 	.word	0x58025458
 8003134:	5802546c 	.word	0x5802546c
 8003138:	a7fdabf8 	.word	0xa7fdabf8
 800313c:	cccccccd 	.word	0xcccccccd
 8003140:	1000823f 	.word	0x1000823f
 8003144:	40020940 	.word	0x40020940
 8003148:	fffe000f 	.word	0xfffe000f

0800314c <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 800314c:	2800      	cmp	r0, #0
 800314e:	f000 8221 	beq.w	8003594 <HAL_DMA_Start_IT+0x448>
{
 8003152:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 8003156:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 800315a:	2c01      	cmp	r4, #1
 800315c:	f000 8217 	beq.w	800358e <HAL_DMA_Start_IT+0x442>
 8003160:	2401      	movs	r4, #1
 8003162:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8003166:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 800316a:	2c01      	cmp	r4, #1
 800316c:	d008      	beq.n	8003180 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800316e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 8003172:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003174:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8003176:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 800317a:	2001      	movs	r0, #1
}
 800317c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003180:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003182:	4e69      	ldr	r6, [pc, #420]	@ (8003328 <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003184:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 8003330 <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003188:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800318c:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 800318e:	4d67      	ldr	r5, [pc, #412]	@ (800332c <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003190:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8003192:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003194:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003344 <HAL_DMA_Start_IT+0x1f8>
 8003198:	4574      	cmp	r4, lr
 800319a:	bf18      	it	ne
 800319c:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 800319e:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 8003348 <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031a2:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 80031a6:	bf0c      	ite	eq
 80031a8:	2601      	moveq	r6, #1
 80031aa:	2600      	movne	r6, #0
 80031ac:	4544      	cmp	r4, r8
 80031ae:	bf14      	ite	ne
 80031b0:	46b1      	movne	r9, r6
 80031b2:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 80031b6:	42ac      	cmp	r4, r5
 80031b8:	bf18      	it	ne
 80031ba:	4564      	cmpne	r4, ip
 80031bc:	bf0c      	ite	eq
 80031be:	2501      	moveq	r5, #1
 80031c0:	2500      	movne	r5, #0
 80031c2:	f040 80c3 	bne.w	800334c <HAL_DMA_Start_IT+0x200>
 80031c6:	f8d4 c000 	ldr.w	ip, [r4]
 80031ca:	f02c 0c01 	bic.w	ip, ip, #1
 80031ce:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 80031d2:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031d6:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 80031da:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80031dc:	f1bc 0f00 	cmp.w	ip, #0
 80031e0:	d007      	beq.n	80031f2 <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031e2:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80031e6:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031e8:	b91d      	cbnz	r5, 80031f2 <HAL_DMA_Start_IT+0xa6>
 80031ea:	f1b9 0f00 	cmp.w	r9, #0
 80031ee:	f000 8130 	beq.w	8003452 <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80031f2:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 80031f4:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 80031f8:	f007 081f 	and.w	r8, r7, #31
 80031fc:	fa0e fe08 	lsl.w	lr, lr, r8
 8003200:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003204:	6827      	ldr	r7, [r4, #0]
 8003206:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 800320a:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800320c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800320e:	6883      	ldr	r3, [r0, #8]
 8003210:	2b40      	cmp	r3, #64	@ 0x40
 8003212:	f000 81c1 	beq.w	8003598 <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003216:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003218:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 800321a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800321c:	2d00      	cmp	r5, #0
 800321e:	f040 81a1 	bne.w	8003564 <HAL_DMA_Start_IT+0x418>
 8003222:	4b43      	ldr	r3, [pc, #268]	@ (8003330 <HAL_DMA_Start_IT+0x1e4>)
 8003224:	429c      	cmp	r4, r3
 8003226:	f000 81de 	beq.w	80035e6 <HAL_DMA_Start_IT+0x49a>
 800322a:	3318      	adds	r3, #24
 800322c:	429c      	cmp	r4, r3
 800322e:	f000 81f6 	beq.w	800361e <HAL_DMA_Start_IT+0x4d2>
 8003232:	f1b9 0f00 	cmp.w	r9, #0
 8003236:	f040 81c7 	bne.w	80035c8 <HAL_DMA_Start_IT+0x47c>
 800323a:	4b3e      	ldr	r3, [pc, #248]	@ (8003334 <HAL_DMA_Start_IT+0x1e8>)
 800323c:	429c      	cmp	r4, r3
 800323e:	f000 8201 	beq.w	8003644 <HAL_DMA_Start_IT+0x4f8>
 8003242:	4b3d      	ldr	r3, [pc, #244]	@ (8003338 <HAL_DMA_Start_IT+0x1ec>)
 8003244:	429c      	cmp	r4, r3
 8003246:	f000 8209 	beq.w	800365c <HAL_DMA_Start_IT+0x510>
 800324a:	3318      	adds	r3, #24
 800324c:	429c      	cmp	r4, r3
 800324e:	f000 8223 	beq.w	8003698 <HAL_DMA_Start_IT+0x54c>
 8003252:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8003256:	429c      	cmp	r4, r3
 8003258:	f000 8233 	beq.w	80036c2 <HAL_DMA_Start_IT+0x576>
 800325c:	3318      	adds	r3, #24
 800325e:	429c      	cmp	r4, r3
 8003260:	f000 8242 	beq.w	80036e8 <HAL_DMA_Start_IT+0x59c>
 8003264:	3318      	adds	r3, #24
 8003266:	429c      	cmp	r4, r3
 8003268:	f000 8249 	beq.w	80036fe <HAL_DMA_Start_IT+0x5b2>
 800326c:	3318      	adds	r3, #24
 800326e:	429c      	cmp	r4, r3
 8003270:	f000 8250 	beq.w	8003714 <HAL_DMA_Start_IT+0x5c8>
 8003274:	3318      	adds	r3, #24
 8003276:	429c      	cmp	r4, r3
 8003278:	f000 8257 	beq.w	800372a <HAL_DMA_Start_IT+0x5de>
 800327c:	3318      	adds	r3, #24
 800327e:	429c      	cmp	r4, r3
 8003280:	f000 8267 	beq.w	8003752 <HAL_DMA_Start_IT+0x606>
 8003284:	3318      	adds	r3, #24
 8003286:	429c      	cmp	r4, r3
 8003288:	f000 8265 	beq.w	8003756 <HAL_DMA_Start_IT+0x60a>
 800328c:	3318      	adds	r3, #24
 800328e:	429c      	cmp	r4, r3
 8003290:	f000 8275 	beq.w	800377e <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	f023 030e 	bic.w	r3, r3, #14
 800329a:	f043 030a 	orr.w	r3, r3, #10
 800329e:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80032a0:	b11a      	cbz	r2, 80032aa <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	f043 0304 	orr.w	r3, r3, #4
 80032a8:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032aa:	4b24      	ldr	r3, [pc, #144]	@ (800333c <HAL_DMA_Start_IT+0x1f0>)
 80032ac:	4a24      	ldr	r2, [pc, #144]	@ (8003340 <HAL_DMA_Start_IT+0x1f4>)
 80032ae:	4294      	cmp	r4, r2
 80032b0:	bf18      	it	ne
 80032b2:	429c      	cmpne	r4, r3
 80032b4:	f102 0214 	add.w	r2, r2, #20
 80032b8:	bf0c      	ite	eq
 80032ba:	2301      	moveq	r3, #1
 80032bc:	2300      	movne	r3, #0
 80032be:	4294      	cmp	r4, r2
 80032c0:	bf08      	it	eq
 80032c2:	f043 0301 	orreq.w	r3, r3, #1
 80032c6:	3214      	adds	r2, #20
 80032c8:	4294      	cmp	r4, r2
 80032ca:	bf08      	it	eq
 80032cc:	f043 0301 	orreq.w	r3, r3, #1
 80032d0:	3214      	adds	r2, #20
 80032d2:	4294      	cmp	r4, r2
 80032d4:	bf08      	it	eq
 80032d6:	f043 0301 	orreq.w	r3, r3, #1
 80032da:	3214      	adds	r2, #20
 80032dc:	4294      	cmp	r4, r2
 80032de:	bf08      	it	eq
 80032e0:	f043 0301 	orreq.w	r3, r3, #1
 80032e4:	3214      	adds	r2, #20
 80032e6:	4294      	cmp	r4, r2
 80032e8:	bf08      	it	eq
 80032ea:	f043 0301 	orreq.w	r3, r3, #1
 80032ee:	3214      	adds	r2, #20
 80032f0:	4294      	cmp	r4, r2
 80032f2:	bf08      	it	eq
 80032f4:	f043 0301 	orreq.w	r3, r3, #1
 80032f8:	b17b      	cbz	r3, 800331a <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80032fa:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80032fc:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	03d2      	lsls	r2, r2, #15
 8003304:	f100 813e 	bmi.w	8003584 <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 8003308:	f1bc 0f00 	cmp.w	ip, #0
 800330c:	d005      	beq.n	800331a <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800330e:	f8dc 3000 	ldr.w	r3, [ip]
 8003312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003316:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 800331a:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800331c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	6023      	str	r3, [r4, #0]
}
 8003324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003328:	40020070 	.word	0x40020070
 800332c:	40020028 	.word	0x40020028
 8003330:	40020040 	.word	0x40020040
 8003334:	40020088 	.word	0x40020088
 8003338:	400200a0 	.word	0x400200a0
 800333c:	58025408 	.word	0x58025408
 8003340:	5802541c 	.word	0x5802541c
 8003344:	40020058 	.word	0x40020058
 8003348:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 800334c:	4574      	cmp	r4, lr
 800334e:	f000 8154 	beq.w	80035fa <HAL_DMA_Start_IT+0x4ae>
 8003352:	4544      	cmp	r4, r8
 8003354:	f000 815a 	beq.w	800360c <HAL_DMA_Start_IT+0x4c0>
 8003358:	f1b9 0f00 	cmp.w	r9, #0
 800335c:	f040 811f 	bne.w	800359e <HAL_DMA_Start_IT+0x452>
 8003360:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 8003798 <HAL_DMA_Start_IT+0x64c>
 8003364:	4564      	cmp	r4, ip
 8003366:	f000 8164 	beq.w	8003632 <HAL_DMA_Start_IT+0x4e6>
 800336a:	f10c 0c18 	add.w	ip, ip, #24
 800336e:	4564      	cmp	r4, ip
 8003370:	f000 8180 	beq.w	8003674 <HAL_DMA_Start_IT+0x528>
 8003374:	f10c 0c18 	add.w	ip, ip, #24
 8003378:	4564      	cmp	r4, ip
 800337a:	f000 8184 	beq.w	8003686 <HAL_DMA_Start_IT+0x53a>
 800337e:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8003382:	4564      	cmp	r4, ip
 8003384:	f000 8194 	beq.w	80036b0 <HAL_DMA_Start_IT+0x564>
 8003388:	f10c 0c18 	add.w	ip, ip, #24
 800338c:	4564      	cmp	r4, ip
 800338e:	f000 81a2 	beq.w	80036d6 <HAL_DMA_Start_IT+0x58a>
 8003392:	f10c 0c18 	add.w	ip, ip, #24
 8003396:	4564      	cmp	r4, ip
 8003398:	f000 81b3 	beq.w	8003702 <HAL_DMA_Start_IT+0x5b6>
 800339c:	f10c 0c18 	add.w	ip, ip, #24
 80033a0:	4564      	cmp	r4, ip
 80033a2:	f000 81b9 	beq.w	8003718 <HAL_DMA_Start_IT+0x5cc>
 80033a6:	f10c 0c18 	add.w	ip, ip, #24
 80033aa:	4564      	cmp	r4, ip
 80033ac:	f000 81bf 	beq.w	800372e <HAL_DMA_Start_IT+0x5e2>
 80033b0:	f10c 0c18 	add.w	ip, ip, #24
 80033b4:	4564      	cmp	r4, ip
 80033b6:	f000 81c3 	beq.w	8003740 <HAL_DMA_Start_IT+0x5f4>
 80033ba:	f10c 0c18 	add.w	ip, ip, #24
 80033be:	4564      	cmp	r4, ip
 80033c0:	f000 81cb 	beq.w	800375a <HAL_DMA_Start_IT+0x60e>
 80033c4:	f10c 0c18 	add.w	ip, ip, #24
 80033c8:	4564      	cmp	r4, ip
 80033ca:	f000 81cf 	beq.w	800376c <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033ce:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 800379c <HAL_DMA_Start_IT+0x650>
 80033d2:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 80037a0 <HAL_DMA_Start_IT+0x654>
 80033d6:	4574      	cmp	r4, lr
 80033d8:	bf18      	it	ne
 80033da:	4564      	cmpne	r4, ip
 80033dc:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 80033e0:	bf0c      	ite	eq
 80033e2:	f04f 0c01 	moveq.w	ip, #1
 80033e6:	f04f 0c00 	movne.w	ip, #0
 80033ea:	4574      	cmp	r4, lr
 80033ec:	bf08      	it	eq
 80033ee:	f04c 0c01 	orreq.w	ip, ip, #1
 80033f2:	f10e 0e14 	add.w	lr, lr, #20
 80033f6:	4574      	cmp	r4, lr
 80033f8:	bf08      	it	eq
 80033fa:	f04c 0c01 	orreq.w	ip, ip, #1
 80033fe:	f10e 0e14 	add.w	lr, lr, #20
 8003402:	4574      	cmp	r4, lr
 8003404:	bf08      	it	eq
 8003406:	f04c 0c01 	orreq.w	ip, ip, #1
 800340a:	f10e 0e14 	add.w	lr, lr, #20
 800340e:	4574      	cmp	r4, lr
 8003410:	bf08      	it	eq
 8003412:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 8003416:	f8d4 e000 	ldr.w	lr, [r4]
 800341a:	f02e 0e01 	bic.w	lr, lr, #1
 800341e:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003422:	f8df e380 	ldr.w	lr, [pc, #896]	@ 80037a4 <HAL_DMA_Start_IT+0x658>
 8003426:	4574      	cmp	r4, lr
 8003428:	bf08      	it	eq
 800342a:	f04c 0c01 	orreq.w	ip, ip, #1
 800342e:	f1bc 0f00 	cmp.w	ip, #0
 8003432:	d103      	bne.n	800343c <HAL_DMA_Start_IT+0x2f0>
 8003434:	f8df c370 	ldr.w	ip, [pc, #880]	@ 80037a8 <HAL_DMA_Start_IT+0x65c>
 8003438:	4564      	cmp	r4, ip
 800343a:	d14f      	bne.n	80034dc <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 800343c:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003440:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8003444:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003446:	f1bc 0f00 	cmp.w	ip, #0
 800344a:	d002      	beq.n	8003452 <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800344c:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8003450:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003452:	f8df e344 	ldr.w	lr, [pc, #836]	@ 8003798 <HAL_DMA_Start_IT+0x64c>
 8003456:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 80037ac <HAL_DMA_Start_IT+0x660>
 800345a:	4544      	cmp	r4, r8
 800345c:	bf18      	it	ne
 800345e:	4574      	cmpne	r4, lr
 8003460:	f108 0818 	add.w	r8, r8, #24
 8003464:	bf0c      	ite	eq
 8003466:	f04f 0e01 	moveq.w	lr, #1
 800346a:	f04f 0e00 	movne.w	lr, #0
 800346e:	4544      	cmp	r4, r8
 8003470:	bf08      	it	eq
 8003472:	f04e 0e01 	orreq.w	lr, lr, #1
 8003476:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 800347a:	4544      	cmp	r4, r8
 800347c:	bf08      	it	eq
 800347e:	f04e 0e01 	orreq.w	lr, lr, #1
 8003482:	f108 0818 	add.w	r8, r8, #24
 8003486:	4544      	cmp	r4, r8
 8003488:	bf08      	it	eq
 800348a:	f04e 0e01 	orreq.w	lr, lr, #1
 800348e:	f108 0818 	add.w	r8, r8, #24
 8003492:	4544      	cmp	r4, r8
 8003494:	bf08      	it	eq
 8003496:	f04e 0e01 	orreq.w	lr, lr, #1
 800349a:	f108 0818 	add.w	r8, r8, #24
 800349e:	4544      	cmp	r4, r8
 80034a0:	bf08      	it	eq
 80034a2:	f04e 0e01 	orreq.w	lr, lr, #1
 80034a6:	f108 0818 	add.w	r8, r8, #24
 80034aa:	4544      	cmp	r4, r8
 80034ac:	bf08      	it	eq
 80034ae:	f04e 0e01 	orreq.w	lr, lr, #1
 80034b2:	f108 0818 	add.w	r8, r8, #24
 80034b6:	4544      	cmp	r4, r8
 80034b8:	bf08      	it	eq
 80034ba:	f04e 0e01 	orreq.w	lr, lr, #1
 80034be:	f108 0818 	add.w	r8, r8, #24
 80034c2:	4544      	cmp	r4, r8
 80034c4:	bf08      	it	eq
 80034c6:	f04e 0e01 	orreq.w	lr, lr, #1
 80034ca:	f1be 0f00 	cmp.w	lr, #0
 80034ce:	f47f ae90 	bne.w	80031f2 <HAL_DMA_Start_IT+0xa6>
 80034d2:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 80037b0 <HAL_DMA_Start_IT+0x664>
 80034d6:	4574      	cmp	r4, lr
 80034d8:	f43f ae8b 	beq.w	80031f2 <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80034dc:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 80037a0 <HAL_DMA_Start_IT+0x654>
 80034e0:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 800379c <HAL_DMA_Start_IT+0x650>
 80034e4:	4574      	cmp	r4, lr
 80034e6:	bf18      	it	ne
 80034e8:	4564      	cmpne	r4, ip
 80034ea:	f10e 0e14 	add.w	lr, lr, #20
 80034ee:	bf0c      	ite	eq
 80034f0:	f04f 0c01 	moveq.w	ip, #1
 80034f4:	f04f 0c00 	movne.w	ip, #0
 80034f8:	4574      	cmp	r4, lr
 80034fa:	bf08      	it	eq
 80034fc:	f04c 0c01 	orreq.w	ip, ip, #1
 8003500:	f10e 0e14 	add.w	lr, lr, #20
 8003504:	4574      	cmp	r4, lr
 8003506:	bf08      	it	eq
 8003508:	f04c 0c01 	orreq.w	ip, ip, #1
 800350c:	f10e 0e14 	add.w	lr, lr, #20
 8003510:	4574      	cmp	r4, lr
 8003512:	bf08      	it	eq
 8003514:	f04c 0c01 	orreq.w	ip, ip, #1
 8003518:	f10e 0e14 	add.w	lr, lr, #20
 800351c:	4574      	cmp	r4, lr
 800351e:	bf08      	it	eq
 8003520:	f04c 0c01 	orreq.w	ip, ip, #1
 8003524:	f10e 0e14 	add.w	lr, lr, #20
 8003528:	4574      	cmp	r4, lr
 800352a:	bf08      	it	eq
 800352c:	f04c 0c01 	orreq.w	ip, ip, #1
 8003530:	f1bc 0f00 	cmp.w	ip, #0
 8003534:	d104      	bne.n	8003540 <HAL_DMA_Start_IT+0x3f4>
 8003536:	f8df c270 	ldr.w	ip, [pc, #624]	@ 80037a8 <HAL_DMA_Start_IT+0x65c>
 800353a:	4564      	cmp	r4, ip
 800353c:	f040 8125 	bne.w	800378a <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003540:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 8003542:	f04f 0c01 	mov.w	ip, #1
 8003546:	f006 0e1f 	and.w	lr, r6, #31
 800354a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800354e:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003552:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003554:	6883      	ldr	r3, [r0, #8]
 8003556:	2b40      	cmp	r3, #64	@ 0x40
 8003558:	f000 8113 	beq.w	8003782 <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800355c:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800355e:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003560:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003562:	e65e      	b.n	8003222 <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003564:	6823      	ldr	r3, [r4, #0]
 8003566:	f023 031e 	bic.w	r3, r3, #30
 800356a:	f043 0316 	orr.w	r3, r3, #22
 800356e:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003570:	b11a      	cbz	r2, 800357a <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	f043 0308 	orr.w	r3, r3, #8
 8003578:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800357a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	03d2      	lsls	r2, r2, #15
 8003580:	f57f aec2 	bpl.w	8003308 <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	e6bc      	b.n	8003308 <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 800358e:	2002      	movs	r0, #2
}
 8003590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 8003594:	2001      	movs	r0, #1
}
 8003596:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003598:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800359a:	60e1      	str	r1, [r4, #12]
 800359c:	e63d      	b.n	800321a <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 800359e:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 8003790 <HAL_DMA_Start_IT+0x644>
 80035a2:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 80035a6:	f02c 0c01 	bic.w	ip, ip, #1
 80035aa:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 80035ae:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035b2:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 80035b6:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80035b8:	f1bc 0f00 	cmp.w	ip, #0
 80035bc:	f43f ae19 	beq.w	80031f2 <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035c0:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80035c4:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80035c6:	e614      	b.n	80031f2 <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80035c8:	4971      	ldr	r1, [pc, #452]	@ (8003790 <HAL_DMA_Start_IT+0x644>)
 80035ca:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80035cc:	f023 031e 	bic.w	r3, r3, #30
 80035d0:	f043 0316 	orr.w	r3, r3, #22
 80035d4:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 80035d6:	2a00      	cmp	r2, #0
 80035d8:	f43f ae8f 	beq.w	80032fa <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	f043 0308 	orr.w	r3, r3, #8
 80035e2:	6023      	str	r3, [r4, #0]
 80035e4:	e689      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80035e6:	496a      	ldr	r1, [pc, #424]	@ (8003790 <HAL_DMA_Start_IT+0x644>)
 80035e8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80035ea:	f023 031e 	bic.w	r3, r3, #30
 80035ee:	f043 0316 	orr.w	r3, r3, #22
 80035f2:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 80035f4:	2a00      	cmp	r2, #0
 80035f6:	d1f1      	bne.n	80035dc <HAL_DMA_Start_IT+0x490>
 80035f8:	e67f      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80035fa:	f8df e194 	ldr.w	lr, [pc, #404]	@ 8003790 <HAL_DMA_Start_IT+0x644>
 80035fe:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8003602:	f02c 0c01 	bic.w	ip, ip, #1
 8003606:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800360a:	e5e2      	b.n	80031d2 <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 800360c:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8003790 <HAL_DMA_Start_IT+0x644>
 8003610:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003614:	f02c 0c01 	bic.w	ip, ip, #1
 8003618:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800361c:	e7c7      	b.n	80035ae <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800361e:	495c      	ldr	r1, [pc, #368]	@ (8003790 <HAL_DMA_Start_IT+0x644>)
 8003620:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8003622:	f023 031e 	bic.w	r3, r3, #30
 8003626:	f043 0316 	orr.w	r3, r3, #22
 800362a:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 800362c:	2a00      	cmp	r2, #0
 800362e:	d1d5      	bne.n	80035dc <HAL_DMA_Start_IT+0x490>
 8003630:	e663      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003632:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 8003790 <HAL_DMA_Start_IT+0x644>
 8003636:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 800363a:	f02c 0c01 	bic.w	ip, ip, #1
 800363e:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003642:	e6fb      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003644:	4952      	ldr	r1, [pc, #328]	@ (8003790 <HAL_DMA_Start_IT+0x644>)
 8003646:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 800364a:	f023 031e 	bic.w	r3, r3, #30
 800364e:	f043 0316 	orr.w	r3, r3, #22
 8003652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 8003656:	2a00      	cmp	r2, #0
 8003658:	d1c0      	bne.n	80035dc <HAL_DMA_Start_IT+0x490>
 800365a:	e64e      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800365c:	494c      	ldr	r1, [pc, #304]	@ (8003790 <HAL_DMA_Start_IT+0x644>)
 800365e:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 8003662:	f023 031e 	bic.w	r3, r3, #30
 8003666:	f043 0316 	orr.w	r3, r3, #22
 800366a:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 800366e:	2a00      	cmp	r2, #0
 8003670:	d1b4      	bne.n	80035dc <HAL_DMA_Start_IT+0x490>
 8003672:	e642      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003674:	f8df e118 	ldr.w	lr, [pc, #280]	@ 8003790 <HAL_DMA_Start_IT+0x644>
 8003678:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 800367c:	f02c 0c01 	bic.w	ip, ip, #1
 8003680:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003684:	e6da      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8003686:	f8df e108 	ldr.w	lr, [pc, #264]	@ 8003790 <HAL_DMA_Start_IT+0x644>
 800368a:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 800368e:	f02c 0c01 	bic.w	ip, ip, #1
 8003692:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003696:	e6d1      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003698:	493d      	ldr	r1, [pc, #244]	@ (8003790 <HAL_DMA_Start_IT+0x644>)
 800369a:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 800369e:	f023 031e 	bic.w	r3, r3, #30
 80036a2:	f043 0316 	orr.w	r3, r3, #22
 80036a6:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 80036aa:	2a00      	cmp	r2, #0
 80036ac:	d196      	bne.n	80035dc <HAL_DMA_Start_IT+0x490>
 80036ae:	e624      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80036b0:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 80036b4:	f8de c010 	ldr.w	ip, [lr, #16]
 80036b8:	f02c 0c01 	bic.w	ip, ip, #1
 80036bc:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80036c0:	e6bc      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80036c2:	4934      	ldr	r1, [pc, #208]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 80036c4:	690b      	ldr	r3, [r1, #16]
 80036c6:	f023 031e 	bic.w	r3, r3, #30
 80036ca:	f043 0316 	orr.w	r3, r3, #22
 80036ce:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 80036d0:	2a00      	cmp	r2, #0
 80036d2:	d183      	bne.n	80035dc <HAL_DMA_Start_IT+0x490>
 80036d4:	e611      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80036d6:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 80036da:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 80036de:	f02c 0c01 	bic.w	ip, ip, #1
 80036e2:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80036e6:	e6a9      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80036e8:	492a      	ldr	r1, [pc, #168]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 80036ea:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80036ec:	f023 031e 	bic.w	r3, r3, #30
 80036f0:	f043 0316 	orr.w	r3, r3, #22
 80036f4:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 80036f6:	2a00      	cmp	r2, #0
 80036f8:	f47f af70 	bne.w	80035dc <HAL_DMA_Start_IT+0x490>
 80036fc:	e5fd      	b.n	80032fa <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80036fe:	4925      	ldr	r1, [pc, #148]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 8003700:	e772      	b.n	80035e8 <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 8003702:	f8df e090 	ldr.w	lr, [pc, #144]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 8003706:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 800370a:	f02c 0c01 	bic.w	ip, ip, #1
 800370e:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003712:	e693      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003714:	491f      	ldr	r1, [pc, #124]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 8003716:	e783      	b.n	8003620 <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8003718:	f8df e078 	ldr.w	lr, [pc, #120]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 800371c:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003720:	f02c 0c01 	bic.w	ip, ip, #1
 8003724:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003728:	e688      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800372a:	491a      	ldr	r1, [pc, #104]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 800372c:	e74d      	b.n	80035ca <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 800372e:	f8df e064 	ldr.w	lr, [pc, #100]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 8003732:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8003736:	f02c 0c01 	bic.w	ip, ip, #1
 800373a:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800373e:	e67d      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8003740:	f8df e050 	ldr.w	lr, [pc, #80]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 8003744:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8003748:	f02c 0c01 	bic.w	ip, ip, #1
 800374c:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003750:	e674      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003752:	4910      	ldr	r1, [pc, #64]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 8003754:	e777      	b.n	8003646 <HAL_DMA_Start_IT+0x4fa>
 8003756:	490f      	ldr	r1, [pc, #60]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 8003758:	e781      	b.n	800365e <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 800375a:	f8df e038 	ldr.w	lr, [pc, #56]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 800375e:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 8003762:	f02c 0c01 	bic.w	ip, ip, #1
 8003766:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800376a:	e667      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 800376c:	f8df e024 	ldr.w	lr, [pc, #36]	@ 8003794 <HAL_DMA_Start_IT+0x648>
 8003770:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 8003774:	f02c 0c01 	bic.w	ip, ip, #1
 8003778:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800377c:	e65e      	b.n	800343c <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800377e:	4905      	ldr	r1, [pc, #20]	@ (8003794 <HAL_DMA_Start_IT+0x648>)
 8003780:	e78b      	b.n	800369a <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003782:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003784:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003786:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003788:	e54b      	b.n	8003222 <HAL_DMA_Start_IT+0xd6>
 800378a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800378c:	e555      	b.n	800323a <HAL_DMA_Start_IT+0xee>
 800378e:	bf00      	nop
 8003790:	40020000 	.word	0x40020000
 8003794:	40020400 	.word	0x40020400
 8003798:	40020088 	.word	0x40020088
 800379c:	5802541c 	.word	0x5802541c
 80037a0:	58025408 	.word	0x58025408
 80037a4:	58025480 	.word	0x58025480
 80037a8:	58025494 	.word	0x58025494
 80037ac:	400200a0 	.word	0x400200a0
 80037b0:	400204b8 	.word	0x400204b8

080037b4 <HAL_DMA_IRQHandler>:
{
 80037b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 80037b6:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 80037b8:	4b94      	ldr	r3, [pc, #592]	@ (8003a0c <HAL_DMA_IRQHandler+0x258>)
{
 80037ba:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037bc:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 80037be:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80037c0:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 80037c2:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80037c4:	4b92      	ldr	r3, [pc, #584]	@ (8003a10 <HAL_DMA_IRQHandler+0x25c>)
 80037c6:	6802      	ldr	r2, [r0, #0]
 80037c8:	4892      	ldr	r0, [pc, #584]	@ (8003a14 <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 80037ca:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80037cc:	4282      	cmp	r2, r0
 80037ce:	bf18      	it	ne
 80037d0:	429a      	cmpne	r2, r3
 80037d2:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 80037d6:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80037d8:	bf0c      	ite	eq
 80037da:	2301      	moveq	r3, #1
 80037dc:	2300      	movne	r3, #0
 80037de:	4282      	cmp	r2, r0
 80037e0:	bf08      	it	eq
 80037e2:	f043 0301 	orreq.w	r3, r3, #1
 80037e6:	3018      	adds	r0, #24
 80037e8:	4282      	cmp	r2, r0
 80037ea:	bf08      	it	eq
 80037ec:	f043 0301 	orreq.w	r3, r3, #1
 80037f0:	3018      	adds	r0, #24
 80037f2:	4282      	cmp	r2, r0
 80037f4:	bf08      	it	eq
 80037f6:	f043 0301 	orreq.w	r3, r3, #1
 80037fa:	3018      	adds	r0, #24
 80037fc:	4282      	cmp	r2, r0
 80037fe:	bf08      	it	eq
 8003800:	f043 0301 	orreq.w	r3, r3, #1
 8003804:	3018      	adds	r0, #24
 8003806:	4282      	cmp	r2, r0
 8003808:	bf08      	it	eq
 800380a:	f043 0301 	orreq.w	r3, r3, #1
 800380e:	3018      	adds	r0, #24
 8003810:	4282      	cmp	r2, r0
 8003812:	bf08      	it	eq
 8003814:	f043 0301 	orreq.w	r3, r3, #1
 8003818:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 800381c:	4282      	cmp	r2, r0
 800381e:	bf08      	it	eq
 8003820:	f043 0301 	orreq.w	r3, r3, #1
 8003824:	3018      	adds	r0, #24
 8003826:	4282      	cmp	r2, r0
 8003828:	bf08      	it	eq
 800382a:	f043 0301 	orreq.w	r3, r3, #1
 800382e:	3018      	adds	r0, #24
 8003830:	4282      	cmp	r2, r0
 8003832:	bf08      	it	eq
 8003834:	f043 0301 	orreq.w	r3, r3, #1
 8003838:	3018      	adds	r0, #24
 800383a:	4282      	cmp	r2, r0
 800383c:	bf08      	it	eq
 800383e:	f043 0301 	orreq.w	r3, r3, #1
 8003842:	3018      	adds	r0, #24
 8003844:	4282      	cmp	r2, r0
 8003846:	bf08      	it	eq
 8003848:	f043 0301 	orreq.w	r3, r3, #1
 800384c:	3018      	adds	r0, #24
 800384e:	4282      	cmp	r2, r0
 8003850:	bf08      	it	eq
 8003852:	f043 0301 	orreq.w	r3, r3, #1
 8003856:	3018      	adds	r0, #24
 8003858:	4282      	cmp	r2, r0
 800385a:	bf08      	it	eq
 800385c:	f043 0301 	orreq.w	r3, r3, #1
 8003860:	b91b      	cbnz	r3, 800386a <HAL_DMA_IRQHandler+0xb6>
 8003862:	4b6d      	ldr	r3, [pc, #436]	@ (8003a18 <HAL_DMA_IRQHandler+0x264>)
 8003864:	429a      	cmp	r2, r3
 8003866:	f040 812f 	bne.w	8003ac8 <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800386a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800386c:	2108      	movs	r1, #8
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	4099      	lsls	r1, r3
 8003874:	4221      	tst	r1, r4
 8003876:	d00b      	beq.n	8003890 <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003878:	6810      	ldr	r0, [r2, #0]
 800387a:	0740      	lsls	r0, r0, #29
 800387c:	d508      	bpl.n	8003890 <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800387e:	6810      	ldr	r0, [r2, #0]
 8003880:	f020 0004 	bic.w	r0, r0, #4
 8003884:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003886:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003888:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800388a:	f041 0101 	orr.w	r1, r1, #1
 800388e:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003890:	fa24 f103 	lsr.w	r1, r4, r3
 8003894:	07c8      	lsls	r0, r1, #31
 8003896:	d509      	bpl.n	80038ac <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003898:	6951      	ldr	r1, [r2, #20]
 800389a:	0609      	lsls	r1, r1, #24
 800389c:	d506      	bpl.n	80038ac <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800389e:	2101      	movs	r1, #1
 80038a0:	4099      	lsls	r1, r3
 80038a2:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038a4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038a6:	f041 0102 	orr.w	r1, r1, #2
 80038aa:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038ac:	2104      	movs	r1, #4
 80038ae:	4099      	lsls	r1, r3
 80038b0:	4221      	tst	r1, r4
 80038b2:	d007      	beq.n	80038c4 <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80038b4:	6810      	ldr	r0, [r2, #0]
 80038b6:	0780      	lsls	r0, r0, #30
 80038b8:	d504      	bpl.n	80038c4 <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80038ba:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80038be:	f041 0104 	orr.w	r1, r1, #4
 80038c2:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038c4:	2110      	movs	r1, #16
 80038c6:	4099      	lsls	r1, r3
 80038c8:	4221      	tst	r1, r4
 80038ca:	f000 80b0 	beq.w	8003a2e <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80038ce:	6810      	ldr	r0, [r2, #0]
 80038d0:	0700      	lsls	r0, r0, #28
 80038d2:	f140 80ac 	bpl.w	8003a2e <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80038d6:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80038d8:	6811      	ldr	r1, [r2, #0]
 80038da:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80038de:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80038e0:	f040 809e 	bne.w	8003a20 <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80038e4:	05c9      	lsls	r1, r1, #23
 80038e6:	d403      	bmi.n	80038f0 <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80038e8:	6811      	ldr	r1, [r2, #0]
 80038ea:	f021 0108 	bic.w	r1, r1, #8
 80038ee:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 80038f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80038f2:	2900      	cmp	r1, #0
 80038f4:	f000 809b 	beq.w	8003a2e <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 80038f8:	4638      	mov	r0, r7
 80038fa:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038fe:	2120      	movs	r1, #32
 8003900:	f003 031f 	and.w	r3, r3, #31
 8003904:	4099      	lsls	r1, r3
 8003906:	4221      	tst	r1, r4
 8003908:	d053      	beq.n	80039b2 <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	4840      	ldr	r0, [pc, #256]	@ (8003a10 <HAL_DMA_IRQHandler+0x25c>)
 800390e:	4c41      	ldr	r4, [pc, #260]	@ (8003a14 <HAL_DMA_IRQHandler+0x260>)
 8003910:	42a2      	cmp	r2, r4
 8003912:	bf18      	it	ne
 8003914:	4282      	cmpne	r2, r0
 8003916:	f104 0418 	add.w	r4, r4, #24
 800391a:	bf0c      	ite	eq
 800391c:	2001      	moveq	r0, #1
 800391e:	2000      	movne	r0, #0
 8003920:	42a2      	cmp	r2, r4
 8003922:	bf08      	it	eq
 8003924:	f040 0001 	orreq.w	r0, r0, #1
 8003928:	3418      	adds	r4, #24
 800392a:	42a2      	cmp	r2, r4
 800392c:	bf08      	it	eq
 800392e:	f040 0001 	orreq.w	r0, r0, #1
 8003932:	3418      	adds	r4, #24
 8003934:	42a2      	cmp	r2, r4
 8003936:	bf08      	it	eq
 8003938:	f040 0001 	orreq.w	r0, r0, #1
 800393c:	3418      	adds	r4, #24
 800393e:	42a2      	cmp	r2, r4
 8003940:	bf08      	it	eq
 8003942:	f040 0001 	orreq.w	r0, r0, #1
 8003946:	3418      	adds	r4, #24
 8003948:	42a2      	cmp	r2, r4
 800394a:	bf08      	it	eq
 800394c:	f040 0001 	orreq.w	r0, r0, #1
 8003950:	3418      	adds	r4, #24
 8003952:	42a2      	cmp	r2, r4
 8003954:	bf08      	it	eq
 8003956:	f040 0001 	orreq.w	r0, r0, #1
 800395a:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 800395e:	42a2      	cmp	r2, r4
 8003960:	bf08      	it	eq
 8003962:	f040 0001 	orreq.w	r0, r0, #1
 8003966:	3418      	adds	r4, #24
 8003968:	42a2      	cmp	r2, r4
 800396a:	bf08      	it	eq
 800396c:	f040 0001 	orreq.w	r0, r0, #1
 8003970:	3418      	adds	r4, #24
 8003972:	42a2      	cmp	r2, r4
 8003974:	bf08      	it	eq
 8003976:	f040 0001 	orreq.w	r0, r0, #1
 800397a:	3418      	adds	r4, #24
 800397c:	42a2      	cmp	r2, r4
 800397e:	bf08      	it	eq
 8003980:	f040 0001 	orreq.w	r0, r0, #1
 8003984:	3418      	adds	r4, #24
 8003986:	42a2      	cmp	r2, r4
 8003988:	bf08      	it	eq
 800398a:	f040 0001 	orreq.w	r0, r0, #1
 800398e:	3418      	adds	r4, #24
 8003990:	42a2      	cmp	r2, r4
 8003992:	bf08      	it	eq
 8003994:	f040 0001 	orreq.w	r0, r0, #1
 8003998:	3418      	adds	r4, #24
 800399a:	42a2      	cmp	r2, r4
 800399c:	bf08      	it	eq
 800399e:	f040 0001 	orreq.w	r0, r0, #1
 80039a2:	2800      	cmp	r0, #0
 80039a4:	d147      	bne.n	8003a36 <HAL_DMA_IRQHandler+0x282>
 80039a6:	481c      	ldr	r0, [pc, #112]	@ (8003a18 <HAL_DMA_IRQHandler+0x264>)
 80039a8:	4282      	cmp	r2, r0
 80039aa:	d044      	beq.n	8003a36 <HAL_DMA_IRQHandler+0x282>
 80039ac:	6810      	ldr	r0, [r2, #0]
 80039ae:	0780      	lsls	r0, r0, #30
 80039b0:	d444      	bmi.n	8003a3c <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d070      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80039b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ba:	07dc      	lsls	r4, r3, #31
 80039bc:	d51e      	bpl.n	80039fc <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 80039be:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 80039c0:	2104      	movs	r1, #4
 80039c2:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 80039c6:	4915      	ldr	r1, [pc, #84]	@ (8003a1c <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 80039c8:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039ca:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 80039ce:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80039d2:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 80039d4:	6013      	str	r3, [r2, #0]
 80039d6:	e002      	b.n	80039de <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80039d8:	6813      	ldr	r3, [r2, #0]
 80039da:	07d8      	lsls	r0, r3, #31
 80039dc:	d504      	bpl.n	80039e8 <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 80039de:	9b01      	ldr	r3, [sp, #4]
 80039e0:	3301      	adds	r3, #1
 80039e2:	428b      	cmp	r3, r1
 80039e4:	9301      	str	r3, [sp, #4]
 80039e6:	d9f7      	bls.n	80039d8 <HAL_DMA_IRQHandler+0x224>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80039e8:	6813      	ldr	r3, [r2, #0]
 80039ea:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80039ec:	bf4c      	ite	mi
 80039ee:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80039f0:	2301      	movpl	r3, #1
 80039f2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 80039f6:	2300      	movs	r3, #0
 80039f8:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 80039fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d04b      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 8003a02:	4638      	mov	r0, r7
}
 8003a04:	b003      	add	sp, #12
 8003a06:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8003a0a:	4718      	bx	r3
 8003a0c:	24000018 	.word	0x24000018
 8003a10:	40020010 	.word	0x40020010
 8003a14:	40020028 	.word	0x40020028
 8003a18:	400204b8 	.word	0x400204b8
 8003a1c:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a20:	0308      	lsls	r0, r1, #12
 8003a22:	f57f af65 	bpl.w	80038f0 <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003a26:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003a28:	2900      	cmp	r1, #0
 8003a2a:	f47f af65 	bne.w	80038f8 <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a2e:	2120      	movs	r1, #32
 8003a30:	4099      	lsls	r1, r3
 8003a32:	420c      	tst	r4, r1
 8003a34:	d0bd      	beq.n	80039b2 <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003a36:	6810      	ldr	r0, [r2, #0]
 8003a38:	06c4      	lsls	r4, r0, #27
 8003a3a:	d5ba      	bpl.n	80039b2 <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a3c:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a3e:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8003a42:	2904      	cmp	r1, #4
 8003a44:	d00e      	beq.n	8003a64 <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003a46:	6813      	ldr	r3, [r2, #0]
 8003a48:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a4c:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003a4e:	d026      	beq.n	8003a9e <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a50:	031d      	lsls	r5, r3, #12
 8003a52:	d531      	bpl.n	8003ab8 <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8003a54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d0ab      	beq.n	80039b2 <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8003a5a:	4638      	mov	r0, r7
 8003a5c:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003a60:	b1db      	cbz	r3, 8003a9a <HAL_DMA_IRQHandler+0x2e6>
 8003a62:	e7a9      	b.n	80039b8 <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a64:	6811      	ldr	r1, [r2, #0]
 8003a66:	f021 0116 	bic.w	r1, r1, #22
 8003a6a:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003a6c:	6951      	ldr	r1, [r2, #20]
 8003a6e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003a72:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a76:	b319      	cbz	r1, 8003ac0 <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003a78:	6811      	ldr	r1, [r2, #0]
 8003a7a:	f021 0108 	bic.w	r1, r1, #8
 8003a7e:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a80:	223f      	movs	r2, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8003a82:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
          __HAL_UNLOCK(hdma);
 8003a88:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003a8a:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 8003a8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8003a8e:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003a92:	f887 2034 	strb.w	r2, [r7, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1b3      	bne.n	8003a02 <HAL_DMA_IRQHandler+0x24e>
}
 8003a9a:	b003      	add	sp, #12
 8003a9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a9e:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8003aa2:	d1d7      	bne.n	8003a54 <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003aa4:	6811      	ldr	r1, [r2, #0]
 8003aa6:	f021 0110 	bic.w	r1, r1, #16
 8003aaa:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8003aac:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8003aae:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8003ab2:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8003ab6:	e7cd      	b.n	8003a54 <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 8003ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1cd      	bne.n	8003a5a <HAL_DMA_IRQHandler+0x2a6>
 8003abe:	e778      	b.n	80039b2 <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ac0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003ac2:	2900      	cmp	r1, #0
 8003ac4:	d1d8      	bne.n	8003a78 <HAL_DMA_IRQHandler+0x2c4>
 8003ac6:	e7db      	b.n	8003a80 <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003ac8:	4b40      	ldr	r3, [pc, #256]	@ (8003bcc <HAL_DMA_IRQHandler+0x418>)
 8003aca:	4841      	ldr	r0, [pc, #260]	@ (8003bd0 <HAL_DMA_IRQHandler+0x41c>)
 8003acc:	4282      	cmp	r2, r0
 8003ace:	bf18      	it	ne
 8003ad0:	429a      	cmpne	r2, r3
 8003ad2:	f100 0014 	add.w	r0, r0, #20
 8003ad6:	bf0c      	ite	eq
 8003ad8:	2301      	moveq	r3, #1
 8003ada:	2300      	movne	r3, #0
 8003adc:	4282      	cmp	r2, r0
 8003ade:	bf08      	it	eq
 8003ae0:	f043 0301 	orreq.w	r3, r3, #1
 8003ae4:	3014      	adds	r0, #20
 8003ae6:	4282      	cmp	r2, r0
 8003ae8:	bf08      	it	eq
 8003aea:	f043 0301 	orreq.w	r3, r3, #1
 8003aee:	3014      	adds	r0, #20
 8003af0:	4282      	cmp	r2, r0
 8003af2:	bf08      	it	eq
 8003af4:	f043 0301 	orreq.w	r3, r3, #1
 8003af8:	3014      	adds	r0, #20
 8003afa:	4282      	cmp	r2, r0
 8003afc:	bf08      	it	eq
 8003afe:	f043 0301 	orreq.w	r3, r3, #1
 8003b02:	3014      	adds	r0, #20
 8003b04:	4282      	cmp	r2, r0
 8003b06:	bf08      	it	eq
 8003b08:	f043 0301 	orreq.w	r3, r3, #1
 8003b0c:	b913      	cbnz	r3, 8003b14 <HAL_DMA_IRQHandler+0x360>
 8003b0e:	4b31      	ldr	r3, [pc, #196]	@ (8003bd4 <HAL_DMA_IRQHandler+0x420>)
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d1c2      	bne.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003b14:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003b16:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003b18:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003b1a:	f000 001f 	and.w	r0, r0, #31
 8003b1e:	4084      	lsls	r4, r0
 8003b20:	420c      	tst	r4, r1
 8003b22:	d00b      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x388>
 8003b24:	075e      	lsls	r6, r3, #29
 8003b26:	d509      	bpl.n	8003b3c <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b28:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003b2a:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b2c:	d532      	bpl.n	8003b94 <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b2e:	03da      	lsls	r2, r3, #15
 8003b30:	d436      	bmi.n	8003ba0 <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f47f af64 	bne.w	8003a02 <HAL_DMA_IRQHandler+0x24e>
 8003b3a:	e7ae      	b.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003b3c:	2402      	movs	r4, #2
 8003b3e:	4084      	lsls	r4, r0
 8003b40:	420c      	tst	r4, r1
 8003b42:	d00b      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x3a8>
 8003b44:	079e      	lsls	r6, r3, #30
 8003b46:	d509      	bpl.n	8003b5c <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b48:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003b4a:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b4c:	d52d      	bpl.n	8003baa <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b4e:	03da      	lsls	r2, r3, #15
 8003b50:	d437      	bmi.n	8003bc2 <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 8003b52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f47f af54 	bne.w	8003a02 <HAL_DMA_IRQHandler+0x24e>
 8003b5a:	e79e      	b.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003b5c:	2408      	movs	r4, #8
 8003b5e:	4084      	lsls	r4, r0
 8003b60:	420c      	tst	r4, r1
 8003b62:	d09a      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
 8003b64:	071b      	lsls	r3, r3, #28
 8003b66:	d598      	bpl.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b68:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 8003b6a:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b6c:	f023 030e 	bic.w	r3, r3, #14
 8003b70:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003b72:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8003b74:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003b76:	fa03 f000 	lsl.w	r0, r3, r0
 8003b7a:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b7c:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8003b7e:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8003b82:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8003b86:	2a00      	cmp	r2, #0
 8003b88:	d087      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 8003b8a:	4638      	mov	r0, r7
}
 8003b8c:	b003      	add	sp, #12
 8003b8e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 8003b92:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b94:	069b      	lsls	r3, r3, #26
 8003b96:	d403      	bmi.n	8003ba0 <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b98:	6813      	ldr	r3, [r2, #0]
 8003b9a:	f023 0304 	bic.w	r3, r3, #4
 8003b9e:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8003ba0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f47f af2d 	bne.w	8003a02 <HAL_DMA_IRQHandler+0x24e>
 8003ba8:	e777      	b.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003baa:	f013 0320 	ands.w	r3, r3, #32
 8003bae:	d108      	bne.n	8003bc2 <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003bb0:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003bb2:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003bb4:	f021 010a 	bic.w	r1, r1, #10
 8003bb8:	6011      	str	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003bba:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003bbe:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8003bc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	f47f af1c 	bne.w	8003a02 <HAL_DMA_IRQHandler+0x24e>
 8003bca:	e766      	b.n	8003a9a <HAL_DMA_IRQHandler+0x2e6>
 8003bcc:	58025408 	.word	0x58025408
 8003bd0:	5802541c 	.word	0x5802541c
 8003bd4:	58025494 	.word	0x58025494

08003bd8 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003bd8:	680b      	ldr	r3, [r1, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 81dc 	beq.w	8003f98 <HAL_GPIO_Init+0x3c0>
 8003be0:	4ab4      	ldr	r2, [pc, #720]	@ (8003eb4 <HAL_GPIO_Init+0x2dc>)
 8003be2:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8003be4:	f04f 0200 	mov.w	r2, #0
{
 8003be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003bec:	f04f 0b01 	mov.w	fp, #1
{
 8003bf0:	b085      	sub	sp, #20
 8003bf2:	f000 8105 	beq.w	8003e00 <HAL_GPIO_Init+0x228>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bf6:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003bfa:	9300      	str	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003bfc:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00U)
 8003c00:	9b00      	ldr	r3, [sp, #0]
 8003c02:	ea1c 0a03 	ands.w	sl, ip, r3
 8003c06:	f000 814b 	beq.w	8003ea0 <HAL_GPIO_Init+0x2c8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c0a:	684d      	ldr	r5, [r1, #4]
 8003c0c:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c0e:	2303      	movs	r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c10:	f005 0703 	and.w	r7, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c14:	fa03 f604 	lsl.w	r6, r3, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c18:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c1c:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c1e:	f1b8 0f01 	cmp.w	r8, #1
 8003c22:	f240 815d 	bls.w	8003ee0 <HAL_GPIO_Init+0x308>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c26:	2f03      	cmp	r7, #3
 8003c28:	f040 81cf 	bne.w	8003fca <HAL_GPIO_Init+0x3f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c2c:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8003c30:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c32:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c36:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c3a:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 8003c3e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c40:	f000 812e 	beq.w	8003ea0 <HAL_GPIO_Init+0x2c8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c44:	4e9c      	ldr	r6, [pc, #624]	@ (8003eb8 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c46:	f002 0703 	and.w	r7, r2, #3
 8003c4a:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c4c:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c50:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c52:	f044 0402 	orr.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c56:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c5a:	4b98      	ldr	r3, [pc, #608]	@ (8003ebc <HAL_GPIO_Init+0x2e4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c5c:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8003c60:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8003c64:	f022 0603 	bic.w	r6, r2, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c68:	4298      	cmp	r0, r3
 8003c6a:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c6e:	f004 0402 	and.w	r4, r4, #2
 8003c72:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003c76:	9403      	str	r4, [sp, #12]
 8003c78:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003c7a:	68b4      	ldr	r4, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c7c:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003c80:	f000 8178 	beq.w	8003f74 <HAL_GPIO_Init+0x39c>
 8003c84:	4b8e      	ldr	r3, [pc, #568]	@ (8003ec0 <HAL_GPIO_Init+0x2e8>)
 8003c86:	4298      	cmp	r0, r3
 8003c88:	f000 80de 	beq.w	8003e48 <HAL_GPIO_Init+0x270>
 8003c8c:	f8df c234 	ldr.w	ip, [pc, #564]	@ 8003ec4 <HAL_GPIO_Init+0x2ec>
 8003c90:	4560      	cmp	r0, ip
 8003c92:	f000 817b 	beq.w	8003f8c <HAL_GPIO_Init+0x3b4>
 8003c96:	f8df c230 	ldr.w	ip, [pc, #560]	@ 8003ec8 <HAL_GPIO_Init+0x2f0>
 8003c9a:	4560      	cmp	r0, ip
 8003c9c:	f000 817d 	beq.w	8003f9a <HAL_GPIO_Init+0x3c2>
 8003ca0:	f8df c228 	ldr.w	ip, [pc, #552]	@ 8003ecc <HAL_GPIO_Init+0x2f4>
 8003ca4:	4560      	cmp	r0, ip
 8003ca6:	f000 816b 	beq.w	8003f80 <HAL_GPIO_Init+0x3a8>
 8003caa:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8003ed0 <HAL_GPIO_Init+0x2f8>
 8003cae:	4560      	cmp	r0, ip
 8003cb0:	f000 8179 	beq.w	8003fa6 <HAL_GPIO_Init+0x3ce>
 8003cb4:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 8003ed4 <HAL_GPIO_Init+0x2fc>
 8003cb8:	4560      	cmp	r0, ip
 8003cba:	f000 817a 	beq.w	8003fb2 <HAL_GPIO_Init+0x3da>
 8003cbe:	f8df c218 	ldr.w	ip, [pc, #536]	@ 8003ed8 <HAL_GPIO_Init+0x300>
 8003cc2:	4560      	cmp	r0, ip
 8003cc4:	f000 817b 	beq.w	8003fbe <HAL_GPIO_Init+0x3e6>
 8003cc8:	f8df c210 	ldr.w	ip, [pc, #528]	@ 8003edc <HAL_GPIO_Init+0x304>
 8003ccc:	4560      	cmp	r0, ip
 8003cce:	bf0c      	ite	eq
 8003cd0:	f04f 0c09 	moveq.w	ip, #9
 8003cd4:	f04f 0c0a 	movne.w	ip, #10
 8003cd8:	fa0c f707 	lsl.w	r7, ip, r7
 8003cdc:	433c      	orrs	r4, r7
 8003cde:	e0b8      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
        temp = GPIOx->OSPEEDR;
 8003ce0:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ce4:	2c02      	cmp	r4, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ce6:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ce8:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cec:	fa06 f807 	lsl.w	r8, r6, r7
 8003cf0:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003cf4:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cf8:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8003cfc:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d00:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d04:	ea29 0e0e 	bic.w	lr, r9, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d08:	ea48 0e0e 	orr.w	lr, r8, lr
        GPIOx->OTYPER = temp;
 8003d0c:	f8c0 e004 	str.w	lr, [r0, #4]
      temp = GPIOx->PUPDR;
 8003d10:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d14:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d16:	ea0a 0808 	and.w	r8, sl, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d1a:	fa06 fe07 	lsl.w	lr, r6, r7
 8003d1e:	ea4e 0e08 	orr.w	lr, lr, r8
      GPIOx->PUPDR = temp;
 8003d22:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d26:	d117      	bne.n	8003d58 <HAL_GPIO_Init+0x180>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d28:	f002 0e07 	and.w	lr, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d2c:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8003d2e:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d32:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003d36:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d3a:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8003d3e:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d42:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d44:	260f      	movs	r6, #15
 8003d46:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d4a:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d4c:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d50:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003d54:	f8c8 e020 	str.w	lr, [r8, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d58:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8003d5a:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d5c:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d60:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d64:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 8003d68:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d6a:	d045      	beq.n	8003df8 <HAL_GPIO_Init+0x220>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d6c:	4f52      	ldr	r7, [pc, #328]	@ (8003eb8 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d6e:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d70:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8003d74:	f044 0402 	orr.w	r4, r4, #2
 8003d78:	f8c7 40f4 	str.w	r4, [r7, #244]	@ 0xf4
 8003d7c:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8003d80:	f022 0703 	bic.w	r7, r2, #3
 8003d84:	f004 0402 	and.w	r4, r4, #2
 8003d88:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 8003d8c:	9403      	str	r4, [sp, #12]
 8003d8e:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8003d92:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d94:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8003d98:	f8d7 e008 	ldr.w	lr, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d9c:	00a4      	lsls	r4, r4, #2
 8003d9e:	fa06 f404 	lsl.w	r4, r6, r4
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003da2:	02ee      	lsls	r6, r5, #11
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003da4:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003da8:	60bc      	str	r4, [r7, #8]
        temp = EXTI->RTSR1;
 8003daa:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
        temp &= ~(iocurrent);
 8003dae:	ea6f 070c 	mvn.w	r7, ip
        temp = EXTI->RTSR1;
 8003db2:	6824      	ldr	r4, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003db4:	f100 80d2 	bmi.w	8003f5c <HAL_GPIO_Init+0x384>
        temp &= ~(iocurrent);
 8003db8:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8003dba:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8003dbe:	6034      	str	r4, [r6, #0]

        temp = EXTI->FTSR1;
 8003dc0:	6874      	ldr	r4, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dc2:	02ae      	lsls	r6, r5, #10
 8003dc4:	f100 80d3 	bmi.w	8003f6e <HAL_GPIO_Init+0x396>
        temp &= ~(iocurrent);
 8003dc8:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8003dca:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8003dce:	6074      	str	r4, [r6, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003dd0:	f8d6 4084 	ldr.w	r4, [r6, #132]	@ 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dd4:	03ae      	lsls	r6, r5, #14
 8003dd6:	f100 80c7 	bmi.w	8003f68 <HAL_GPIO_Init+0x390>
        temp &= ~(iocurrent);
 8003dda:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ddc:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003de0:	03ed      	lsls	r5, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8003de2:	f8c6 4084 	str.w	r4, [r6, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8003de6:	f8d6 4080 	ldr.w	r4, [r6, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dea:	f100 80ba 	bmi.w	8003f62 <HAL_GPIO_Init+0x38a>
        temp &= ~(iocurrent);
 8003dee:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003df0:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8003df4:	f8c5 4080 	str.w	r4, [r5, #128]	@ 0x80
      }
    }

    position++;
 8003df8:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003dfa:	fa33 f402 	lsrs.w	r4, r3, r2
 8003dfe:	d055      	beq.n	8003eac <HAL_GPIO_Init+0x2d4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e00:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00U)
 8003e04:	ea13 0c0e 	ands.w	ip, r3, lr
 8003e08:	d0f6      	beq.n	8003df8 <HAL_GPIO_Init+0x220>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e0a:	684d      	ldr	r5, [r1, #4]
 8003e0c:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e0e:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e10:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e14:	fa06 f807 	lsl.w	r8, r6, r7
 8003e18:	ea6f 0a08 	mvn.w	sl, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e1c:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 8003e20:	f1b8 0f01 	cmp.w	r8, #1
 8003e24:	f67f af5c 	bls.w	8003ce0 <HAL_GPIO_Init+0x108>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e28:	2c03      	cmp	r4, #3
 8003e2a:	d095      	beq.n	8003d58 <HAL_GPIO_Init+0x180>
      temp = GPIOx->PUPDR;
 8003e2c:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8003eb4 <HAL_GPIO_Init+0x2dc>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e30:	688e      	ldr	r6, [r1, #8]
      temp = GPIOx->PUPDR;
 8003e32:	f8d8 900c 	ldr.w	r9, [r8, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e36:	fa06 fe07 	lsl.w	lr, r6, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e3a:	ea0a 0909 	and.w	r9, sl, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e3e:	ea4e 0e09 	orr.w	lr, lr, r9
      GPIOx->PUPDR = temp;
 8003e42:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e46:	e787      	b.n	8003d58 <HAL_GPIO_Init+0x180>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e48:	f04f 0c02 	mov.w	ip, #2
 8003e4c:	fa0c f707 	lsl.w	r7, ip, r7
 8003e50:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e52:	60b4      	str	r4, [r6, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e54:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 8003e56:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 8003e5a:	ea6f 060a 	mvn.w	r6, sl
          temp |= iocurrent;
 8003e5e:	bf4c      	ite	mi
 8003e60:	ea4a 0404 	orrmi.w	r4, sl, r4
        temp &= ~(iocurrent);
 8003e64:	4034      	andpl	r4, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e66:	02ab      	lsls	r3, r5, #10
        EXTI->RTSR1 = temp;
 8003e68:	f8ce 4000 	str.w	r4, [lr]
        temp = EXTI->FTSR1;
 8003e6c:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
 8003e70:	bf54      	ite	pl
 8003e72:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8003e74:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e78:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 8003e7a:	f8ce 4004 	str.w	r4, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8003e7e:	f8de 4084 	ldr.w	r4, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8003e82:	bf54      	ite	pl
 8003e84:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8003e86:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e8a:	03eb      	lsls	r3, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8003e8c:	f8ce 4084 	str.w	r4, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8003e90:	f8de 4080 	ldr.w	r4, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8003e94:	bf54      	ite	pl
 8003e96:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8003e98:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI_CurrentCPU->IMR1 = temp;
 8003e9c:	f8ce 4080 	str.w	r4, [lr, #128]	@ 0x80
    position++;
 8003ea0:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ea2:	9b00      	ldr	r3, [sp, #0]
 8003ea4:	fa33 f402 	lsrs.w	r4, r3, r2
 8003ea8:	f47f aea8 	bne.w	8003bfc <HAL_GPIO_Init+0x24>
  }
}
 8003eac:	b005      	add	sp, #20
 8003eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003eb2:	bf00      	nop
 8003eb4:	58020000 	.word	0x58020000
 8003eb8:	58024400 	.word	0x58024400
 8003ebc:	58020400 	.word	0x58020400
 8003ec0:	58020800 	.word	0x58020800
 8003ec4:	58020c00 	.word	0x58020c00
 8003ec8:	58021000 	.word	0x58021000
 8003ecc:	58021400 	.word	0x58021400
 8003ed0:	58021800 	.word	0x58021800
 8003ed4:	58021c00 	.word	0x58021c00
 8003ed8:	58022000 	.word	0x58022000
 8003edc:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 8003ee0:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee4:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ee6:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003ee8:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003eec:	fa03 f804 	lsl.w	r8, r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ef0:	688b      	ldr	r3, [r1, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ef2:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003ef6:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003efa:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8003efe:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f02:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f06:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f0a:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8003f0e:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f12:	fa03 fc04 	lsl.w	ip, r3, r4
      temp = GPIOx->PUPDR;
 8003f16:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f1a:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f1e:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8003f22:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f26:	f47f ae81 	bne.w	8003c2c <HAL_GPIO_Init+0x54>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f2a:	f002 0c07 	and.w	ip, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f2e:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8003f30:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f34:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8003f38:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f3c:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 8003f40:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f44:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f46:	230f      	movs	r3, #15
 8003f48:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f4c:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f4e:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f52:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003f56:	f8c8 c020 	str.w	ip, [r8, #32]
 8003f5a:	e667      	b.n	8003c2c <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 8003f5c:	ea44 040c 	orr.w	r4, r4, ip
 8003f60:	e72b      	b.n	8003dba <HAL_GPIO_Init+0x1e2>
          temp |= iocurrent;
 8003f62:	ea44 040c 	orr.w	r4, r4, ip
 8003f66:	e743      	b.n	8003df0 <HAL_GPIO_Init+0x218>
          temp |= iocurrent;
 8003f68:	ea4c 0404 	orr.w	r4, ip, r4
 8003f6c:	e736      	b.n	8003ddc <HAL_GPIO_Init+0x204>
          temp |= iocurrent;
 8003f6e:	ea44 040c 	orr.w	r4, r4, ip
 8003f72:	e72a      	b.n	8003dca <HAL_GPIO_Init+0x1f2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003f74:	f04f 0c01 	mov.w	ip, #1
 8003f78:	fa0c f707 	lsl.w	r7, ip, r7
 8003f7c:	433c      	orrs	r4, r7
 8003f7e:	e768      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
 8003f80:	f04f 0c05 	mov.w	ip, #5
 8003f84:	fa0c f707 	lsl.w	r7, ip, r7
 8003f88:	433c      	orrs	r4, r7
 8003f8a:	e762      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
 8003f8c:	f04f 0c03 	mov.w	ip, #3
 8003f90:	fa0c f707 	lsl.w	r7, ip, r7
 8003f94:	433c      	orrs	r4, r7
 8003f96:	e75c      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
 8003f98:	4770      	bx	lr
 8003f9a:	f04f 0c04 	mov.w	ip, #4
 8003f9e:	fa0c f707 	lsl.w	r7, ip, r7
 8003fa2:	433c      	orrs	r4, r7
 8003fa4:	e755      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
 8003fa6:	f04f 0c06 	mov.w	ip, #6
 8003faa:	fa0c f707 	lsl.w	r7, ip, r7
 8003fae:	433c      	orrs	r4, r7
 8003fb0:	e74f      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
 8003fb2:	f04f 0c07 	mov.w	ip, #7
 8003fb6:	fa0c f707 	lsl.w	r7, ip, r7
 8003fba:	433c      	orrs	r4, r7
 8003fbc:	e749      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
 8003fbe:	f04f 0c08 	mov.w	ip, #8
 8003fc2:	fa0c f707 	lsl.w	r7, ip, r7
 8003fc6:	433c      	orrs	r4, r7
 8003fc8:	e743      	b.n	8003e52 <HAL_GPIO_Init+0x27a>
      temp = GPIOx->PUPDR;
 8003fca:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fce:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fd0:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fd4:	fa03 fc04 	lsl.w	ip, r3, r4
 8003fd8:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8003fdc:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fe0:	e624      	b.n	8003c2c <HAL_GPIO_Init+0x54>
 8003fe2:	bf00      	nop

08003fe4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fe4:	b902      	cbnz	r2, 8003fe8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003fe6:	0409      	lsls	r1, r1, #16
 8003fe8:	6181      	str	r1, [r0, #24]
  }
}
 8003fea:	4770      	bx	lr

08003fec <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003fec:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fee:	ea01 0203 	and.w	r2, r1, r3
 8003ff2:	ea21 0103 	bic.w	r1, r1, r3
 8003ff6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003ffa:	6181      	str	r1, [r0, #24]
}
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop

08004000 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004000:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004002:	4c10      	ldr	r4, [pc, #64]	@ (8004044 <HAL_PWREx_ConfigSupply+0x44>)
 8004004:	68e3      	ldr	r3, [r4, #12]
 8004006:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800400a:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800400c:	d105      	bne.n	800401a <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800400e:	f003 0307 	and.w	r3, r3, #7
 8004012:	1a18      	subs	r0, r3, r0
 8004014:	bf18      	it	ne
 8004016:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004018:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800401a:	f023 0307 	bic.w	r3, r3, #7
 800401e:	4303      	orrs	r3, r0
 8004020:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8004022:	f7fd fb6d 	bl	8001700 <HAL_GetTick>
 8004026:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004028:	e005      	b.n	8004036 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800402a:	f7fd fb69 	bl	8001700 <HAL_GetTick>
 800402e:	1b40      	subs	r0, r0, r5
 8004030:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004034:	d804      	bhi.n	8004040 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004036:	6863      	ldr	r3, [r4, #4]
 8004038:	049b      	lsls	r3, r3, #18
 800403a:	d5f6      	bpl.n	800402a <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 800403c:	2000      	movs	r0, #0
}
 800403e:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004040:	2001      	movs	r0, #1
}
 8004042:	bd38      	pop	{r3, r4, r5, pc}
 8004044:	58024800 	.word	0x58024800

08004048 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004048:	4b33      	ldr	r3, [pc, #204]	@ (8004118 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800404a:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800404c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800404e:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004050:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8004052:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004056:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004058:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800405c:	d036      	beq.n	80040cc <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800405e:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004062:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004066:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800406a:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800406e:	fb05 f202 	mul.w	r2, r5, r2
        switch (pllsource)
 8004072:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004074:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004078:	ee06 2a90 	vmov	s13, r2
 800407c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8004080:	d002      	beq.n	8004088 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 8004082:	2902      	cmp	r1, #2
 8004084:	d042      	beq.n	800410c <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8004086:	b319      	cbz	r1, 80040d0 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004088:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800411c <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 800408c:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8004090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004096:	ee07 3a90 	vmov	s15, r3
 800409a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800409e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040a6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80040aa:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80040ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 80040b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80040b6:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80040b8:	ee07 3a10 	vmov	s14, r3
 80040bc:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80040c0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80040c4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 80040c8:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 80040cc:	bc30      	pop	{r4, r5}
 80040ce:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	0692      	lsls	r2, r2, #26
 80040d4:	d51d      	bpl.n	8004112 <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040d6:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040d8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040dc:	4a10      	ldr	r2, [pc, #64]	@ (8004120 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040e0:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040e8:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040ea:	ee07 3a90 	vmov	s15, r3
 80040ee:	ee06 2a10 	vmov	s12, r2
 80040f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040f6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80040fa:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80040fe:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8004102:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8004106:	ee67 7a87 	vmul.f32	s15, s15, s14
 800410a:	e7d0      	b.n	80040ae <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800410c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004124 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8004110:	e7bc      	b.n	800408c <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004112:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004128 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004116:	e7b9      	b.n	800408c <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004118:	58024400 	.word	0x58024400
 800411c:	4a742400 	.word	0x4a742400
 8004120:	03d09000 	.word	0x03d09000
 8004124:	4bbebc20 	.word	0x4bbebc20
 8004128:	4c742400 	.word	0x4c742400

0800412c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800412c:	2800      	cmp	r0, #0
 800412e:	f000 82e7 	beq.w	8004700 <HAL_RCC_OscConfig+0x5d4>
{
 8004132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004134:	6803      	ldr	r3, [r0, #0]
 8004136:	4604      	mov	r4, r0
 8004138:	07d9      	lsls	r1, r3, #31
 800413a:	d52e      	bpl.n	800419a <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800413c:	4997      	ldr	r1, [pc, #604]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 800413e:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004140:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004142:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004146:	2a10      	cmp	r2, #16
 8004148:	f000 80ee 	beq.w	8004328 <HAL_RCC_OscConfig+0x1fc>
 800414c:	2a18      	cmp	r2, #24
 800414e:	f000 80e6 	beq.w	800431e <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004152:	6863      	ldr	r3, [r4, #4]
 8004154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004158:	f000 8111 	beq.w	800437e <HAL_RCC_OscConfig+0x252>
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 8167 	beq.w	8004430 <HAL_RCC_OscConfig+0x304>
 8004162:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004166:	4b8d      	ldr	r3, [pc, #564]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	f000 8288 	beq.w	800467e <HAL_RCC_OscConfig+0x552>
 800416e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004172:	601a      	str	r2, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800417a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800417c:	f7fd fac0 	bl	8001700 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004180:	4e86      	ldr	r6, [pc, #536]	@ (800439c <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 8004182:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004184:	e005      	b.n	8004192 <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004186:	f7fd fabb 	bl	8001700 <HAL_GetTick>
 800418a:	1b40      	subs	r0, r0, r5
 800418c:	2864      	cmp	r0, #100	@ 0x64
 800418e:	f200 814d 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004192:	6833      	ldr	r3, [r6, #0]
 8004194:	039b      	lsls	r3, r3, #14
 8004196:	d5f6      	bpl.n	8004186 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004198:	6823      	ldr	r3, [r4, #0]
 800419a:	079d      	lsls	r5, r3, #30
 800419c:	d470      	bmi.n	8004280 <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800419e:	06d9      	lsls	r1, r3, #27
 80041a0:	d533      	bpl.n	800420a <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041a2:	4a7e      	ldr	r2, [pc, #504]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 80041a4:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80041a6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	f000 80cb 	beq.w	8004348 <HAL_RCC_OscConfig+0x21c>
 80041b2:	2b18      	cmp	r3, #24
 80041b4:	f000 80c3 	beq.w	800433e <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80041b8:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 80041ba:	4d78      	ldr	r5, [pc, #480]	@ (800439c <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 816f 	beq.w	80044a0 <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 80041c2:	682b      	ldr	r3, [r5, #0]
 80041c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041c8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80041ca:	f7fd fa99 	bl	8001700 <HAL_GetTick>
 80041ce:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80041d0:	e005      	b.n	80041de <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80041d2:	f7fd fa95 	bl	8001700 <HAL_GetTick>
 80041d6:	1b80      	subs	r0, r0, r6
 80041d8:	2802      	cmp	r0, #2
 80041da:	f200 8127 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80041de:	682b      	ldr	r3, [r5, #0]
 80041e0:	05db      	lsls	r3, r3, #23
 80041e2:	d5f6      	bpl.n	80041d2 <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80041e4:	f7fd fa92 	bl	800170c <HAL_GetREVID>
 80041e8:	f241 0303 	movw	r3, #4099	@ 0x1003
 80041ec:	4298      	cmp	r0, r3
 80041ee:	f200 8267 	bhi.w	80046c0 <HAL_RCC_OscConfig+0x594>
 80041f2:	6a22      	ldr	r2, [r4, #32]
 80041f4:	686b      	ldr	r3, [r5, #4]
 80041f6:	2a20      	cmp	r2, #32
 80041f8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80041fc:	bf0c      	ite	eq
 80041fe:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8004202:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004206:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004208:	6823      	ldr	r3, [r4, #0]
 800420a:	071d      	lsls	r5, r3, #28
 800420c:	d516      	bpl.n	800423c <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800420e:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004210:	4d62      	ldr	r5, [pc, #392]	@ (800439c <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 8122 	beq.w	800445c <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 8004218:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800421a:	f043 0301 	orr.w	r3, r3, #1
 800421e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8004220:	f7fd fa6e 	bl	8001700 <HAL_GetTick>
 8004224:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004226:	e005      	b.n	8004234 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004228:	f7fd fa6a 	bl	8001700 <HAL_GetTick>
 800422c:	1b80      	subs	r0, r0, r6
 800422e:	2802      	cmp	r0, #2
 8004230:	f200 80fc 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004234:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004236:	0798      	lsls	r0, r3, #30
 8004238:	d5f6      	bpl.n	8004228 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	069a      	lsls	r2, r3, #26
 800423e:	d516      	bpl.n	800426e <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004240:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8004242:	4d56      	ldr	r5, [pc, #344]	@ (800439c <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 811a 	beq.w	800447e <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 800424a:	682b      	ldr	r3, [r5, #0]
 800424c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004250:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004252:	f7fd fa55 	bl	8001700 <HAL_GetTick>
 8004256:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004258:	e005      	b.n	8004266 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800425a:	f7fd fa51 	bl	8001700 <HAL_GetTick>
 800425e:	1b80      	subs	r0, r0, r6
 8004260:	2802      	cmp	r0, #2
 8004262:	f200 80e3 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004266:	682b      	ldr	r3, [r5, #0]
 8004268:	049f      	lsls	r7, r3, #18
 800426a:	d5f6      	bpl.n	800425a <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800426c:	6823      	ldr	r3, [r4, #0]
 800426e:	0759      	lsls	r1, r3, #29
 8004270:	f100 808b 	bmi.w	800438a <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004274:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004276:	2b00      	cmp	r3, #0
 8004278:	f040 80bf 	bne.w	80043fa <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 800427c:	2000      	movs	r0, #0
}
 800427e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004280:	4a46      	ldr	r2, [pc, #280]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 8004282:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004284:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004286:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800428a:	d12d      	bne.n	80042e8 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800428c:	4b43      	ldr	r3, [pc, #268]	@ (800439c <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800428e:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	0759      	lsls	r1, r3, #29
 8004294:	d501      	bpl.n	800429a <HAL_RCC_OscConfig+0x16e>
 8004296:	2a00      	cmp	r2, #0
 8004298:	d04f      	beq.n	800433a <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800429a:	4d40      	ldr	r5, [pc, #256]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 800429c:	682b      	ldr	r3, [r5, #0]
 800429e:	f023 0319 	bic.w	r3, r3, #25
 80042a2:	4313      	orrs	r3, r2
 80042a4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80042a6:	f7fd fa2b 	bl	8001700 <HAL_GetTick>
 80042aa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ac:	e005      	b.n	80042ba <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042ae:	f7fd fa27 	bl	8001700 <HAL_GetTick>
 80042b2:	1b80      	subs	r0, r0, r6
 80042b4:	2802      	cmp	r0, #2
 80042b6:	f200 80b9 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042ba:	682b      	ldr	r3, [r5, #0]
 80042bc:	075b      	lsls	r3, r3, #29
 80042be:	d5f6      	bpl.n	80042ae <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042c0:	f7fd fa24 	bl	800170c <HAL_GetREVID>
 80042c4:	f241 0303 	movw	r3, #4099	@ 0x1003
 80042c8:	4298      	cmp	r0, r3
 80042ca:	f200 8110 	bhi.w	80044ee <HAL_RCC_OscConfig+0x3c2>
 80042ce:	6922      	ldr	r2, [r4, #16]
 80042d0:	686b      	ldr	r3, [r5, #4]
 80042d2:	2a40      	cmp	r2, #64	@ 0x40
 80042d4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80042d8:	bf0c      	ite	eq
 80042da:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 80042de:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80042e2:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	e75a      	b.n	800419e <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80042e8:	2b18      	cmp	r3, #24
 80042ea:	f000 80fc 	beq.w	80044e6 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042ee:	4d2b      	ldr	r5, [pc, #172]	@ (800439c <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042f0:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042f2:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042f4:	2a00      	cmp	r2, #0
 80042f6:	f000 80e5 	beq.w	80044c4 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80042fa:	f023 0319 	bic.w	r3, r3, #25
 80042fe:	4313      	orrs	r3, r2
 8004300:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004302:	f7fd f9fd 	bl	8001700 <HAL_GetTick>
 8004306:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004308:	e005      	b.n	8004316 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800430a:	f7fd f9f9 	bl	8001700 <HAL_GetTick>
 800430e:	1b80      	subs	r0, r0, r6
 8004310:	2802      	cmp	r0, #2
 8004312:	f200 808b 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004316:	682b      	ldr	r3, [r5, #0]
 8004318:	075f      	lsls	r7, r3, #29
 800431a:	d5f6      	bpl.n	800430a <HAL_RCC_OscConfig+0x1de>
 800431c:	e7d0      	b.n	80042c0 <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800431e:	f001 0103 	and.w	r1, r1, #3
 8004322:	2902      	cmp	r1, #2
 8004324:	f47f af15 	bne.w	8004152 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004328:	4a1c      	ldr	r2, [pc, #112]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	0392      	lsls	r2, r2, #14
 800432e:	f57f af34 	bpl.w	800419a <HAL_RCC_OscConfig+0x6e>
 8004332:	6862      	ldr	r2, [r4, #4]
 8004334:	2a00      	cmp	r2, #0
 8004336:	f47f af30 	bne.w	800419a <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 800433a:	2001      	movs	r0, #1
}
 800433c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800433e:	f002 0203 	and.w	r2, r2, #3
 8004342:	2a01      	cmp	r2, #1
 8004344:	f47f af38 	bne.w	80041b8 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004348:	4b14      	ldr	r3, [pc, #80]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	05da      	lsls	r2, r3, #23
 800434e:	d502      	bpl.n	8004356 <HAL_RCC_OscConfig+0x22a>
 8004350:	69e3      	ldr	r3, [r4, #28]
 8004352:	2b80      	cmp	r3, #128	@ 0x80
 8004354:	d1f1      	bne.n	800433a <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004356:	f7fd f9d9 	bl	800170c <HAL_GetREVID>
 800435a:	f241 0303 	movw	r3, #4099	@ 0x1003
 800435e:	4298      	cmp	r0, r3
 8004360:	f200 80ce 	bhi.w	8004500 <HAL_RCC_OscConfig+0x3d4>
 8004364:	6a22      	ldr	r2, [r4, #32]
 8004366:	2a20      	cmp	r2, #32
 8004368:	f000 81b9 	beq.w	80046de <HAL_RCC_OscConfig+0x5b2>
 800436c:	490b      	ldr	r1, [pc, #44]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 800436e:	684b      	ldr	r3, [r1, #4]
 8004370:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004374:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8004378:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	e745      	b.n	800420a <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800437e:	4a07      	ldr	r2, [pc, #28]	@ (800439c <HAL_RCC_OscConfig+0x270>)
 8004380:	6813      	ldr	r3, [r2, #0]
 8004382:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004386:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004388:	e6f8      	b.n	800417c <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800438a:	4d05      	ldr	r5, [pc, #20]	@ (80043a0 <HAL_RCC_OscConfig+0x274>)
 800438c:	682b      	ldr	r3, [r5, #0]
 800438e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004392:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004394:	f7fd f9b4 	bl	8001700 <HAL_GetTick>
 8004398:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x282>
 800439c:	58024400 	.word	0x58024400
 80043a0:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043a4:	f7fd f9ac 	bl	8001700 <HAL_GetTick>
 80043a8:	1b80      	subs	r0, r0, r6
 80043aa:	2864      	cmp	r0, #100	@ 0x64
 80043ac:	d83e      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043ae:	682b      	ldr	r3, [r5, #0]
 80043b0:	05da      	lsls	r2, r3, #23
 80043b2:	d5f7      	bpl.n	80043a4 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043b4:	68a3      	ldr	r3, [r4, #8]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	f000 818b 	beq.w	80046d2 <HAL_RCC_OscConfig+0x5a6>
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 8166 	beq.w	800468e <HAL_RCC_OscConfig+0x562>
 80043c2:	2b05      	cmp	r3, #5
 80043c4:	4b85      	ldr	r3, [pc, #532]	@ (80045dc <HAL_RCC_OscConfig+0x4b0>)
 80043c6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043c8:	f000 8192 	beq.w	80046f0 <HAL_RCC_OscConfig+0x5c4>
 80043cc:	f022 0201 	bic.w	r2, r2, #1
 80043d0:	671a      	str	r2, [r3, #112]	@ 0x70
 80043d2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80043d4:	f022 0204 	bic.w	r2, r2, #4
 80043d8:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80043da:	f7fd f991 	bl	8001700 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043de:	4e7f      	ldr	r6, [pc, #508]	@ (80045dc <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e0:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80043e4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043e6:	e004      	b.n	80043f2 <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e8:	f7fd f98a 	bl	8001700 <HAL_GetTick>
 80043ec:	1b40      	subs	r0, r0, r5
 80043ee:	42b8      	cmp	r0, r7
 80043f0:	d81c      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043f2:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80043f4:	079b      	lsls	r3, r3, #30
 80043f6:	d5f7      	bpl.n	80043e8 <HAL_RCC_OscConfig+0x2bc>
 80043f8:	e73c      	b.n	8004274 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80043fa:	4d78      	ldr	r5, [pc, #480]	@ (80045dc <HAL_RCC_OscConfig+0x4b0>)
 80043fc:	692a      	ldr	r2, [r5, #16]
 80043fe:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004402:	2a18      	cmp	r2, #24
 8004404:	f000 80ee 	beq.w	80045e4 <HAL_RCC_OscConfig+0x4b8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004408:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800440a:	682b      	ldr	r3, [r5, #0]
 800440c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004410:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004412:	d07f      	beq.n	8004514 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8004414:	f7fd f974 	bl	8001700 <HAL_GetTick>
 8004418:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800441a:	682b      	ldr	r3, [r5, #0]
 800441c:	019b      	lsls	r3, r3, #6
 800441e:	f57f af2d 	bpl.w	800427c <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004422:	f7fd f96d 	bl	8001700 <HAL_GetTick>
 8004426:	1b00      	subs	r0, r0, r4
 8004428:	2802      	cmp	r0, #2
 800442a:	d9f6      	bls.n	800441a <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 800442c:	2003      	movs	r0, #3
}
 800442e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004430:	4d6a      	ldr	r5, [pc, #424]	@ (80045dc <HAL_RCC_OscConfig+0x4b0>)
 8004432:	682b      	ldr	r3, [r5, #0]
 8004434:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004438:	602b      	str	r3, [r5, #0]
 800443a:	682b      	ldr	r3, [r5, #0]
 800443c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004440:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004442:	f7fd f95d 	bl	8001700 <HAL_GetTick>
 8004446:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004448:	e004      	b.n	8004454 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800444a:	f7fd f959 	bl	8001700 <HAL_GetTick>
 800444e:	1b80      	subs	r0, r0, r6
 8004450:	2864      	cmp	r0, #100	@ 0x64
 8004452:	d8eb      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004454:	682b      	ldr	r3, [r5, #0]
 8004456:	039f      	lsls	r7, r3, #14
 8004458:	d4f7      	bmi.n	800444a <HAL_RCC_OscConfig+0x31e>
 800445a:	e69d      	b.n	8004198 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800445c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800445e:	f023 0301 	bic.w	r3, r3, #1
 8004462:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8004464:	f7fd f94c 	bl	8001700 <HAL_GetTick>
 8004468:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800446a:	e004      	b.n	8004476 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800446c:	f7fd f948 	bl	8001700 <HAL_GetTick>
 8004470:	1b80      	subs	r0, r0, r6
 8004472:	2802      	cmp	r0, #2
 8004474:	d8da      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004476:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004478:	0799      	lsls	r1, r3, #30
 800447a:	d4f7      	bmi.n	800446c <HAL_RCC_OscConfig+0x340>
 800447c:	e6dd      	b.n	800423a <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 800447e:	682b      	ldr	r3, [r5, #0]
 8004480:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004484:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004486:	f7fd f93b 	bl	8001700 <HAL_GetTick>
 800448a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800448c:	e004      	b.n	8004498 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800448e:	f7fd f937 	bl	8001700 <HAL_GetTick>
 8004492:	1b80      	subs	r0, r0, r6
 8004494:	2802      	cmp	r0, #2
 8004496:	d8c9      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004498:	682b      	ldr	r3, [r5, #0]
 800449a:	0498      	lsls	r0, r3, #18
 800449c:	d4f7      	bmi.n	800448e <HAL_RCC_OscConfig+0x362>
 800449e:	e6e5      	b.n	800426c <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 80044a0:	682b      	ldr	r3, [r5, #0]
 80044a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044a6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80044a8:	f7fd f92a 	bl	8001700 <HAL_GetTick>
 80044ac:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80044ae:	e004      	b.n	80044ba <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80044b0:	f7fd f926 	bl	8001700 <HAL_GetTick>
 80044b4:	1b80      	subs	r0, r0, r6
 80044b6:	2802      	cmp	r0, #2
 80044b8:	d8b8      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80044ba:	682b      	ldr	r3, [r5, #0]
 80044bc:	05df      	lsls	r7, r3, #23
 80044be:	d4f7      	bmi.n	80044b0 <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044c0:	6823      	ldr	r3, [r4, #0]
 80044c2:	e6a2      	b.n	800420a <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 80044c4:	f023 0301 	bic.w	r3, r3, #1
 80044c8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80044ca:	f7fd f919 	bl	8001700 <HAL_GetTick>
 80044ce:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80044d0:	e004      	b.n	80044dc <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044d2:	f7fd f915 	bl	8001700 <HAL_GetTick>
 80044d6:	1b80      	subs	r0, r0, r6
 80044d8:	2802      	cmp	r0, #2
 80044da:	d8a7      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80044dc:	682b      	ldr	r3, [r5, #0]
 80044de:	0758      	lsls	r0, r3, #29
 80044e0:	d4f7      	bmi.n	80044d2 <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80044e2:	6823      	ldr	r3, [r4, #0]
 80044e4:	e65b      	b.n	800419e <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80044e6:	0790      	lsls	r0, r2, #30
 80044e8:	f47f af01 	bne.w	80042ee <HAL_RCC_OscConfig+0x1c2>
 80044ec:	e6ce      	b.n	800428c <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ee:	686b      	ldr	r3, [r5, #4]
 80044f0:	6922      	ldr	r2, [r4, #16]
 80044f2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80044f6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80044fa:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	e64e      	b.n	800419e <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004500:	4a36      	ldr	r2, [pc, #216]	@ (80045dc <HAL_RCC_OscConfig+0x4b0>)
 8004502:	6a21      	ldr	r1, [r4, #32]
 8004504:	68d3      	ldr	r3, [r2, #12]
 8004506:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800450a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800450e:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004510:	6823      	ldr	r3, [r4, #0]
 8004512:	e67a      	b.n	800420a <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8004514:	f7fd f8f4 	bl	8001700 <HAL_GetTick>
 8004518:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800451a:	e004      	b.n	8004526 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451c:	f7fd f8f0 	bl	8001700 <HAL_GetTick>
 8004520:	1b80      	subs	r0, r0, r6
 8004522:	2802      	cmp	r0, #2
 8004524:	d882      	bhi.n	800442c <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004526:	682b      	ldr	r3, [r5, #0]
 8004528:	0199      	lsls	r1, r3, #6
 800452a:	d4f7      	bmi.n	800451c <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800452c:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 800452e:	4b2c      	ldr	r3, [pc, #176]	@ (80045e0 <HAL_RCC_OscConfig+0x4b4>)
 8004530:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004532:	400b      	ands	r3, r1
 8004534:	4313      	orrs	r3, r2
 8004536:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004538:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800453c:	62ab      	str	r3, [r5, #40]	@ 0x28
 800453e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004540:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8004544:	3901      	subs	r1, #1
 8004546:	3b01      	subs	r3, #1
 8004548:	3a01      	subs	r2, #1
 800454a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800454e:	025b      	lsls	r3, r3, #9
 8004550:	0412      	lsls	r2, r2, #16
 8004552:	b29b      	uxth	r3, r3
 8004554:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004558:	4313      	orrs	r3, r2
 800455a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800455c:	3a01      	subs	r2, #1
 800455e:	430b      	orrs	r3, r1
 8004560:	0612      	lsls	r2, r2, #24
 8004562:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004566:	4313      	orrs	r3, r2
 8004568:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800456a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004572:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004574:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8004576:	f36f 03cf 	bfc	r3, #3, #13
 800457a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800457e:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004580:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004582:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004584:	f023 030c 	bic.w	r3, r3, #12
 8004588:	4313      	orrs	r3, r2
 800458a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800458c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800458e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004590:	f023 0302 	bic.w	r3, r3, #2
 8004594:	4313      	orrs	r3, r2
 8004596:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004598:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800459a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800459e:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045a0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80045a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a6:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80045a8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80045aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045ae:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80045b0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80045b2:	f043 0301 	orr.w	r3, r3, #1
 80045b6:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 80045b8:	682b      	ldr	r3, [r5, #0]
 80045ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045be:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80045c0:	f7fd f89e 	bl	8001700 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045c4:	4d05      	ldr	r5, [pc, #20]	@ (80045dc <HAL_RCC_OscConfig+0x4b0>)
        tickstart = HAL_GetTick();
 80045c6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80045c8:	682b      	ldr	r3, [r5, #0]
 80045ca:	019a      	lsls	r2, r3, #6
 80045cc:	f53f ae56 	bmi.w	800427c <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045d0:	f7fd f896 	bl	8001700 <HAL_GetTick>
 80045d4:	1b00      	subs	r0, r0, r4
 80045d6:	2802      	cmp	r0, #2
 80045d8:	d9f6      	bls.n	80045c8 <HAL_RCC_OscConfig+0x49c>
 80045da:	e727      	b.n	800442c <HAL_RCC_OscConfig+0x300>
 80045dc:	58024400 	.word	0x58024400
 80045e0:	fffffc0c 	.word	0xfffffc0c
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045e4:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 80045e6:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 80045e8:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ea:	f43f aea6 	beq.w	800433a <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ee:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80045f4:	428b      	cmp	r3, r1
 80045f6:	f47f aea0 	bne.w	800433a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80045fa:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004600:	429a      	cmp	r2, r3
 8004602:	f47f ae9a 	bne.w	800433a <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004606:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004608:	f3c0 0208 	ubfx	r2, r0, #0, #9
 800460c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800460e:	429a      	cmp	r2, r3
 8004610:	f47f ae93 	bne.w	800433a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004614:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004616:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800461a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800461c:	429a      	cmp	r2, r3
 800461e:	f47f ae8c 	bne.w	800433a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004622:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004624:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8004628:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800462a:	429a      	cmp	r2, r3
 800462c:	f47f ae85 	bne.w	800433a <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004630:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004632:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8004636:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004638:	4298      	cmp	r0, r3
 800463a:	f47f ae7e 	bne.w	800433a <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800463e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004640:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004642:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004646:	429a      	cmp	r2, r3
 8004648:	f43f ae18 	beq.w	800427c <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 800464c:	4a2d      	ldr	r2, [pc, #180]	@ (8004704 <HAL_RCC_OscConfig+0x5d8>)
 800464e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004650:	f023 0301 	bic.w	r3, r3, #1
 8004654:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8004656:	f7fd f853 	bl	8001700 <HAL_GetTick>
 800465a:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800465c:	f7fd f850 	bl	8001700 <HAL_GetTick>
 8004660:	42a8      	cmp	r0, r5
 8004662:	d0fb      	beq.n	800465c <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004664:	4a27      	ldr	r2, [pc, #156]	@ (8004704 <HAL_RCC_OscConfig+0x5d8>)
 8004666:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004668:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800466a:	f36f 03cf 	bfc	r3, #3, #13
 800466e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004672:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8004674:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004676:	f043 0301 	orr.w	r3, r3, #1
 800467a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800467c:	e5fe      	b.n	800427c <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800467e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004682:	601a      	str	r2, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800468a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800468c:	e576      	b.n	800417c <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800468e:	4d1d      	ldr	r5, [pc, #116]	@ (8004704 <HAL_RCC_OscConfig+0x5d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004690:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004694:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8004696:	f023 0301 	bic.w	r3, r3, #1
 800469a:	672b      	str	r3, [r5, #112]	@ 0x70
 800469c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800469e:	f023 0304 	bic.w	r3, r3, #4
 80046a2:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80046a4:	f7fd f82c 	bl	8001700 <HAL_GetTick>
 80046a8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80046aa:	e005      	b.n	80046b8 <HAL_RCC_OscConfig+0x58c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ac:	f7fd f828 	bl	8001700 <HAL_GetTick>
 80046b0:	1b80      	subs	r0, r0, r6
 80046b2:	42b8      	cmp	r0, r7
 80046b4:	f63f aeba 	bhi.w	800442c <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80046b8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80046ba:	0798      	lsls	r0, r3, #30
 80046bc:	d4f6      	bmi.n	80046ac <HAL_RCC_OscConfig+0x580>
 80046be:	e5d9      	b.n	8004274 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80046c0:	68eb      	ldr	r3, [r5, #12]
 80046c2:	6a22      	ldr	r2, [r4, #32]
 80046c4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80046c8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80046cc:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	e59b      	b.n	800420a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004704 <HAL_RCC_OscConfig+0x5d8>)
 80046d4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046dc:	e67d      	b.n	80043da <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80046de:	4a09      	ldr	r2, [pc, #36]	@ (8004704 <HAL_RCC_OscConfig+0x5d8>)
 80046e0:	6853      	ldr	r3, [r2, #4]
 80046e2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80046e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046ea:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	e58c      	b.n	800420a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f0:	f042 0204 	orr.w	r2, r2, #4
 80046f4:	671a      	str	r2, [r3, #112]	@ 0x70
 80046f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80046f8:	f042 0201 	orr.w	r2, r2, #1
 80046fc:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80046fe:	e66c      	b.n	80043da <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8004700:	2001      	movs	r0, #1
}
 8004702:	4770      	bx	lr
 8004704:	58024400 	.word	0x58024400

08004708 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004708:	4a3f      	ldr	r2, [pc, #252]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x100>)
 800470a:	6913      	ldr	r3, [r2, #16]
 800470c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004710:	2b10      	cmp	r3, #16
 8004712:	d04f      	beq.n	80047b4 <HAL_RCC_GetSysClockFreq+0xac>
 8004714:	2b18      	cmp	r3, #24
 8004716:	d00a      	beq.n	800472e <HAL_RCC_GetSysClockFreq+0x26>
 8004718:	2b00      	cmp	r3, #0
 800471a:	d14d      	bne.n	80047b8 <HAL_RCC_GetSysClockFreq+0xb0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800471c:	6813      	ldr	r3, [r2, #0]
 800471e:	0699      	lsls	r1, r3, #26
 8004720:	d54c      	bpl.n	80047bc <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004722:	6813      	ldr	r3, [r2, #0]
 8004724:	4839      	ldr	r0, [pc, #228]	@ (800480c <HAL_RCC_GetSysClockFreq+0x104>)
 8004726:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800472a:	40d8      	lsrs	r0, r3
 800472c:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800472e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8004730:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004732:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004734:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 8004736:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800473a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800473c:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8004740:	d036      	beq.n	80047b0 <HAL_RCC_GetSysClockFreq+0xa8>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004742:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004746:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800474a:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800474e:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004752:	fb05 f303 	mul.w	r3, r5, r3
        switch (pllsource)
 8004756:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800475c:	ee06 3a90 	vmov	s13, r3
 8004760:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8004764:	d002      	beq.n	800476c <HAL_RCC_GetSysClockFreq+0x64>
 8004766:	2902      	cmp	r1, #2
 8004768:	d048      	beq.n	80047fc <HAL_RCC_GetSysClockFreq+0xf4>
 800476a:	b349      	cbz	r1, 80047c0 <HAL_RCC_GetSysClockFreq+0xb8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800476c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004810 <HAL_RCC_GetSysClockFreq+0x108>
 8004770:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004774:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800477a:	ee07 3a10 	vmov	s14, r3
 800477e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004782:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004786:	ee37 7a26 	vadd.f32	s14, s14, s13
 800478a:	ee37 7a25 	vadd.f32	s14, s14, s11
 800478e:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004792:	4b1d      	ldr	r3, [pc, #116]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x100>)
 8004794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004796:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800479a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800479c:	ee07 3a90 	vmov	s15, r3
 80047a0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80047a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80047a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047ac:	ee17 0a90 	vmov	r0, s15
}
 80047b0:	bc30      	pop	{r4, r5}
 80047b2:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047b4:	4817      	ldr	r0, [pc, #92]	@ (8004814 <HAL_RCC_GetSysClockFreq+0x10c>)
 80047b6:	4770      	bx	lr
      sysclockfreq = CSI_VALUE;
 80047b8:	4817      	ldr	r0, [pc, #92]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x110>)
 80047ba:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80047bc:	4813      	ldr	r0, [pc, #76]	@ (800480c <HAL_RCC_GetSysClockFreq+0x104>)
}
 80047be:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047c0:	6813      	ldr	r3, [r2, #0]
 80047c2:	069b      	lsls	r3, r3, #26
 80047c4:	d51d      	bpl.n	8004802 <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047c6:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047c8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80047cc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047ce:	490f      	ldr	r1, [pc, #60]	@ (800480c <HAL_RCC_GetSysClockFreq+0x104>)
 80047d0:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80047d8:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047da:	ee07 3a10 	vmov	s14, r3
 80047de:	ee06 1a10 	vmov	s12, r1
 80047e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80047e6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80047ea:	ee77 6a26 	vadd.f32	s13, s14, s13
 80047ee:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80047f2:	ee76 7aa5 	vadd.f32	s15, s13, s11
 80047f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047fa:	e7ca      	b.n	8004792 <HAL_RCC_GetSysClockFreq+0x8a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047fc:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800481c <HAL_RCC_GetSysClockFreq+0x114>
 8004800:	e7b6      	b.n	8004770 <HAL_RCC_GetSysClockFreq+0x68>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004802:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004820 <HAL_RCC_GetSysClockFreq+0x118>
 8004806:	e7b3      	b.n	8004770 <HAL_RCC_GetSysClockFreq+0x68>
 8004808:	58024400 	.word	0x58024400
 800480c:	03d09000 	.word	0x03d09000
 8004810:	4a742400 	.word	0x4a742400
 8004814:	017d7840 	.word	0x017d7840
 8004818:	003d0900 	.word	0x003d0900
 800481c:	4bbebc20 	.word	0x4bbebc20
 8004820:	4c742400 	.word	0x4c742400

08004824 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004824:	2800      	cmp	r0, #0
 8004826:	f000 810e 	beq.w	8004a46 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800482a:	4a8d      	ldr	r2, [pc, #564]	@ (8004a60 <HAL_RCC_ClockConfig+0x23c>)
 800482c:	6813      	ldr	r3, [r2, #0]
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	428b      	cmp	r3, r1
{
 8004834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004838:	4604      	mov	r4, r0
 800483a:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800483c:	d20c      	bcs.n	8004858 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800483e:	6813      	ldr	r3, [r2, #0]
 8004840:	f023 030f 	bic.w	r3, r3, #15
 8004844:	430b      	orrs	r3, r1
 8004846:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004848:	6813      	ldr	r3, [r2, #0]
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	428b      	cmp	r3, r1
 8004850:	d002      	beq.n	8004858 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004852:	2001      	movs	r0, #1
}
 8004854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004858:	6823      	ldr	r3, [r4, #0]
 800485a:	0758      	lsls	r0, r3, #29
 800485c:	d50b      	bpl.n	8004876 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800485e:	4981      	ldr	r1, [pc, #516]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 8004860:	6920      	ldr	r0, [r4, #16]
 8004862:	698a      	ldr	r2, [r1, #24]
 8004864:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004868:	4290      	cmp	r0, r2
 800486a:	d904      	bls.n	8004876 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800486c:	698a      	ldr	r2, [r1, #24]
 800486e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004872:	4302      	orrs	r2, r0
 8004874:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004876:	0719      	lsls	r1, r3, #28
 8004878:	d50b      	bpl.n	8004892 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800487a:	497a      	ldr	r1, [pc, #488]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 800487c:	6960      	ldr	r0, [r4, #20]
 800487e:	69ca      	ldr	r2, [r1, #28]
 8004880:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004884:	4290      	cmp	r0, r2
 8004886:	d904      	bls.n	8004892 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004888:	69ca      	ldr	r2, [r1, #28]
 800488a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800488e:	4302      	orrs	r2, r0
 8004890:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004892:	06da      	lsls	r2, r3, #27
 8004894:	d50b      	bpl.n	80048ae <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004896:	4973      	ldr	r1, [pc, #460]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 8004898:	69a0      	ldr	r0, [r4, #24]
 800489a:	69ca      	ldr	r2, [r1, #28]
 800489c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80048a0:	4290      	cmp	r0, r2
 80048a2:	d904      	bls.n	80048ae <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80048a4:	69ca      	ldr	r2, [r1, #28]
 80048a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80048aa:	4302      	orrs	r2, r0
 80048ac:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80048ae:	069f      	lsls	r7, r3, #26
 80048b0:	d50b      	bpl.n	80048ca <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80048b2:	496c      	ldr	r1, [pc, #432]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80048b4:	69e0      	ldr	r0, [r4, #28]
 80048b6:	6a0a      	ldr	r2, [r1, #32]
 80048b8:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80048bc:	4290      	cmp	r0, r2
 80048be:	d904      	bls.n	80048ca <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80048c0:	6a0a      	ldr	r2, [r1, #32]
 80048c2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80048c6:	4302      	orrs	r2, r0
 80048c8:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048ca:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048cc:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048d0:	f140 80ab 	bpl.w	8004a2a <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80048d4:	4e63      	ldr	r6, [pc, #396]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80048d6:	68e0      	ldr	r0, [r4, #12]
 80048d8:	69b1      	ldr	r1, [r6, #24]
 80048da:	f001 010f 	and.w	r1, r1, #15
 80048de:	4288      	cmp	r0, r1
 80048e0:	d904      	bls.n	80048ec <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048e2:	69b1      	ldr	r1, [r6, #24]
 80048e4:	f021 010f 	bic.w	r1, r1, #15
 80048e8:	4301      	orrs	r1, r0
 80048ea:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048ec:	2a00      	cmp	r2, #0
 80048ee:	d030      	beq.n	8004952 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80048f0:	4a5c      	ldr	r2, [pc, #368]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80048f2:	68a1      	ldr	r1, [r4, #8]
 80048f4:	6993      	ldr	r3, [r2, #24]
 80048f6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80048fa:	430b      	orrs	r3, r1
 80048fc:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048fe:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004900:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004902:	2902      	cmp	r1, #2
 8004904:	f000 80a1 	beq.w	8004a4a <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004908:	2903      	cmp	r1, #3
 800490a:	f000 8098 	beq.w	8004a3e <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800490e:	2901      	cmp	r1, #1
 8004910:	f000 80a1 	beq.w	8004a56 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004914:	075f      	lsls	r7, r3, #29
 8004916:	d59c      	bpl.n	8004852 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004918:	4e52      	ldr	r6, [pc, #328]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800491a:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800491e:	6933      	ldr	r3, [r6, #16]
 8004920:	f023 0307 	bic.w	r3, r3, #7
 8004924:	430b      	orrs	r3, r1
 8004926:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8004928:	f7fc feea 	bl	8001700 <HAL_GetTick>
 800492c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492e:	e005      	b.n	800493c <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004930:	f7fc fee6 	bl	8001700 <HAL_GetTick>
 8004934:	1bc0      	subs	r0, r0, r7
 8004936:	4540      	cmp	r0, r8
 8004938:	f200 808b 	bhi.w	8004a52 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800493c:	6933      	ldr	r3, [r6, #16]
 800493e:	6862      	ldr	r2, [r4, #4]
 8004940:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004944:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004948:	d1f2      	bne.n	8004930 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	079e      	lsls	r6, r3, #30
 800494e:	d506      	bpl.n	800495e <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004950:	68e0      	ldr	r0, [r4, #12]
 8004952:	4944      	ldr	r1, [pc, #272]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 8004954:	698a      	ldr	r2, [r1, #24]
 8004956:	f002 020f 	and.w	r2, r2, #15
 800495a:	4290      	cmp	r0, r2
 800495c:	d369      	bcc.n	8004a32 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800495e:	4940      	ldr	r1, [pc, #256]	@ (8004a60 <HAL_RCC_ClockConfig+0x23c>)
 8004960:	680a      	ldr	r2, [r1, #0]
 8004962:	f002 020f 	and.w	r2, r2, #15
 8004966:	42aa      	cmp	r2, r5
 8004968:	d90a      	bls.n	8004980 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496a:	680a      	ldr	r2, [r1, #0]
 800496c:	f022 020f 	bic.w	r2, r2, #15
 8004970:	432a      	orrs	r2, r5
 8004972:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004974:	680a      	ldr	r2, [r1, #0]
 8004976:	f002 020f 	and.w	r2, r2, #15
 800497a:	42aa      	cmp	r2, r5
 800497c:	f47f af69 	bne.w	8004852 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004980:	0758      	lsls	r0, r3, #29
 8004982:	d50b      	bpl.n	800499c <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004984:	4937      	ldr	r1, [pc, #220]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 8004986:	6920      	ldr	r0, [r4, #16]
 8004988:	698a      	ldr	r2, [r1, #24]
 800498a:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800498e:	4290      	cmp	r0, r2
 8004990:	d204      	bcs.n	800499c <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004992:	698a      	ldr	r2, [r1, #24]
 8004994:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004998:	4302      	orrs	r2, r0
 800499a:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800499c:	0719      	lsls	r1, r3, #28
 800499e:	d50b      	bpl.n	80049b8 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80049a0:	4930      	ldr	r1, [pc, #192]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80049a2:	6960      	ldr	r0, [r4, #20]
 80049a4:	69ca      	ldr	r2, [r1, #28]
 80049a6:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 80049aa:	4290      	cmp	r0, r2
 80049ac:	d204      	bcs.n	80049b8 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80049ae:	69ca      	ldr	r2, [r1, #28]
 80049b0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80049b4:	4302      	orrs	r2, r0
 80049b6:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b8:	06da      	lsls	r2, r3, #27
 80049ba:	d50b      	bpl.n	80049d4 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80049bc:	4929      	ldr	r1, [pc, #164]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80049be:	69a0      	ldr	r0, [r4, #24]
 80049c0:	69ca      	ldr	r2, [r1, #28]
 80049c2:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 80049c6:	4290      	cmp	r0, r2
 80049c8:	d204      	bcs.n	80049d4 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80049ca:	69ca      	ldr	r2, [r1, #28]
 80049cc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049d0:	4302      	orrs	r2, r0
 80049d2:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80049d4:	069b      	lsls	r3, r3, #26
 80049d6:	d50b      	bpl.n	80049f0 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80049d8:	4a22      	ldr	r2, [pc, #136]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80049da:	69e1      	ldr	r1, [r4, #28]
 80049dc:	6a13      	ldr	r3, [r2, #32]
 80049de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049e2:	4299      	cmp	r1, r3
 80049e4:	d204      	bcs.n	80049f0 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80049e6:	6a13      	ldr	r3, [r2, #32]
 80049e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049ec:	430b      	orrs	r3, r1
 80049ee:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80049f0:	f7ff fe8a 	bl	8004708 <HAL_RCC_GetSysClockFreq>
 80049f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004a64 <HAL_RCC_ClockConfig+0x240>)
 80049f6:	4603      	mov	r3, r0
 80049f8:	481b      	ldr	r0, [pc, #108]	@ (8004a68 <HAL_RCC_ClockConfig+0x244>)
 80049fa:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049fc:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80049fe:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8004a02:	4d1a      	ldr	r5, [pc, #104]	@ (8004a6c <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a04:	f002 020f 	and.w	r2, r2, #15
 8004a08:	4c19      	ldr	r4, [pc, #100]	@ (8004a70 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a0a:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a0c:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a0e:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8004a12:	4818      	ldr	r0, [pc, #96]	@ (8004a74 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a14:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004a18:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8004a1a:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8004a1c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a1e:	40d3      	lsrs	r3, r2
 8004a20:	6023      	str	r3, [r4, #0]
}
 8004a22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8004a26:	f7fc be09 	b.w	800163c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a2a:	2a00      	cmp	r2, #0
 8004a2c:	f47f af60 	bne.w	80048f0 <HAL_RCC_ClockConfig+0xcc>
 8004a30:	e795      	b.n	800495e <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a32:	698a      	ldr	r2, [r1, #24]
 8004a34:	f022 020f 	bic.w	r2, r2, #15
 8004a38:	4302      	orrs	r2, r0
 8004a3a:	618a      	str	r2, [r1, #24]
 8004a3c:	e78f      	b.n	800495e <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a3e:	019a      	lsls	r2, r3, #6
 8004a40:	f53f af6a 	bmi.w	8004918 <HAL_RCC_ClockConfig+0xf4>
 8004a44:	e705      	b.n	8004852 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004a46:	2001      	movs	r0, #1
}
 8004a48:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a4a:	0398      	lsls	r0, r3, #14
 8004a4c:	f53f af64 	bmi.w	8004918 <HAL_RCC_ClockConfig+0xf4>
 8004a50:	e6ff      	b.n	8004852 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004a52:	2003      	movs	r0, #3
 8004a54:	e6fe      	b.n	8004854 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004a56:	05db      	lsls	r3, r3, #23
 8004a58:	f53f af5e 	bmi.w	8004918 <HAL_RCC_ClockConfig+0xf4>
 8004a5c:	e6f9      	b.n	8004852 <HAL_RCC_ClockConfig+0x2e>
 8004a5e:	bf00      	nop
 8004a60:	52002000 	.word	0x52002000
 8004a64:	58024400 	.word	0x58024400
 8004a68:	080079c0 	.word	0x080079c0
 8004a6c:	24000018 	.word	0x24000018
 8004a70:	24000014 	.word	0x24000014
 8004a74:	24000020 	.word	0x24000020

08004a78 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a78:	4a18      	ldr	r2, [pc, #96]	@ (8004adc <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a7a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a7c:	6913      	ldr	r3, [r2, #16]
 8004a7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a82:	2b10      	cmp	r3, #16
 8004a84:	d024      	beq.n	8004ad0 <HAL_RCC_GetHCLKFreq+0x58>
 8004a86:	2b18      	cmp	r3, #24
 8004a88:	d009      	beq.n	8004a9e <HAL_RCC_GetHCLKFreq+0x26>
 8004a8a:	bb1b      	cbnz	r3, 8004ad4 <HAL_RCC_GetHCLKFreq+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a8c:	6813      	ldr	r3, [r2, #0]
 8004a8e:	069b      	lsls	r3, r3, #26
 8004a90:	d522      	bpl.n	8004ad8 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a92:	6812      	ldr	r2, [r2, #0]
 8004a94:	4b12      	ldr	r3, [pc, #72]	@ (8004ae0 <HAL_RCC_GetHCLKFreq+0x68>)
 8004a96:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004a9a:	40d3      	lsrs	r3, r2
 8004a9c:	e002      	b.n	8004aa4 <HAL_RCC_GetHCLKFreq+0x2c>
 8004a9e:	f7ff fad3 	bl	8004048 <HAL_RCC_GetSysClockFreq.part.0>
 8004aa2:	4603      	mov	r3, r0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004aa4:	490d      	ldr	r1, [pc, #52]	@ (8004adc <HAL_RCC_GetHCLKFreq+0x64>)
 8004aa6:	480f      	ldr	r0, [pc, #60]	@ (8004ae4 <HAL_RCC_GetHCLKFreq+0x6c>)
 8004aa8:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004aaa:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004aac:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ab0:	4c0d      	ldr	r4, [pc, #52]	@ (8004ae8 <HAL_RCC_GetHCLKFreq+0x70>)
 8004ab2:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ab6:	4d0d      	ldr	r5, [pc, #52]	@ (8004aec <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004ab8:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004aba:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004abc:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ac0:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004ac4:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ac6:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8004aca:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004acc:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004ace:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ad0:	4b07      	ldr	r3, [pc, #28]	@ (8004af0 <HAL_RCC_GetHCLKFreq+0x78>)
 8004ad2:	e7e7      	b.n	8004aa4 <HAL_RCC_GetHCLKFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8004ad4:	4b07      	ldr	r3, [pc, #28]	@ (8004af4 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004ad6:	e7e5      	b.n	8004aa4 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004ad8:	4b01      	ldr	r3, [pc, #4]	@ (8004ae0 <HAL_RCC_GetHCLKFreq+0x68>)
 8004ada:	e7e3      	b.n	8004aa4 <HAL_RCC_GetHCLKFreq+0x2c>
 8004adc:	58024400 	.word	0x58024400
 8004ae0:	03d09000 	.word	0x03d09000
 8004ae4:	080079c0 	.word	0x080079c0
 8004ae8:	24000014 	.word	0x24000014
 8004aec:	24000018 	.word	0x24000018
 8004af0:	017d7840 	.word	0x017d7840
 8004af4:	003d0900 	.word	0x003d0900

08004af8 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af8:	4a1c      	ldr	r2, [pc, #112]	@ (8004b6c <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004afa:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004afc:	6913      	ldr	r3, [r2, #16]
 8004afe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b02:	2b10      	cmp	r3, #16
 8004b04:	d02b      	beq.n	8004b5e <HAL_RCC_GetPCLK1Freq+0x66>
 8004b06:	2b18      	cmp	r3, #24
 8004b08:	d009      	beq.n	8004b1e <HAL_RCC_GetPCLK1Freq+0x26>
 8004b0a:	bb53      	cbnz	r3, 8004b62 <HAL_RCC_GetPCLK1Freq+0x6a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b0c:	6813      	ldr	r3, [r2, #0]
 8004b0e:	069b      	lsls	r3, r3, #26
 8004b10:	d529      	bpl.n	8004b66 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b12:	6812      	ldr	r2, [r2, #0]
 8004b14:	4b16      	ldr	r3, [pc, #88]	@ (8004b70 <HAL_RCC_GetPCLK1Freq+0x78>)
 8004b16:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004b1a:	40d3      	lsrs	r3, r2
 8004b1c:	e002      	b.n	8004b24 <HAL_RCC_GetPCLK1Freq+0x2c>
 8004b1e:	f7ff fa93 	bl	8004048 <HAL_RCC_GetSysClockFreq.part.0>
 8004b22:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b24:	4a11      	ldr	r2, [pc, #68]	@ (8004b6c <HAL_RCC_GetPCLK1Freq+0x74>)
 8004b26:	4913      	ldr	r1, [pc, #76]	@ (8004b74 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8004b28:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8004b2a:	4d13      	ldr	r5, [pc, #76]	@ (8004b78 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b2c:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b30:	4c12      	ldr	r4, [pc, #72]	@ (8004b7c <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004b32:	5c08      	ldrb	r0, [r1, r0]
 8004b34:	f000 001f 	and.w	r0, r0, #31
 8004b38:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b3a:	6990      	ldr	r0, [r2, #24]
 8004b3c:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8004b40:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b42:	5c08      	ldrb	r0, [r1, r0]
 8004b44:	f000 001f 	and.w	r0, r0, #31
 8004b48:	40c3      	lsrs	r3, r0
 8004b4a:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004b4c:	69d2      	ldr	r2, [r2, #28]
 8004b4e:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8004b52:	5c88      	ldrb	r0, [r1, r2]
 8004b54:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004b58:	fa23 f000 	lsr.w	r0, r3, r0
 8004b5c:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b5e:	4b08      	ldr	r3, [pc, #32]	@ (8004b80 <HAL_RCC_GetPCLK1Freq+0x88>)
 8004b60:	e7e0      	b.n	8004b24 <HAL_RCC_GetPCLK1Freq+0x2c>
      sysclockfreq = CSI_VALUE;
 8004b62:	4b08      	ldr	r3, [pc, #32]	@ (8004b84 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8004b64:	e7de      	b.n	8004b24 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004b66:	4b02      	ldr	r3, [pc, #8]	@ (8004b70 <HAL_RCC_GetPCLK1Freq+0x78>)
 8004b68:	e7dc      	b.n	8004b24 <HAL_RCC_GetPCLK1Freq+0x2c>
 8004b6a:	bf00      	nop
 8004b6c:	58024400 	.word	0x58024400
 8004b70:	03d09000 	.word	0x03d09000
 8004b74:	080079c0 	.word	0x080079c0
 8004b78:	24000018 	.word	0x24000018
 8004b7c:	24000014 	.word	0x24000014
 8004b80:	017d7840 	.word	0x017d7840
 8004b84:	003d0900 	.word	0x003d0900

08004b88 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b8a:	4c36      	ldr	r4, [pc, #216]	@ (8004c64 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004b8c:	4606      	mov	r6, r0
 8004b8e:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b96:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b98:	f7fc fdb2 	bl	8001700 <HAL_GetTick>
 8004b9c:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b9e:	e004      	b.n	8004baa <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ba0:	f7fc fdae 	bl	8001700 <HAL_GetTick>
 8004ba4:	1b40      	subs	r0, r0, r5
 8004ba6:	2802      	cmp	r0, #2
 8004ba8:	d856      	bhi.n	8004c58 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004baa:	6823      	ldr	r3, [r4, #0]
 8004bac:	011a      	lsls	r2, r3, #4
 8004bae:	d4f7      	bmi.n	8004ba0 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004bb0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004bb2:	6832      	ldr	r2, [r6, #0]
 8004bb4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004bb8:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004bbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004bbe:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	3a01      	subs	r2, #1
 8004bc6:	025b      	lsls	r3, r3, #9
 8004bc8:	0412      	lsls	r2, r2, #16
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	6872      	ldr	r2, [r6, #4]
 8004bd4:	3a01      	subs	r2, #1
 8004bd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	6932      	ldr	r2, [r6, #16]
 8004bde:	3a01      	subs	r2, #1
 8004be0:	0612      	lsls	r2, r2, #24
 8004be2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004be6:	4313      	orrs	r3, r2
 8004be8:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004bea:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004bec:	6972      	ldr	r2, [r6, #20]
 8004bee:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004bf6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004bf8:	69b2      	ldr	r2, [r6, #24]
 8004bfa:	f023 0320 	bic.w	r3, r3, #32
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c02:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004c04:	f023 0310 	bic.w	r3, r3, #16
 8004c08:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c0a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004c0c:	69f2      	ldr	r2, [r6, #28]
 8004c0e:	f36f 03cf 	bfc	r3, #3, #13
 8004c12:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004c16:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c18:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004c1a:	f043 0310 	orr.w	r3, r3, #16
 8004c1e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c20:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004c22:	b1df      	cbz	r7, 8004c5c <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c24:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c26:	bf0c      	ite	eq
 8004c28:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c2c:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8004c30:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c32:	4c0c      	ldr	r4, [pc, #48]	@ (8004c64 <RCCEx_PLL2_Config.part.0+0xdc>)
 8004c34:	6823      	ldr	r3, [r4, #0]
 8004c36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c3a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c3c:	f7fc fd60 	bl	8001700 <HAL_GetTick>
 8004c40:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c42:	e004      	b.n	8004c4e <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c44:	f7fc fd5c 	bl	8001700 <HAL_GetTick>
 8004c48:	1b40      	subs	r0, r0, r5
 8004c4a:	2802      	cmp	r0, #2
 8004c4c:	d804      	bhi.n	8004c58 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	011b      	lsls	r3, r3, #4
 8004c52:	d5f7      	bpl.n	8004c44 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8004c54:	2000      	movs	r0, #0
}
 8004c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004c58:	2003      	movs	r0, #3
}
 8004c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c62:	e7e6      	b.n	8004c32 <RCCEx_PLL2_Config.part.0+0xaa>
 8004c64:	58024400 	.word	0x58024400

08004c68 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004c6a:	4c36      	ldr	r4, [pc, #216]	@ (8004d44 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004c6c:	4606      	mov	r6, r0
 8004c6e:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8004c70:	6823      	ldr	r3, [r4, #0]
 8004c72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c76:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c78:	f7fc fd42 	bl	8001700 <HAL_GetTick>
 8004c7c:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004c7e:	e004      	b.n	8004c8a <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c80:	f7fc fd3e 	bl	8001700 <HAL_GetTick>
 8004c84:	1b40      	subs	r0, r0, r5
 8004c86:	2802      	cmp	r0, #2
 8004c88:	d856      	bhi.n	8004d38 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	009a      	lsls	r2, r3, #2
 8004c8e:	d4f7      	bmi.n	8004c80 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004c90:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004c92:	6832      	ldr	r2, [r6, #0]
 8004c94:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004c98:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004c9c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c9e:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	3a01      	subs	r2, #1
 8004ca6:	025b      	lsls	r3, r3, #9
 8004ca8:	0412      	lsls	r2, r2, #16
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	6872      	ldr	r2, [r6, #4]
 8004cb4:	3a01      	subs	r2, #1
 8004cb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	6932      	ldr	r2, [r6, #16]
 8004cbe:	3a01      	subs	r2, #1
 8004cc0:	0612      	lsls	r2, r2, #24
 8004cc2:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004cca:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004ccc:	6972      	ldr	r2, [r6, #20]
 8004cce:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004cd6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004cd8:	69b2      	ldr	r2, [r6, #24]
 8004cda:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004ce2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004ce4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ce8:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004cea:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004cec:	69f2      	ldr	r2, [r6, #28]
 8004cee:	f36f 03cf 	bfc	r3, #3, #13
 8004cf2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004cf6:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004cf8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004cfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cfe:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d00:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004d02:	b1df      	cbz	r7, 8004d3c <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d04:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004d06:	bf0c      	ite	eq
 8004d08:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004d0c:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8004d10:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004d12:	4c0c      	ldr	r4, [pc, #48]	@ (8004d44 <RCCEx_PLL3_Config.part.0+0xdc>)
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d1a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d1c:	f7fc fcf0 	bl	8001700 <HAL_GetTick>
 8004d20:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004d22:	e004      	b.n	8004d2e <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d24:	f7fc fcec 	bl	8001700 <HAL_GetTick>
 8004d28:	1b40      	subs	r0, r0, r5
 8004d2a:	2802      	cmp	r0, #2
 8004d2c:	d804      	bhi.n	8004d38 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004d2e:	6823      	ldr	r3, [r4, #0]
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	d5f7      	bpl.n	8004d24 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8004d34:	2000      	movs	r0, #0
}
 8004d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004d38:	2003      	movs	r0, #3
}
 8004d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d3c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004d42:	e7e6      	b.n	8004d12 <RCCEx_PLL3_Config.part.0+0xaa>
 8004d44:	58024400 	.word	0x58024400

08004d48 <HAL_RCCEx_PeriphCLKConfig>:
{
 8004d48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d4c:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8004d50:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d52:	011d      	lsls	r5, r3, #4
 8004d54:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8004d58:	d524      	bpl.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004d5a:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004d5c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004d60:	f000 85df 	beq.w	8005922 <HAL_RCCEx_PeriphCLKConfig+0xbda>
 8004d64:	f200 86a8 	bhi.w	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8004d68:	2900      	cmp	r1, #0
 8004d6a:	f000 85f6 	beq.w	800595a <HAL_RCCEx_PeriphCLKConfig+0xc12>
 8004d6e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004d72:	f040 86a5 	bne.w	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004d76:	49a9      	ldr	r1, [pc, #676]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004d78:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004d7a:	f001 0103 	and.w	r1, r1, #3
 8004d7e:	2903      	cmp	r1, #3
 8004d80:	f000 869e 	beq.w	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8004d84:	2102      	movs	r1, #2
 8004d86:	3008      	adds	r0, #8
 8004d88:	f7ff fefe 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004d8c:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d8e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004d92:	b93e      	cbnz	r6, 8004da4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004d94:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004d96:	4da1      	ldr	r5, [pc, #644]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d98:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004d9a:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004d9c:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8004da0:	4301      	orrs	r1, r0
 8004da2:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004da4:	05d8      	lsls	r0, r3, #23
 8004da6:	d50a      	bpl.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x76>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004da8:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004daa:	2904      	cmp	r1, #4
 8004dac:	d806      	bhi.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004dae:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004db2:	03ff      	.short	0x03ff
 8004db4:	0582056d 	.word	0x0582056d
 8004db8:	04040404 	.word	0x04040404
      status = ret;
 8004dbc:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8004dbe:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004dc0:	0599      	lsls	r1, r3, #22
 8004dc2:	d524      	bpl.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->Sai23ClockSelection)
 8004dc4:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8004dc6:	2980      	cmp	r1, #128	@ 0x80
 8004dc8:	f000 854b 	beq.w	8005862 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8004dcc:	f200 8687 	bhi.w	8005ade <HAL_RCCEx_PeriphCLKConfig+0xd96>
 8004dd0:	2900      	cmp	r1, #0
 8004dd2:	f000 85bb 	beq.w	800594c <HAL_RCCEx_PeriphCLKConfig+0xc04>
 8004dd6:	2940      	cmp	r1, #64	@ 0x40
 8004dd8:	f040 8688 	bne.w	8005aec <HAL_RCCEx_PeriphCLKConfig+0xda4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ddc:	498f      	ldr	r1, [pc, #572]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004dde:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004de0:	f001 0103 	and.w	r1, r1, #3
 8004de4:	2903      	cmp	r1, #3
 8004de6:	f000 8681 	beq.w	8005aec <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8004dea:	2100      	movs	r1, #0
 8004dec:	f104 0008 	add.w	r0, r4, #8
 8004df0:	f7ff feca 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004df4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004df6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004dfa:	2d00      	cmp	r5, #0
 8004dfc:	f040 8543 	bne.w	8005886 <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004e00:	4f86      	ldr	r7, [pc, #536]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004e02:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8004e04:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004e06:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8004e0a:	4301      	orrs	r1, r0
 8004e0c:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004e0e:	055f      	lsls	r7, r3, #21
 8004e10:	d528      	bpl.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8004e12:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8004e16:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8004e1a:	f000 855c 	beq.w	80058d6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8004e1e:	f200 8652 	bhi.w	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0xd7e>
 8004e22:	2900      	cmp	r1, #0
 8004e24:	f000 858b 	beq.w	800593e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8004e28:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004e2c:	f040 8653 	bne.w	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e30:	497a      	ldr	r1, [pc, #488]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004e32:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004e34:	f001 0103 	and.w	r1, r1, #3
 8004e38:	2903      	cmp	r1, #3
 8004e3a:	f000 864c 	beq.w	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8004e3e:	2100      	movs	r1, #0
 8004e40:	f104 0008 	add.w	r0, r4, #8
 8004e44:	f7ff fea0 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004e48:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004e4a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004e4e:	2d00      	cmp	r5, #0
 8004e50:	f040 8553 	bne.w	80058fa <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004e54:	4f71      	ldr	r7, [pc, #452]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004e56:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 8004e5a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004e5c:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 8004e60:	4301      	orrs	r1, r0
 8004e62:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004e64:	0518      	lsls	r0, r3, #20
 8004e66:	d528      	bpl.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->Sai4BClockSelection)
 8004e68:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8004e6c:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8004e70:	f000 8546 	beq.w	8005900 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
 8004e74:	f200 8614 	bhi.w	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xd58>
 8004e78:	2900      	cmp	r1, #0
 8004e7a:	f000 84d6 	beq.w	800582a <HAL_RCCEx_PeriphCLKConfig+0xae2>
 8004e7e:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8004e82:	f040 8615 	bne.w	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd68>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004e86:	4965      	ldr	r1, [pc, #404]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004e88:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004e8a:	f001 0103 	and.w	r1, r1, #3
 8004e8e:	2903      	cmp	r1, #3
 8004e90:	f000 860e 	beq.w	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8004e94:	2100      	movs	r1, #0
 8004e96:	f104 0008 	add.w	r0, r4, #8
 8004e9a:	f7ff fe75 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004e9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004ea0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004ea4:	2d00      	cmp	r5, #0
 8004ea6:	f040 84c8 	bne.w	800583a <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004eaa:	4f5c      	ldr	r7, [pc, #368]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004eac:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8004eb0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004eb2:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8004eb6:	4301      	orrs	r1, r0
 8004eb8:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004eba:	0199      	lsls	r1, r3, #6
 8004ebc:	d518      	bpl.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->QspiClockSelection)
 8004ebe:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8004ec0:	2920      	cmp	r1, #32
 8004ec2:	f000 8434 	beq.w	800572e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
 8004ec6:	f200 8615 	bhi.w	8005af4 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8004eca:	b139      	cbz	r1, 8004edc <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004ecc:	2910      	cmp	r1, #16
 8004ece:	f040 8614 	bne.w	8005afa <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ed2:	4852      	ldr	r0, [pc, #328]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004ed4:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8004ed6:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8004eda:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004edc:	2d00      	cmp	r5, #0
 8004ede:	f040 83bf 	bne.w	8005660 <HAL_RCCEx_PeriphCLKConfig+0x918>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004ee2:	4f4e      	ldr	r7, [pc, #312]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004ee4:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8004ee6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004ee8:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8004eec:	4301      	orrs	r1, r0
 8004eee:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004ef0:	04df      	lsls	r7, r3, #19
 8004ef2:	d526      	bpl.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8004ef4:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8004ef6:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8004efa:	f000 84a1 	beq.w	8005840 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
 8004efe:	f200 85c3 	bhi.w	8005a88 <HAL_RCCEx_PeriphCLKConfig+0xd40>
 8004f02:	2900      	cmp	r1, #0
 8004f04:	f000 8486 	beq.w	8005814 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004f08:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8004f0c:	f040 85c4 	bne.w	8005a98 <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f10:	4942      	ldr	r1, [pc, #264]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004f12:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004f14:	f001 0103 	and.w	r1, r1, #3
 8004f18:	2903      	cmp	r1, #3
 8004f1a:	f000 85bd 	beq.w	8005a98 <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8004f1e:	2100      	movs	r1, #0
 8004f20:	f104 0008 	add.w	r0, r4, #8
 8004f24:	f7ff fe30 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004f28:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f2a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004f2e:	2d00      	cmp	r5, #0
 8004f30:	f040 8478 	bne.w	8005824 <HAL_RCCEx_PeriphCLKConfig+0xadc>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004f34:	4f39      	ldr	r7, [pc, #228]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004f36:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8004f38:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f3a:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8004f3e:	4301      	orrs	r1, r0
 8004f40:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f42:	0498      	lsls	r0, r3, #18
 8004f44:	d524      	bpl.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Spi45ClockSelection)
 8004f46:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8004f48:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8004f4c:	f000 8415 	beq.w	800577a <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8004f50:	f200 8556 	bhi.w	8005a00 <HAL_RCCEx_PeriphCLKConfig+0xcb8>
 8004f54:	b191      	cbz	r1, 8004f7c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004f56:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8004f5a:	f040 855b 	bne.w	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f5e:	492f      	ldr	r1, [pc, #188]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004f60:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004f62:	f001 0103 	and.w	r1, r1, #3
 8004f66:	2903      	cmp	r1, #3
 8004f68:	f000 8554 	beq.w	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	f104 0008 	add.w	r0, r4, #8
 8004f72:	f7ff fe09 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004f76:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f78:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004f7c:	2d00      	cmp	r5, #0
 8004f7e:	f040 838f 	bne.w	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x958>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004f82:	4f26      	ldr	r7, [pc, #152]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004f84:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8004f86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004f88:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8004f8c:	4301      	orrs	r1, r0
 8004f8e:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f90:	0459      	lsls	r1, r3, #17
 8004f92:	d526      	bpl.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Spi6ClockSelection)
 8004f94:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8004f98:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8004f9c:	f000 8426 	beq.w	80057ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8004fa0:	f200 854a 	bhi.w	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
 8004fa4:	b191      	cbz	r1, 8004fcc <HAL_RCCEx_PeriphCLKConfig+0x284>
 8004fa6:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8004faa:	f040 854f 	bne.w	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xd04>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fae:	491b      	ldr	r1, [pc, #108]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fb0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004fb2:	f001 0103 	and.w	r1, r1, #3
 8004fb6:	2903      	cmp	r1, #3
 8004fb8:	f000 8548 	beq.w	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	f104 0008 	add.w	r0, r4, #8
 8004fc2:	f7ff fde1 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8004fc6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fc8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fcc:	2d00      	cmp	r5, #0
 8004fce:	f040 835b 	bne.w	8005688 <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004fd2:	4f12      	ldr	r7, [pc, #72]	@ (800501c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fd4:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8004fd8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004fda:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8004fde:	4301      	orrs	r1, r0
 8004fe0:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fe2:	041f      	lsls	r7, r3, #16
 8004fe4:	d50d      	bpl.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch (PeriphClkInit->FdcanClockSelection)
 8004fe6:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8004fe8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8004fec:	f000 8260 	beq.w	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8004ff0:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8004ff4:	f000 8591 	beq.w	8005b1a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ff8:	2900      	cmp	r1, #0
 8004ffa:	f000 825e 	beq.w	80054ba <HAL_RCCEx_PeriphCLKConfig+0x772>
      status = ret;
 8004ffe:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005000:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005002:	01d8      	lsls	r0, r3, #7
 8005004:	d515      	bpl.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    switch (PeriphClkInit->FmcClockSelection)
 8005006:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005008:	2903      	cmp	r1, #3
 800500a:	f200 85b4 	bhi.w	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 800500e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005012:	000c      	.short	0x000c
 8005014:	03a10007 	.word	0x03a10007
 8005018:	000c      	.short	0x000c
 800501a:	bf00      	nop
 800501c:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005020:	4836      	ldr	r0, [pc, #216]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005022:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005024:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005028:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800502a:	2d00      	cmp	r5, #0
 800502c:	f000 831a 	beq.w	8005664 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      status = ret;
 8005030:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005032:	0259      	lsls	r1, r3, #9
 8005034:	f100 827a 	bmi.w	800552c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005038:	07df      	lsls	r7, r3, #31
 800503a:	d52f      	bpl.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (PeriphClkInit->Usart16ClockSelection)
 800503c:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 800503e:	2928      	cmp	r1, #40	@ 0x28
 8005040:	d82a      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005042:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005046:	0257      	.short	0x0257
 8005048:	00290029 	.word	0x00290029
 800504c:	00290029 	.word	0x00290029
 8005050:	00290029 	.word	0x00290029
 8005054:	02480029 	.word	0x02480029
 8005058:	00290029 	.word	0x00290029
 800505c:	00290029 	.word	0x00290029
 8005060:	00290029 	.word	0x00290029
 8005064:	04b90029 	.word	0x04b90029
 8005068:	00290029 	.word	0x00290029
 800506c:	00290029 	.word	0x00290029
 8005070:	00290029 	.word	0x00290029
 8005074:	02570029 	.word	0x02570029
 8005078:	00290029 	.word	0x00290029
 800507c:	00290029 	.word	0x00290029
 8005080:	00290029 	.word	0x00290029
 8005084:	02570029 	.word	0x02570029
 8005088:	00290029 	.word	0x00290029
 800508c:	00290029 	.word	0x00290029
 8005090:	00290029 	.word	0x00290029
 8005094:	02570029 	.word	0x02570029
      status = ret;
 8005098:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800509a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800509c:	0798      	lsls	r0, r3, #30
 800509e:	d51e      	bpl.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x396>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80050a0:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80050a2:	2905      	cmp	r1, #5
 80050a4:	f200 8550 	bhi.w	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 80050a8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80050ac:	00060015 	.word	0x00060015
 80050b0:	00150471 	.word	0x00150471
 80050b4:	00150015 	.word	0x00150015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050b8:	4910      	ldr	r1, [pc, #64]	@ (80050fc <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 80050ba:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80050bc:	f001 0103 	and.w	r1, r1, #3
 80050c0:	2903      	cmp	r1, #3
 80050c2:	f000 8541 	beq.w	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 80050c6:	2101      	movs	r1, #1
 80050c8:	f104 0008 	add.w	r0, r4, #8
 80050cc:	f7ff fd5c 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 80050d0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050d2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80050d6:	2d00      	cmp	r5, #0
 80050d8:	f000 82cc 	beq.w	8005674 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      status = ret;
 80050dc:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050de:	0759      	lsls	r1, r3, #29
 80050e0:	d521      	bpl.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80050e2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80050e6:	2905      	cmp	r1, #5
 80050e8:	f200 852a 	bhi.w	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 80050ec:	e8df f011 	tbh	[pc, r1, lsl #1]
 80050f0:	00080017 	.word	0x00080017
 80050f4:	0017043c 	.word	0x0017043c
 80050f8:	00170017 	.word	0x00170017
 80050fc:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005100:	49ae      	ldr	r1, [pc, #696]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005102:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005104:	f001 0103 	and.w	r1, r1, #3
 8005108:	2903      	cmp	r1, #3
 800510a:	f000 8519 	beq.w	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 800510e:	2101      	movs	r1, #1
 8005110:	f104 0008 	add.w	r0, r4, #8
 8005114:	f7ff fd38 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8005118:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800511a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800511e:	2d00      	cmp	r5, #0
 8005120:	f000 82c2 	beq.w	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 8005124:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005126:	069f      	lsls	r7, r3, #26
 8005128:	d526      	bpl.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800512a:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 800512e:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005132:	f000 82c6 	beq.w	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8005136:	f200 8455 	bhi.w	80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800513a:	b191      	cbz	r1, 8005162 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800513c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005140:	f040 845a 	bne.w	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005144:	499d      	ldr	r1, [pc, #628]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005146:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005148:	f001 0103 	and.w	r1, r1, #3
 800514c:	2903      	cmp	r1, #3
 800514e:	f000 8453 	beq.w	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 8005152:	2100      	movs	r1, #0
 8005154:	f104 0008 	add.w	r0, r4, #8
 8005158:	f7ff fd16 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 800515c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800515e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005162:	2d00      	cmp	r5, #0
 8005164:	f040 828e 	bne.w	8005684 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005168:	4f94      	ldr	r7, [pc, #592]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800516a:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 800516e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005170:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005174:	4301      	orrs	r1, r0
 8005176:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005178:	0658      	lsls	r0, r3, #25
 800517a:	d526      	bpl.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800517c:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8005180:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005184:	f000 82af 	beq.w	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 8005188:	f200 8464 	bhi.w	8005a54 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800518c:	b191      	cbz	r1, 80051b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 800518e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005192:	f040 8469 	bne.w	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xd20>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005196:	4989      	ldr	r1, [pc, #548]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005198:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800519a:	f001 0103 	and.w	r1, r1, #3
 800519e:	2903      	cmp	r1, #3
 80051a0:	f000 8462 	beq.w	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80051a4:	2100      	movs	r1, #0
 80051a6:	f104 0008 	add.w	r0, r4, #8
 80051aa:	f7ff fced 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 80051ae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80051b0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80051b4:	2d00      	cmp	r5, #0
 80051b6:	f040 8269 	bne.w	800568c <HAL_RCCEx_PeriphCLKConfig+0x944>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80051ba:	4f80      	ldr	r7, [pc, #512]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80051bc:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 80051c0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80051c2:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 80051c6:	4301      	orrs	r1, r0
 80051c8:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80051ca:	0619      	lsls	r1, r3, #24
 80051cc:	d526      	bpl.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 80051ce:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 80051d2:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 80051d6:	f000 8298 	beq.w	800570a <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 80051da:	f200 841f 	bhi.w	8005a1c <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 80051de:	b191      	cbz	r1, 8005206 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 80051e0:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 80051e4:	f040 8424 	bne.w	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xce8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051e8:	4974      	ldr	r1, [pc, #464]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80051ea:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80051ec:	f001 0103 	and.w	r1, r1, #3
 80051f0:	2903      	cmp	r1, #3
 80051f2:	f000 841d 	beq.w	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80051f6:	2100      	movs	r1, #0
 80051f8:	f104 0008 	add.w	r0, r4, #8
 80051fc:	f7ff fcc4 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8005200:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005202:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005206:	2d00      	cmp	r5, #0
 8005208:	f040 8244 	bne.w	8005694 <HAL_RCCEx_PeriphCLKConfig+0x94c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800520c:	4f6b      	ldr	r7, [pc, #428]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800520e:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8005212:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005214:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005218:	4301      	orrs	r1, r0
 800521a:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800521c:	071f      	lsls	r7, r3, #28
 800521e:	d50b      	bpl.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005220:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8005224:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005228:	f000 81d4 	beq.w	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800522c:	4f63      	ldr	r7, [pc, #396]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800522e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005230:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005234:	4301      	orrs	r1, r0
 8005236:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005238:	06d8      	lsls	r0, r3, #27
 800523a:	d50b      	bpl.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800523c:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 8005240:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8005244:	f000 81db 	beq.w	80055fe <HAL_RCCEx_PeriphCLKConfig+0x8b6>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005248:	4f5c      	ldr	r7, [pc, #368]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800524a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800524c:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 8005250:	4301      	orrs	r1, r0
 8005252:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005254:	0319      	lsls	r1, r3, #12
 8005256:	d524      	bpl.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 8005258:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 800525c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8005260:	f000 82b1 	beq.w	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005264:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 8005268:	d010      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x544>
 800526a:	2900      	cmp	r1, #0
 800526c:	f040 8130 	bne.w	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005270:	4852      	ldr	r0, [pc, #328]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005272:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8005274:	f000 0003 	and.w	r0, r0, #3
 8005278:	2803      	cmp	r0, #3
 800527a:	f000 8129 	beq.w	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x788>
 800527e:	f104 0008 	add.w	r0, r4, #8
 8005282:	f7ff fc81 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8005286:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005288:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800528c:	2d00      	cmp	r5, #0
 800528e:	f040 81ff 	bne.w	8005690 <HAL_RCCEx_PeriphCLKConfig+0x948>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005292:	4f4a      	ldr	r7, [pc, #296]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005294:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8005298:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800529a:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800529e:	4301      	orrs	r1, r0
 80052a0:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052a2:	035f      	lsls	r7, r3, #13
 80052a4:	d50f      	bpl.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 80052a6:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 80052aa:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80052ae:	f000 8277 	beq.w	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 80052b2:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 80052b6:	f000 812d 	beq.w	8005514 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 80052ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80052be:	f000 8124 	beq.w	800550a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      status = ret;
 80052c2:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80052c4:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80052c6:	03d8      	lsls	r0, r3, #15
 80052c8:	d520      	bpl.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 80052ca:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80052cc:	2900      	cmp	r1, #0
 80052ce:	f000 81aa 	beq.w	8005626 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 80052d2:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80052d6:	f040 80e8 	bne.w	80054aa <HAL_RCCEx_PeriphCLKConfig+0x762>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80052da:	4938      	ldr	r1, [pc, #224]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80052dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80052de:	f001 0103 	and.w	r1, r1, #3
 80052e2:	2903      	cmp	r1, #3
 80052e4:	f000 80e1 	beq.w	80054aa <HAL_RCCEx_PeriphCLKConfig+0x762>
 80052e8:	2102      	movs	r1, #2
 80052ea:	f104 0008 	add.w	r0, r4, #8
 80052ee:	f7ff fc4b 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 80052f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80052f4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80052f8:	2d00      	cmp	r5, #0
 80052fa:	f040 819c 	bne.w	8005636 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80052fe:	4f2f      	ldr	r7, [pc, #188]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005300:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005302:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005304:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8005308:	4301      	orrs	r1, r0
 800530a:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800530c:	0099      	lsls	r1, r3, #2
 800530e:	d50e      	bpl.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005310:	492a      	ldr	r1, [pc, #168]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005312:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005314:	f001 0103 	and.w	r1, r1, #3
 8005318:	2903      	cmp	r1, #3
 800531a:	d007      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 800531c:	2102      	movs	r1, #2
 800531e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005322:	f7ff fca1 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005326:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800532a:	b100      	cbz	r0, 800532e <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 800532c:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800532e:	039f      	lsls	r7, r3, #14
 8005330:	f100 80ab 	bmi.w	800548a <HAL_RCCEx_PeriphCLKConfig+0x742>
      status = HAL_ERROR;
 8005334:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005336:	02d8      	lsls	r0, r3, #11
 8005338:	d506      	bpl.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x600>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800533a:	4820      	ldr	r0, [pc, #128]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800533c:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 800533e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005340:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8005344:	4331      	orrs	r1, r6
 8005346:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005348:	00d9      	lsls	r1, r3, #3
 800534a:	d507      	bpl.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x614>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800534c:	481b      	ldr	r0, [pc, #108]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800534e:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 8005352:	6901      	ldr	r1, [r0, #16]
 8005354:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8005358:	4331      	orrs	r1, r6
 800535a:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800535c:	029f      	lsls	r7, r3, #10
 800535e:	d506      	bpl.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x626>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005360:	4816      	ldr	r0, [pc, #88]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005362:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 8005364:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005366:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800536a:	4331      	orrs	r1, r6
 800536c:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800536e:	005e      	lsls	r6, r3, #1
 8005370:	d509      	bpl.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x63e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005372:	4912      	ldr	r1, [pc, #72]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005374:	6908      	ldr	r0, [r1, #16]
 8005376:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 800537a:	6108      	str	r0, [r1, #16]
 800537c:	6908      	ldr	r0, [r1, #16]
 800537e:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 8005382:	4330      	orrs	r0, r6
 8005384:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005386:	2b00      	cmp	r3, #0
 8005388:	da06      	bge.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x650>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800538a:	480c      	ldr	r0, [pc, #48]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800538c:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 800538e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8005390:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8005394:	4331      	orrs	r1, r6
 8005396:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005398:	0218      	lsls	r0, r3, #8
 800539a:	d507      	bpl.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x664>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800539c:	4907      	ldr	r1, [pc, #28]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800539e:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80053a2:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80053a4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80053a8:	4303      	orrs	r3, r0
 80053aa:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80053ac:	07d1      	lsls	r1, r2, #31
 80053ae:	d511      	bpl.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053b0:	4b02      	ldr	r3, [pc, #8]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80053b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053b4:	f003 0303 	and.w	r3, r3, #3
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	e001      	b.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
 80053bc:	58024400 	.word	0x58024400
 80053c0:	f000 835c 	beq.w	8005a7c <HAL_RCCEx_PeriphCLKConfig+0xd34>
 80053c4:	2100      	movs	r1, #0
 80053c6:	f104 0008 	add.w	r0, r4, #8
 80053ca:	f7ff fbdd 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80053ce:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80053d0:	b100      	cbz	r0, 80053d4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80053d2:	4605      	mov	r5, r0
 80053d4:	0793      	lsls	r3, r2, #30
 80053d6:	d50e      	bpl.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053d8:	4baf      	ldr	r3, [pc, #700]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80053da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053dc:	f003 0303 	and.w	r3, r3, #3
 80053e0:	2b03      	cmp	r3, #3
 80053e2:	f000 834d 	beq.w	8005a80 <HAL_RCCEx_PeriphCLKConfig+0xd38>
 80053e6:	2101      	movs	r1, #1
 80053e8:	f104 0008 	add.w	r0, r4, #8
 80053ec:	f7ff fbcc 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80053f0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80053f2:	b100      	cbz	r0, 80053f6 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80053f4:	4605      	mov	r5, r0
 80053f6:	0757      	lsls	r7, r2, #29
 80053f8:	d50e      	bpl.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053fa:	4ba7      	ldr	r3, [pc, #668]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80053fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fe:	f003 0303 	and.w	r3, r3, #3
 8005402:	2b03      	cmp	r3, #3
 8005404:	f000 833e 	beq.w	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 8005408:	2102      	movs	r1, #2
 800540a:	f104 0008 	add.w	r0, r4, #8
 800540e:	f7ff fbbb 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005412:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005414:	b100      	cbz	r0, 8005418 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005416:	4605      	mov	r5, r0
 8005418:	0716      	lsls	r6, r2, #28
 800541a:	d50e      	bpl.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800541c:	4b9e      	ldr	r3, [pc, #632]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800541e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005420:	f003 0303 	and.w	r3, r3, #3
 8005424:	2b03      	cmp	r3, #3
 8005426:	f000 8323 	beq.w	8005a70 <HAL_RCCEx_PeriphCLKConfig+0xd28>
 800542a:	2100      	movs	r1, #0
 800542c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005430:	f7ff fc1a 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005434:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005436:	b100      	cbz	r0, 800543a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005438:	4605      	mov	r5, r0
 800543a:	06d0      	lsls	r0, r2, #27
 800543c:	d50f      	bpl.n	800545e <HAL_RCCEx_PeriphCLKConfig+0x716>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800543e:	4b96      	ldr	r3, [pc, #600]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005442:	f003 0303 	and.w	r3, r3, #3
 8005446:	2b03      	cmp	r3, #3
 8005448:	f000 8314 	beq.w	8005a74 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
 800544c:	2101      	movs	r1, #1
 800544e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005452:	f7ff fc09 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 8005456:	2800      	cmp	r0, #0
 8005458:	f040 8359 	bne.w	8005b0e <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800545c:	6862      	ldr	r2, [r4, #4]
 800545e:	0693      	lsls	r3, r2, #26
 8005460:	d50e      	bpl.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x738>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005462:	4b8d      	ldr	r3, [pc, #564]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005466:	f003 0303 	and.w	r3, r3, #3
 800546a:	2b03      	cmp	r3, #3
 800546c:	f000 82b7 	beq.w	80059de <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005470:	2102      	movs	r1, #2
 8005472:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005476:	f7ff fbf7 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 800547a:	2800      	cmp	r0, #0
 800547c:	f040 82af 	bne.w	80059de <HAL_RCCEx_PeriphCLKConfig+0xc96>
  if (status == HAL_OK)
 8005480:	1e28      	subs	r0, r5, #0
 8005482:	bf18      	it	ne
 8005484:	2001      	movne	r0, #1
}
 8005486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->RngClockSelection)
 800548a:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 800548e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005492:	f000 80d2 	beq.w	800563a <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8005496:	f240 8110 	bls.w	80056ba <HAL_RCCEx_PeriphCLKConfig+0x972>
 800549a:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 800549e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80054a2:	f000 80cf 	beq.w	8005644 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80054a6:	2501      	movs	r5, #1
 80054a8:	e745      	b.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      status = ret;
 80054aa:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80054ac:	4635      	mov	r5, r6
 80054ae:	e72d      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054b0:	4879      	ldr	r0, [pc, #484]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80054b2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80054b4:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80054b8:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80054ba:	2d00      	cmp	r5, #0
 80054bc:	f040 80ce 	bne.w	800565c <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80054c0:	4f75      	ldr	r7, [pc, #468]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80054c2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80054c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80054c6:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80054ca:	4301      	orrs	r1, r0
 80054cc:	6539      	str	r1, [r7, #80]	@ 0x50
 80054ce:	e598      	b.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 80054d0:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80054d2:	4635      	mov	r5, r6
 80054d4:	e6e5      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054d6:	4970      	ldr	r1, [pc, #448]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80054d8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80054da:	f001 0103 	and.w	r1, r1, #3
 80054de:	2903      	cmp	r1, #3
 80054e0:	f43f adda 	beq.w	8005098 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80054e4:	2101      	movs	r1, #1
 80054e6:	f104 0008 	add.w	r0, r4, #8
 80054ea:	f7ff fb4d 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 80054ee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80054f0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80054f4:	2d00      	cmp	r5, #0
 80054f6:	f040 80d5 	bne.w	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80054fa:	4f67      	ldr	r7, [pc, #412]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80054fc:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 80054fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005500:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8005504:	4301      	orrs	r1, r0
 8005506:	6579      	str	r1, [r7, #84]	@ 0x54
 8005508:	e5c8      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x354>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800550a:	4863      	ldr	r0, [pc, #396]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800550c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800550e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005512:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005514:	2d00      	cmp	r5, #0
 8005516:	f040 809f 	bne.w	8005658 <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800551a:	4f5f      	ldr	r7, [pc, #380]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800551c:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8005520:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005522:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8005526:	4301      	orrs	r1, r0
 8005528:	6579      	str	r1, [r7, #84]	@ 0x54
 800552a:	e6cc      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800552c:	4f5b      	ldr	r7, [pc, #364]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005534:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8005536:	f7fc f8e3 	bl	8001700 <HAL_GetTick>
 800553a:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800553c:	e006      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x804>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800553e:	f7fc f8df 	bl	8001700 <HAL_GetTick>
 8005542:	eba0 0008 	sub.w	r0, r0, r8
 8005546:	2864      	cmp	r0, #100	@ 0x64
 8005548:	f200 82db 	bhi.w	8005b02 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	05da      	lsls	r2, r3, #23
 8005550:	d5f5      	bpl.n	800553e <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if (ret == HAL_OK)
 8005552:	2d00      	cmp	r5, #0
 8005554:	f040 82d6 	bne.w	8005b04 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005558:	4a4f      	ldr	r2, [pc, #316]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800555a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 800555e:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8005560:	4059      	eors	r1, r3
 8005562:	f411 7f40 	tst.w	r1, #768	@ 0x300
 8005566:	d00b      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x838>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005568:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800556a:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800556c:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005570:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8005574:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005576:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8005578:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 800557c:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800557e:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005584:	f000 82fb 	beq.w	8005b7e <HAL_RCCEx_PeriphCLKConfig+0xe36>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005588:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800558c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8005590:	f000 8309 	beq.w	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
 8005594:	4940      	ldr	r1, [pc, #256]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005596:	690a      	ldr	r2, [r1, #16]
 8005598:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 800559c:	610a      	str	r2, [r1, #16]
 800559e:	483e      	ldr	r0, [pc, #248]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80055a0:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80055a4:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 80055a6:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80055a8:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055ac:	6701      	str	r1, [r0, #112]	@ 0x70
 80055ae:	e543      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055b0:	4839      	ldr	r0, [pc, #228]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80055b2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80055b4:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80055b8:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 80055ba:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 80055bc:	2d00      	cmp	r5, #0
 80055be:	f040 8177 	bne.w	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055c2:	4f35      	ldr	r7, [pc, #212]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80055c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055c8:	f021 0107 	bic.w	r1, r1, #7
 80055cc:	4301      	orrs	r1, r0
 80055ce:	6539      	str	r1, [r7, #80]	@ 0x50
 80055d0:	f7ff bbf6 	b.w	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055d4:	4930      	ldr	r1, [pc, #192]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80055d6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80055d8:	f001 0103 	and.w	r1, r1, #3
 80055dc:	2903      	cmp	r1, #3
 80055de:	f000 82ba 	beq.w	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xe0e>
 80055e2:	2102      	movs	r1, #2
 80055e4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80055e8:	f7ff fb3e 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80055ec:	2800      	cmp	r0, #0
 80055ee:	f000 82b5 	beq.w	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xe14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80055f2:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 80055f6:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055f8:	e9d4 3200 	ldrd	r3, r2, [r4]
 80055fc:	e616      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80055fe:	4926      	ldr	r1, [pc, #152]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005600:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005602:	f001 0103 	and.w	r1, r1, #3
 8005606:	2903      	cmp	r1, #3
 8005608:	f000 82a2 	beq.w	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 800560c:	2102      	movs	r1, #2
 800560e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005612:	f7ff fb29 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005616:	2800      	cmp	r0, #0
 8005618:	f040 82a6 	bne.w	8005b68 <HAL_RCCEx_PeriphCLKConfig+0xe20>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800561c:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005620:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005624:	e610      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x500>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005626:	481c      	ldr	r0, [pc, #112]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005628:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800562a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800562e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005630:	2d00      	cmp	r5, #0
 8005632:	f43f ae64 	beq.w	80052fe <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      status = ret;
 8005636:	462e      	mov	r6, r5
 8005638:	e668      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800563a:	4f17      	ldr	r7, [pc, #92]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800563c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800563e:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005642:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005644:	2d00      	cmp	r5, #0
 8005646:	f47f ae76 	bne.w	8005336 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800564a:	4d13      	ldr	r5, [pc, #76]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800564c:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 800564e:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8005652:	4301      	orrs	r1, r0
 8005654:	6569      	str	r1, [r5, #84]	@ 0x54
 8005656:	e66d      	b.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      status = ret;
 8005658:	462e      	mov	r6, r5
 800565a:	e634      	b.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      status = ret;
 800565c:	462e      	mov	r6, r5
 800565e:	e4d0      	b.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 8005660:	462e      	mov	r6, r5
 8005662:	e445      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005664:	4f0c      	ldr	r7, [pc, #48]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005666:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8005668:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800566a:	f021 0103 	bic.w	r1, r1, #3
 800566e:	4301      	orrs	r1, r0
 8005670:	64f9      	str	r1, [r7, #76]	@ 0x4c
 8005672:	e4de      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005674:	4f08      	ldr	r7, [pc, #32]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005676:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8005678:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800567a:	f021 0107 	bic.w	r1, r1, #7
 800567e:	4301      	orrs	r1, r0
 8005680:	6579      	str	r1, [r7, #84]	@ 0x54
 8005682:	e52c      	b.n	80050de <HAL_RCCEx_PeriphCLKConfig+0x396>
      status = ret;
 8005684:	462e      	mov	r6, r5
 8005686:	e577      	b.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x430>
      status = ret;
 8005688:	462e      	mov	r6, r5
 800568a:	e4aa      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
      status = ret;
 800568c:	462e      	mov	r6, r5
 800568e:	e59c      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x482>
      status = ret;
 8005690:	462e      	mov	r6, r5
 8005692:	e606      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x55a>
      status = ret;
 8005694:	462e      	mov	r6, r5
 8005696:	e5c1      	b.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8005698:	58024400 	.word	0x58024400
 800569c:	58024800 	.word	0x58024800
      status = ret;
 80056a0:	462e      	mov	r6, r5
 80056a2:	e475      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x248>
      status = ret;
 80056a4:	462e      	mov	r6, r5
 80056a6:	e4f9      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x354>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056a8:	4fc2      	ldr	r7, [pc, #776]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80056aa:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 80056ae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80056b0:	f021 0107 	bic.w	r1, r1, #7
 80056b4:	4301      	orrs	r1, r0
 80056b6:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056b8:	e535      	b.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->RngClockSelection)
 80056ba:	2900      	cmp	r1, #0
 80056bc:	f47f aef3 	bne.w	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x75e>
 80056c0:	e7c0      	b.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056c2:	49bc      	ldr	r1, [pc, #752]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80056c4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80056c6:	f001 0103 	and.w	r1, r1, #3
 80056ca:	2903      	cmp	r1, #3
 80056cc:	f000 8194 	beq.w	80059f8 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 80056d0:	2102      	movs	r1, #2
 80056d2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80056d6:	f7ff fac7 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80056da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80056dc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80056e0:	2d00      	cmp	r5, #0
 80056e2:	d1cf      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 80056e4:	e540      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x420>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056e6:	49b3      	ldr	r1, [pc, #716]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80056e8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80056ea:	f001 0103 	and.w	r1, r1, #3
 80056ee:	2903      	cmp	r1, #3
 80056f0:	f000 81ba 	beq.w	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80056f4:	2102      	movs	r1, #2
 80056f6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80056fa:	f7ff fab5 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80056fe:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005700:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005704:	2d00      	cmp	r5, #0
 8005706:	d1c1      	bne.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x944>
 8005708:	e557      	b.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x472>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800570a:	49aa      	ldr	r1, [pc, #680]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800570c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800570e:	f001 0103 	and.w	r1, r1, #3
 8005712:	2903      	cmp	r1, #3
 8005714:	f000 818c 	beq.w	8005a30 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005718:	2102      	movs	r1, #2
 800571a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800571e:	f7ff faa3 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005722:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005724:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005728:	2d00      	cmp	r5, #0
 800572a:	d1b3      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 800572c:	e56e      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800572e:	49a1      	ldr	r1, [pc, #644]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005730:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005732:	f001 0103 	and.w	r1, r1, #3
 8005736:	2903      	cmp	r1, #3
 8005738:	f000 81df 	beq.w	8005afa <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 800573c:	2102      	movs	r1, #2
 800573e:	f104 0008 	add.w	r0, r4, #8
 8005742:	f7ff fa21 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8005746:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005748:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800574c:	2d00      	cmp	r5, #0
 800574e:	d187      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x918>
 8005750:	f7ff bbc7 	b.w	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005754:	4997      	ldr	r1, [pc, #604]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005756:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005758:	f001 0103 	and.w	r1, r1, #3
 800575c:	2903      	cmp	r1, #3
 800575e:	f000 820a 	beq.w	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8005762:	2102      	movs	r1, #2
 8005764:	f104 0008 	add.w	r0, r4, #8
 8005768:	f7ff fa0e 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 800576c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800576e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005772:	2d00      	cmp	r5, #0
 8005774:	f47f ac5c 	bne.w	8005030 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005778:	e774      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x91c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800577a:	498e      	ldr	r1, [pc, #568]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800577c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800577e:	f001 0103 	and.w	r1, r1, #3
 8005782:	2903      	cmp	r1, #3
 8005784:	f000 8146 	beq.w	8005a14 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8005788:	2101      	movs	r1, #1
 800578a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800578e:	f7ff fa6b 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005792:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005794:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005798:	2d00      	cmp	r5, #0
 800579a:	d181      	bne.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x958>
 800579c:	f7ff bbf1 	b.w	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057a0:	4984      	ldr	r1, [pc, #528]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80057a2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80057a4:	f001 0103 	and.w	r1, r1, #3
 80057a8:	2903      	cmp	r1, #3
 80057aa:	f43f ad8a 	beq.w	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 80057ae:	2101      	movs	r1, #1
 80057b0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80057b4:	f7ff fa58 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80057b8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80057ba:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80057be:	2d00      	cmp	r5, #0
 80057c0:	f47f af4a 	bne.w	8005658 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80057c4:	e6a9      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057c6:	497b      	ldr	r1, [pc, #492]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80057c8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80057ca:	f001 0103 	and.w	r1, r1, #3
 80057ce:	2903      	cmp	r1, #3
 80057d0:	f43f ae7e 	beq.w	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x788>
 80057d4:	2102      	movs	r1, #2
 80057d6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80057da:	f7ff fa45 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80057de:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80057e0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80057e4:	2d00      	cmp	r5, #0
 80057e6:	f47f af53 	bne.w	8005690 <HAL_RCCEx_PeriphCLKConfig+0x948>
 80057ea:	e552      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x54a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057ec:	4971      	ldr	r1, [pc, #452]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80057ee:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80057f0:	f001 0103 	and.w	r1, r1, #3
 80057f4:	2903      	cmp	r1, #3
 80057f6:	f000 8129 	beq.w	8005a4c <HAL_RCCEx_PeriphCLKConfig+0xd04>
 80057fa:	2101      	movs	r1, #1
 80057fc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005800:	f7ff fa32 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005804:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005806:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800580a:	2d00      	cmp	r5, #0
 800580c:	f47f af3c 	bne.w	8005688 <HAL_RCCEx_PeriphCLKConfig+0x940>
 8005810:	f7ff bbdf 	b.w	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005814:	4867      	ldr	r0, [pc, #412]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005816:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005818:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800581c:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800581e:	2d00      	cmp	r5, #0
 8005820:	f43f ab88 	beq.w	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8005824:	462e      	mov	r6, r5
 8005826:	f7ff bb8c 	b.w	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800582a:	4862      	ldr	r0, [pc, #392]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800582c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800582e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005832:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005834:	2d00      	cmp	r5, #0
 8005836:	f43f ab38 	beq.w	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x162>
      status = ret;
 800583a:	462e      	mov	r6, r5
 800583c:	f7ff bb3d 	b.w	8004eba <HAL_RCCEx_PeriphCLKConfig+0x172>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005840:	495c      	ldr	r1, [pc, #368]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005842:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005844:	f001 0103 	and.w	r1, r1, #3
 8005848:	2903      	cmp	r1, #3
 800584a:	f000 8125 	beq.w	8005a98 <HAL_RCCEx_PeriphCLKConfig+0xd50>
 800584e:	2100      	movs	r1, #0
 8005850:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005854:	f7ff fa08 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005858:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800585a:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800585e:	f7ff bb66 	b.w	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005862:	4954      	ldr	r1, [pc, #336]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005864:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005866:	f001 0103 	and.w	r1, r1, #3
 800586a:	2903      	cmp	r1, #3
 800586c:	f000 813e 	beq.w	8005aec <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005870:	2100      	movs	r1, #0
 8005872:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005876:	f7ff f9f7 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 800587a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800587c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005880:	2d00      	cmp	r5, #0
 8005882:	f43f aabd 	beq.w	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      status = ret;
 8005886:	462e      	mov	r6, r5
 8005888:	f7ff bac1 	b.w	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800588c:	4949      	ldr	r1, [pc, #292]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800588e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005890:	f001 0103 	and.w	r1, r1, #3
 8005894:	2903      	cmp	r1, #3
 8005896:	f43f aa91 	beq.w	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 800589a:	2100      	movs	r1, #0
 800589c:	f104 0008 	add.w	r0, r4, #8
 80058a0:	f7ff f972 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 80058a4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80058a6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80058aa:	2d00      	cmp	r5, #0
 80058ac:	f43f ae89 	beq.w	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x87a>
      status = ret;
 80058b0:	462e      	mov	r6, r5
 80058b2:	f7ff ba85 	b.w	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058b6:	493f      	ldr	r1, [pc, #252]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80058b8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80058ba:	f001 0103 	and.w	r1, r1, #3
 80058be:	2903      	cmp	r1, #3
 80058c0:	f43f aa7c 	beq.w	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x74>
 80058c4:	2100      	movs	r1, #0
 80058c6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80058ca:	f7ff f9cd 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80058ce:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80058d0:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 80058d4:	e672      	b.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x874>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058d6:	4937      	ldr	r1, [pc, #220]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80058d8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80058da:	f001 0103 	and.w	r1, r1, #3
 80058de:	2903      	cmp	r1, #3
 80058e0:	f000 80f9 	beq.w	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 80058e4:	2100      	movs	r1, #0
 80058e6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80058ea:	f7ff f9bd 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80058ee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80058f0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80058f4:	2d00      	cmp	r5, #0
 80058f6:	f43f aaad 	beq.w	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      status = ret;
 80058fa:	462e      	mov	r6, r5
 80058fc:	f7ff bab2 	b.w	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005900:	492c      	ldr	r1, [pc, #176]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005902:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005904:	f001 0103 	and.w	r1, r1, #3
 8005908:	2903      	cmp	r1, #3
 800590a:	f000 80d1 	beq.w	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0xd68>
 800590e:	2100      	movs	r1, #0
 8005910:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005914:	f7ff f9a8 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005918:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800591a:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800591e:	f7ff bac1 	b.w	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005922:	4924      	ldr	r1, [pc, #144]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005924:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005926:	f001 0103 	and.w	r1, r1, #3
 800592a:	2903      	cmp	r1, #3
 800592c:	f000 80c8 	beq.w	8005ac0 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8005930:	2102      	movs	r1, #2
 8005932:	3028      	adds	r0, #40	@ 0x28
 8005934:	f7ff f998 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005938:	4606      	mov	r6, r0
        break;
 800593a:	f7ff ba28 	b.w	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x46>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800593e:	481d      	ldr	r0, [pc, #116]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005940:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005942:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005946:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005948:	f7ff ba81 	b.w	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x106>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800594c:	4819      	ldr	r0, [pc, #100]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800594e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005950:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005954:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005956:	f7ff ba50 	b.w	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800595a:	4d16      	ldr	r5, [pc, #88]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800595c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800595e:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005962:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005964:	f7ff ba17 	b.w	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005968:	4912      	ldr	r1, [pc, #72]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800596a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800596c:	f001 0103 	and.w	r1, r1, #3
 8005970:	2903      	cmp	r1, #3
 8005972:	f000 80e5 	beq.w	8005b40 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005976:	2101      	movs	r1, #1
 8005978:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800597c:	f7ff f974 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 8005980:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005982:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005986:	2d00      	cmp	r5, #0
 8005988:	f47f abcc 	bne.w	8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 800598c:	e68c      	b.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x960>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800598e:	4909      	ldr	r1, [pc, #36]	@ (80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005990:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005992:	f001 0103 	and.w	r1, r1, #3
 8005996:	2903      	cmp	r1, #3
 8005998:	f000 80d6 	beq.w	8005b48 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 800599c:	2101      	movs	r1, #1
 800599e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059a2:	f7ff f961 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80059a6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80059a8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059ac:	2d00      	cmp	r5, #0
 80059ae:	f47f ab95 	bne.w	80050dc <HAL_RCCEx_PeriphCLKConfig+0x394>
 80059b2:	e65f      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 80059b4:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059b8:	4983      	ldr	r1, [pc, #524]	@ (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 80059ba:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059bc:	f001 0103 	and.w	r1, r1, #3
 80059c0:	2903      	cmp	r1, #3
 80059c2:	f43f ab69 	beq.w	8005098 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80059c6:	2101      	movs	r1, #1
 80059c8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059cc:	f7ff f94c 	bl	8004c68 <RCCEx_PLL3_Config.part.0>
 80059d0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80059d2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059d6:	2d00      	cmp	r5, #0
 80059d8:	f47f ae64 	bne.w	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80059dc:	e58d      	b.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x7b2>
  return HAL_ERROR;
 80059de:	2001      	movs	r0, #1
}
 80059e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 80059e4:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 80059e8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80059ec:	f43f abb9 	beq.w	8005162 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80059f0:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 80059f4:	f43f abb5 	beq.w	8005162 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      status = ret;
 80059f8:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80059fa:	4635      	mov	r5, r6
 80059fc:	f7ff bbbc 	b.w	8005178 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005a00:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8005a04:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8005a08:	f43f aab8 	beq.w	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005a0c:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8005a10:	f43f aab4 	beq.w	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8005a14:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a16:	4635      	mov	r5, r6
 8005a18:	f7ff baba 	b.w	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005a1c:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8005a20:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005a24:	f43f abef 	beq.w	8005206 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005a28:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8005a2c:	f43f abeb 	beq.w	8005206 <HAL_RCCEx_PeriphCLKConfig+0x4be>
      status = ret;
 8005a30:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a32:	4635      	mov	r5, r6
 8005a34:	f7ff bbf2 	b.w	800521c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005a38:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005a3c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005a40:	f43f aac4 	beq.w	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005a44:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005a48:	f43f aac0 	beq.w	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x284>
      status = ret;
 8005a4c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a4e:	4635      	mov	r5, r6
 8005a50:	f7ff bac7 	b.w	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005a54:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 8005a58:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005a5c:	f43f abaa 	beq.w	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8005a60:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8005a64:	f43f aba6 	beq.w	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      status = ret;
 8005a68:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a6a:	4635      	mov	r5, r6
 8005a6c:	f7ff bbad 	b.w	80051ca <HAL_RCCEx_PeriphCLKConfig+0x482>
    return HAL_ERROR;
 8005a70:	2501      	movs	r5, #1
 8005a72:	e4e2      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005a74:	0691      	lsls	r1, r2, #26
 8005a76:	d5b2      	bpl.n	80059de <HAL_RCCEx_PeriphCLKConfig+0xc96>
    return HAL_ERROR;
 8005a78:	2501      	movs	r5, #1
 8005a7a:	e4f2      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x71a>
    return HAL_ERROR;
 8005a7c:	2501      	movs	r5, #1
 8005a7e:	e4a9      	b.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005a80:	2501      	movs	r5, #1
 8005a82:	e4b8      	b.n	80053f6 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8005a84:	2501      	movs	r5, #1
 8005a86:	e4c7      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005a88:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8005a8c:	f43f aa4f 	beq.w	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8005a90:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005a94:	f43f aa4b 	beq.w	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      status = ret;
 8005a98:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a9a:	4635      	mov	r5, r6
 8005a9c:	f7ff ba51 	b.w	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005aa0:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8005aa4:	f43f a9fe 	beq.w	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005aa8:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8005aac:	f43f a9fa 	beq.w	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      status = ret;
 8005ab0:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005ab2:	4635      	mov	r5, r6
 8005ab4:	f7ff ba01 	b.w	8004eba <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005ab8:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8005abc:	f43f a96b 	beq.w	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        ret = HAL_ERROR;
 8005ac0:	2601      	movs	r6, #1
 8005ac2:	f7ff b96f 	b.w	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005ac6:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8005aca:	f43f a9c0 	beq.w	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005ace:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8005ad2:	f43f a9bc 	beq.w	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x106>
      status = ret;
 8005ad6:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005ad8:	4635      	mov	r5, r6
 8005ada:	f7ff b9c3 	b.w	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005ade:	29c0      	cmp	r1, #192	@ 0xc0
 8005ae0:	f43f a98b 	beq.w	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8005ae4:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005ae8:	f43f a987 	beq.w	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xb2>
      status = ret;
 8005aec:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005aee:	4635      	mov	r5, r6
 8005af0:	f7ff b98d 	b.w	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->QspiClockSelection)
 8005af4:	2930      	cmp	r1, #48	@ 0x30
 8005af6:	f43f a9f1 	beq.w	8004edc <HAL_RCCEx_PeriphCLKConfig+0x194>
      status = ret;
 8005afa:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005afc:	4635      	mov	r5, r6
 8005afe:	f7ff b9f7 	b.w	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        ret = HAL_TIMEOUT;
 8005b02:	2503      	movs	r5, #3
      status = ret;
 8005b04:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b06:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b0a:	f7ff ba95 	b.w	8005038 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005b0e:	6863      	ldr	r3, [r4, #4]
 8005b10:	069a      	lsls	r2, r3, #26
 8005b12:	f57f af64 	bpl.w	80059de <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005b16:	4605      	mov	r5, r0
 8005b18:	e4a3      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x71a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b1a:	492b      	ldr	r1, [pc, #172]	@ (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005b1c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b1e:	f001 0103 	and.w	r1, r1, #3
 8005b22:	2903      	cmp	r1, #3
 8005b24:	f43f aa6b 	beq.w	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8005b28:	2101      	movs	r1, #1
 8005b2a:	f104 0008 	add.w	r0, r4, #8
 8005b2e:	f7ff f82b 	bl	8004b88 <RCCEx_PLL2_Config.part.0>
 8005b32:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005b34:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b38:	2d00      	cmp	r5, #0
 8005b3a:	f47f ad8f 	bne.w	800565c <HAL_RCCEx_PeriphCLKConfig+0x914>
 8005b3e:	e4bf      	b.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8005b40:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005b42:	4635      	mov	r5, r6
 8005b44:	f7ff baef 	b.w	8005126 <HAL_RCCEx_PeriphCLKConfig+0x3de>
      status = ret;
 8005b48:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005b4a:	4635      	mov	r5, r6
 8005b4c:	f7ff bac7 	b.w	80050de <HAL_RCCEx_PeriphCLKConfig+0x396>
        status = HAL_ERROR;
 8005b50:	2601      	movs	r6, #1
 8005b52:	f7ff bb79 	b.w	8005248 <HAL_RCCEx_PeriphCLKConfig+0x500>
        status = HAL_ERROR;
 8005b56:	2601      	movs	r6, #1
 8005b58:	f7ff bb68 	b.w	800522c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005b5c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b60:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b64:	f7ff bb62 	b.w	800522c <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b68:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8005b6c:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b6e:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b72:	f7ff bb69 	b.w	8005248 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8005b76:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005b78:	4635      	mov	r5, r6
 8005b7a:	f7ff ba5a 	b.w	8005032 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        tickstart = HAL_GetTick();
 8005b7e:	f7fb fdbf 	bl	8001700 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b82:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xe80>
        tickstart = HAL_GetTick();
 8005b86:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b88:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b8c:	e004      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0xe50>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b8e:	f7fb fdb7 	bl	8001700 <HAL_GetTick>
 8005b92:	1bc0      	subs	r0, r0, r7
 8005b94:	4548      	cmp	r0, r9
 8005b96:	d810      	bhi.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0xe72>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005b98:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8005b9c:	079b      	lsls	r3, r3, #30
 8005b9e:	d5f6      	bpl.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0xe46>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ba0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005ba4:	e4f0      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005ba6:	4808      	ldr	r0, [pc, #32]	@ (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005ba8:	4a08      	ldr	r2, [pc, #32]	@ (8005bcc <HAL_RCCEx_PeriphCLKConfig+0xe84>)
 8005baa:	6901      	ldr	r1, [r0, #16]
 8005bac:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005bb0:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8005bb4:	430a      	orrs	r2, r1
 8005bb6:	6102      	str	r2, [r0, #16]
 8005bb8:	e4f1      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x856>
        status = ret;
 8005bba:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005bbc:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005bc0:	4635      	mov	r5, r6
 8005bc2:	f7ff ba39 	b.w	8005038 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8005bc6:	bf00      	nop
 8005bc8:	58024400 	.word	0x58024400
 8005bcc:	00ffffcf 	.word	0x00ffffcf

08005bd0 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005bd0:	4a47      	ldr	r2, [pc, #284]	@ (8005cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8005bd2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005bd4:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005bd6:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005bd8:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8005bda:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005bde:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005be2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8005be4:	d05b      	beq.n	8005c9e <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005be6:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005bea:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005bee:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bf2:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005bf6:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005bfa:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005bfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005c00:	ee06 1a90 	vmov	s13, r1
 8005c04:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005c08:	d003      	beq.n	8005c12 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8005c0a:	2c02      	cmp	r4, #2
 8005c0c:	d06a      	beq.n	8005ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8005c0e:	2c00      	cmp	r4, #0
 8005c10:	d04a      	beq.n	8005ca8 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c12:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005c16:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005c1a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c20:	ee07 3a90 	vmov	s15, r3
 8005c24:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c30:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005c34:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005c38:	4a2d      	ldr	r2, [pc, #180]	@ (8005cf0 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8005c3a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005c3e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005c40:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005c44:	ee07 3a10 	vmov	s14, r3
 8005c48:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005c4c:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005c4e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005c52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005c56:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005c5a:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005c5e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005c60:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005c64:	ee07 3a10 	vmov	s14, r3
 8005c68:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005c6c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005c70:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005c74:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005c78:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005c7c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005c7e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005c82:	ee06 3a90 	vmov	s13, r3
 8005c86:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005c8a:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005c8e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005c92:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005c96:	ee17 3a90 	vmov	r3, s15
 8005c9a:	6083      	str	r3, [r0, #8]
}
 8005c9c:	4770      	bx	lr
 8005c9e:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ca0:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005ca4:	6083      	str	r3, [r0, #8]
}
 8005ca6:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ca8:	6813      	ldr	r3, [r2, #0]
 8005caa:	069b      	lsls	r3, r3, #26
 8005cac:	d51d      	bpl.n	8005cea <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cae:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cb0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005cb4:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cb6:	4910      	ldr	r1, [pc, #64]	@ (8005cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8005cb8:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cc0:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cc2:	ee07 3a90 	vmov	s15, r3
 8005cc6:	ee06 1a10 	vmov	s12, r1
 8005cca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cce:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005cd2:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005cd6:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005cda:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005cde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005ce2:	e7a9      	b.n	8005c38 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ce4:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005cfc <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8005ce8:	e795      	b.n	8005c16 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cea:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005d00 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8005cee:	e792      	b.n	8005c16 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8005cf0:	58024400 	.word	0x58024400
 8005cf4:	4a742400 	.word	0x4a742400
 8005cf8:	03d09000 	.word	0x03d09000
 8005cfc:	4bbebc20 	.word	0x4bbebc20
 8005d00:	4c742400 	.word	0x4c742400

08005d04 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d04:	4a47      	ldr	r2, [pc, #284]	@ (8005e24 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8005d06:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d08:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005d0a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005d0c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8005d0e:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005d12:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005d16:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8005d18:	d05b      	beq.n	8005dd2 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005d1a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005d1e:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d22:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d26:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005d2a:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005d2e:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d34:	ee06 1a90 	vmov	s13, r1
 8005d38:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005d3c:	d003      	beq.n	8005d46 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8005d3e:	2c02      	cmp	r4, #2
 8005d40:	d06a      	beq.n	8005e18 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8005d42:	2c00      	cmp	r4, #0
 8005d44:	d04a      	beq.n	8005ddc <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d46:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005e28 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8005d4a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005d4e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d54:	ee07 3a90 	vmov	s15, r3
 8005d58:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005d5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d64:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005d68:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005d6c:	4a2d      	ldr	r2, [pc, #180]	@ (8005e24 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8005d6e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005d72:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005d74:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005d78:	ee07 3a10 	vmov	s14, r3
 8005d7c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005d80:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005d82:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005d86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005d8a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005d8e:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005d92:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005d94:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005d98:	ee07 3a10 	vmov	s14, r3
 8005d9c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005da0:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005da4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005da8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005dac:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005db0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005db2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005db6:	ee06 3a90 	vmov	s13, r3
 8005dba:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005dbe:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005dc2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005dc6:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005dca:	ee17 3a90 	vmov	r3, s15
 8005dce:	6083      	str	r3, [r0, #8]
}
 8005dd0:	4770      	bx	lr
 8005dd2:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005dd4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005dd8:	6083      	str	r3, [r0, #8]
}
 8005dda:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ddc:	6813      	ldr	r3, [r2, #0]
 8005dde:	069b      	lsls	r3, r3, #26
 8005de0:	d51d      	bpl.n	8005e1e <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005de2:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005de4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005de8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dea:	4910      	ldr	r1, [pc, #64]	@ (8005e2c <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8005dec:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005df4:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005df6:	ee07 3a90 	vmov	s15, r3
 8005dfa:	ee06 1a10 	vmov	s12, r1
 8005dfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e02:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005e06:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005e0a:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005e0e:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e16:	e7a9      	b.n	8005d6c <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e18:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005e30 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8005e1c:	e795      	b.n	8005d4a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005e1e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005e34 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8005e22:	e792      	b.n	8005d4a <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8005e24:	58024400 	.word	0x58024400
 8005e28:	4a742400 	.word	0x4a742400
 8005e2c:	03d09000 	.word	0x03d09000
 8005e30:	4bbebc20 	.word	0x4bbebc20
 8005e34:	4c742400 	.word	0x4c742400

08005e38 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e38:	4a47      	ldr	r2, [pc, #284]	@ (8005f58 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 8005e3a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e3c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005e3e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005e40:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 8005e42:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005e46:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005e4a:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 8005e4c:	d05b      	beq.n	8005f06 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005e4e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005e52:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e56:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e5a:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005e5e:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005e62:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e68:	ee06 1a90 	vmov	s13, r1
 8005e6c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005e70:	d04e      	beq.n	8005f10 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8005e72:	2c02      	cmp	r4, #2
 8005e74:	d06d      	beq.n	8005f52 <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 8005e76:	2c00      	cmp	r4, #0
 8005e78:	d04d      	beq.n	8005f16 <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e7a:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005f5c <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8005e7e:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005e82:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005e84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e88:	ee07 3a90 	vmov	s15, r3
 8005e8c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005e90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e98:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005e9c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f58 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 8005ea2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005ea6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005ea8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005eac:	ee07 3a10 	vmov	s14, r3
 8005eb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005eb4:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8005eb6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005eba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ebe:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ec2:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8005ec6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005ec8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005ecc:	ee07 3a10 	vmov	s14, r3
 8005ed0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005ed4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ed8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005edc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ee0:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005ee4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8005ee6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005eea:	ee06 3a90 	vmov	s13, r3
 8005eee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005ef2:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005ef6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005efa:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005efe:	ee17 3a90 	vmov	r3, s15
 8005f02:	6083      	str	r3, [r0, #8]
}
 8005f04:	4770      	bx	lr
 8005f06:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8005f08:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8005f0c:	6083      	str	r3, [r0, #8]
}
 8005f0e:	4770      	bx	lr
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f10:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8005f60 <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8005f14:	e7b3      	b.n	8005e7e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f16:	6813      	ldr	r3, [r2, #0]
 8005f18:	069b      	lsls	r3, r3, #26
 8005f1a:	d5ae      	bpl.n	8005e7a <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f1c:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f1e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005f22:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f24:	490f      	ldr	r1, [pc, #60]	@ (8005f64 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>)
 8005f26:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f2e:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f30:	ee07 3a90 	vmov	s15, r3
 8005f34:	ee06 1a10 	vmov	s12, r1
 8005f38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f3c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005f40:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8005f44:	eec6 7a07 	vdiv.f32	s15, s12, s14
 8005f48:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8005f4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f50:	e7a6      	b.n	8005ea0 <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f52:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f68 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8005f56:	e792      	b.n	8005e7e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8005f58:	58024400 	.word	0x58024400
 8005f5c:	4c742400 	.word	0x4c742400
 8005f60:	4a742400 	.word	0x4a742400
 8005f64:	03d09000 	.word	0x03d09000
 8005f68:	4bbebc20 	.word	0x4bbebc20

08005f6c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005f6c:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 8005f70:	430b      	orrs	r3, r1
{
 8005f72:	b500      	push	{lr}
 8005f74:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005f76:	d04c      	beq.n	8006012 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8005f78:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	d036      	beq.n	8005fee <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005f80:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8005f84:	430b      	orrs	r3, r1
 8005f86:	d06c      	beq.n	8006062 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005f88:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8005f8c:	430b      	orrs	r3, r1
 8005f8e:	d04b      	beq.n	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005f90:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8005f94:	430b      	orrs	r3, r1
 8005f96:	f000 80b6 	beq.w	8006106 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005f9a:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 8005f9e:	430b      	orrs	r3, r1
 8005fa0:	f000 80ec 	beq.w	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005fa4:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8005fa8:	430b      	orrs	r3, r1
 8005faa:	d069      	beq.n	8006080 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005fac:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 8005fb0:	430b      	orrs	r3, r1
 8005fb2:	f000 80d6 	beq.w	8006162 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005fb6:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8005fba:	430b      	orrs	r3, r1
 8005fbc:	f000 8109 	beq.w	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005fc0:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8005fc4:	4308      	orrs	r0, r1
 8005fc6:	d120      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005fc8:	4a95      	ldr	r2, [pc, #596]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005fca:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005fcc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8005fd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fd4:	f000 80aa 	beq.w	800612c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 8005fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fdc:	f000 8116 	beq.w	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8005fe0:	b99b      	cbnz	r3, 800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005fe2:	6810      	ldr	r0, [r2, #0]
 8005fe4:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8005fe8:	d047      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 8005fea:	488e      	ldr	r0, [pc, #568]	@ (8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
  return frequency;
 8005fec:	e045      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8005fee:	4a8c      	ldr	r2, [pc, #560]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005ff0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005ff2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 8005ff6:	2b80      	cmp	r3, #128	@ 0x80
 8005ff8:	f000 8093 	beq.w	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8005ffc:	f240 808b 	bls.w	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006000:	2bc0      	cmp	r3, #192	@ 0xc0
 8006002:	d039      	beq.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006004:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006008:	d05c      	beq.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
          frequency = 0;
 800600a:	2000      	movs	r0, #0
}
 800600c:	b005      	add	sp, #20
 800600e:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006012:	4b83      	ldr	r3, [pc, #524]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006014:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006016:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800601a:	2b04      	cmp	r3, #4
 800601c:	d8f5      	bhi.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800601e:	e8df f003 	tbb	[pc, r3]
 8006022:	3c68      	.short	0x3c68
 8006024:	2b46      	.short	0x2b46
 8006026:	50          	.byte	0x50
 8006027:	00          	.byte	0x00
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006028:	4a7d      	ldr	r2, [pc, #500]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800602a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800602c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 8006030:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006034:	d075      	beq.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006036:	d96e      	bls.n	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006038:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800603c:	d01c      	beq.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800603e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006042:	d1e2      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006044:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006046:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006048:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800604c:	0752      	lsls	r2, r2, #29
 800604e:	d541      	bpl.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 8006050:	2b00      	cmp	r3, #0
 8006052:	d13f      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006054:	4b72      	ldr	r3, [pc, #456]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006056:	4874      	ldr	r0, [pc, #464]	@ (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800605e:	40d8      	lsrs	r0, r3
 8006060:	e00b      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006062:	4a6f      	ldr	r2, [pc, #444]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006064:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006066:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 800606a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800606e:	d058      	beq.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006070:	d951      	bls.n	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006072:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006076:	d15e      	bne.n	8006136 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        frequency = EXTERNAL_CLOCK_VALUE;
 8006078:	486c      	ldr	r0, [pc, #432]	@ (800622c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 800607a:	b005      	add	sp, #20
 800607c:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006080:	4a67      	ldr	r2, [pc, #412]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006082:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006084:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8006088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800608c:	f000 80df 	beq.w	800624e <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 8006090:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006094:	d0d6      	beq.n	8006044 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006096:	2b00      	cmp	r3, #0
 8006098:	d1b7      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800609a:	4b61      	ldr	r3, [pc, #388]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800609c:	6818      	ldr	r0, [r3, #0]
 800609e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80060a2:	d0ea      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060a4:	a801      	add	r0, sp, #4
 80060a6:	f7ff fd93 	bl	8005bd0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80060aa:	9801      	ldr	r0, [sp, #4]
 80060ac:	e7e5      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80060ae:	4b5c      	ldr	r3, [pc, #368]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80060b0:	6818      	ldr	r0, [r3, #0]
 80060b2:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80060b6:	d0e0      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060b8:	a801      	add	r0, sp, #4
 80060ba:	f7ff fe23 	bl	8005d04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80060be:	9801      	ldr	r0, [sp, #4]
 80060c0:	e7db      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80060c2:	4a57      	ldr	r2, [pc, #348]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80060c4:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80060c6:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80060c8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80060cc:	0749      	lsls	r1, r1, #29
 80060ce:	d501      	bpl.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d038      	beq.n	8006146 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80060d4:	4a52      	ldr	r2, [pc, #328]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80060d6:	6812      	ldr	r2, [r2, #0]
 80060d8:	05d0      	lsls	r0, r2, #23
 80060da:	d502      	bpl.n	80060e2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 80060dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060e0:	d067      	beq.n	80061b2 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80060e2:	4a4f      	ldr	r2, [pc, #316]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80060e4:	6812      	ldr	r2, [r2, #0]
 80060e6:	0391      	lsls	r1, r2, #14
 80060e8:	d58f      	bpl.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 80060ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060ee:	d18c      	bne.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 80060f0:	e77b      	b.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80060f2:	4b4b      	ldr	r3, [pc, #300]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80060f4:	6818      	ldr	r0, [r3, #0]
 80060f6:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80060fa:	d0be      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060fc:	a801      	add	r0, sp, #4
 80060fe:	f7ff fe9b 	bl	8005e38 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006102:	9802      	ldr	r0, [sp, #8]
 8006104:	e7b9      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006106:	4a46      	ldr	r2, [pc, #280]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006108:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800610a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800610e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006112:	d006      	beq.n	8006122 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006114:	d81d      	bhi.n	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006116:	b14b      	cbz	r3, 800612c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006118:	6810      	ldr	r0, [r2, #0]
 800611a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800611e:	d0ac      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006120:	e7c0      	b.n	80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006122:	6810      	ldr	r0, [r2, #0]
 8006124:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006128:	d0a7      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800612a:	e7c5      	b.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800612c:	6810      	ldr	r0, [r2, #0]
 800612e:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8006132:	d0a2      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006134:	e7e2      	b.n	80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x190>
    switch (saiclocksource)
 8006136:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800613a:	d0c3      	beq.n	80060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800613c:	e765      	b.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800613e:	6810      	ldr	r0, [r2, #0]
 8006140:	f010 0004 	ands.w	r0, r0, #4
 8006144:	d099      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006146:	6813      	ldr	r3, [r2, #0]
 8006148:	4837      	ldr	r0, [pc, #220]	@ (8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800614a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800614e:	40d8      	lsrs	r0, r3
 8006150:	e793      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8006152:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006156:	d08f      	beq.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006158:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800615c:	f43f af72 	beq.w	8006044 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006160:	e753      	b.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006162:	4b2f      	ldr	r3, [pc, #188]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006164:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 8006166:	03d2      	lsls	r2, r2, #15
 8006168:	d5c4      	bpl.n	80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800616a:	6818      	ldr	r0, [r3, #0]
 800616c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006170:	d083      	beq.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006172:	a801      	add	r0, sp, #4
 8006174:	f7ff fd2c 	bl	8005bd0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006178:	9803      	ldr	r0, [sp, #12]
 800617a:	e77e      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800617c:	4a28      	ldr	r2, [pc, #160]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800617e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006180:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8006184:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006188:	d0d9      	beq.n	800613e <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
 800618a:	d814      	bhi.n	80061b6 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 800618c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006190:	d03c      	beq.n	800620c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8006192:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006196:	d04f      	beq.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8006198:	2b00      	cmp	r3, #0
 800619a:	f47f af36 	bne.w	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
}
 800619e:	b005      	add	sp, #20
 80061a0:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 80061a4:	f7fe bca8 	b.w	8004af8 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80061a8:	6810      	ldr	r0, [r2, #0]
 80061aa:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80061ae:	f43f af64 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 80061b2:	481f      	ldr	r0, [pc, #124]	@ (8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80061b4:	e761      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 80061b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80061ba:	d0f5      	beq.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 80061bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061c0:	f47f af23 	bne.w	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80061c4:	4b16      	ldr	r3, [pc, #88]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80061c6:	6818      	ldr	r0, [r3, #0]
 80061c8:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 80061cc:	f43f af55 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80061d0:	e70b      	b.n	8005fea <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80061d2:	4b13      	ldr	r3, [pc, #76]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80061d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 80061da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80061de:	d04e      	beq.n	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 80061e0:	d83f      	bhi.n	8006262 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 80061e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061e6:	d043      	beq.n	8006270 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 80061e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061ec:	d024      	beq.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f47f af0b 	bne.w	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80061f4:	f7fe fc40 	bl	8004a78 <HAL_RCC_GetHCLKFreq>
 80061f8:	4b09      	ldr	r3, [pc, #36]	@ (8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80061fa:	4a0e      	ldr	r2, [pc, #56]	@ (8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006202:	5cd3      	ldrb	r3, [r2, r3]
 8006204:	f003 031f 	and.w	r3, r3, #31
 8006208:	40d8      	lsrs	r0, r3
        break;
 800620a:	e736      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800620c:	6810      	ldr	r0, [r2, #0]
 800620e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006212:	f43f af32 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006216:	a801      	add	r0, sp, #4
 8006218:	f7ff fcda 	bl	8005bd0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800621c:	9802      	ldr	r0, [sp, #8]
 800621e:	e72c      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006220:	58024400 	.word	0x58024400
 8006224:	017d7840 	.word	0x017d7840
 8006228:	03d09000 	.word	0x03d09000
 800622c:	00bb8000 	.word	0x00bb8000
 8006230:	003d0900 	.word	0x003d0900
 8006234:	080079c0 	.word	0x080079c0
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006238:	4b1a      	ldr	r3, [pc, #104]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 800623a:	6818      	ldr	r0, [r3, #0]
 800623c:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006240:	f43f af1b 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006244:	a801      	add	r0, sp, #4
 8006246:	f7ff fd5d 	bl	8005d04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800624a:	9802      	ldr	r0, [sp, #8]
 800624c:	e715      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800624e:	6810      	ldr	r0, [r2, #0]
 8006250:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006254:	f43f af11 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006258:	a801      	add	r0, sp, #4
 800625a:	f7ff fd53 	bl	8005d04 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800625e:	9803      	ldr	r0, [sp, #12]
 8006260:	e70b      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8006262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006266:	d016      	beq.n	8006296 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800626c:	d0aa      	beq.n	80061c4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800626e:	e6cc      	b.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006270:	4b0c      	ldr	r3, [pc, #48]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8006272:	6818      	ldr	r0, [r3, #0]
 8006274:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006278:	f43f aeff 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800627c:	e7cb      	b.n	8006216 <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800627e:	4b09      	ldr	r3, [pc, #36]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8006280:	6818      	ldr	r0, [r3, #0]
 8006282:	f010 0004 	ands.w	r0, r0, #4
 8006286:	f43f aef8 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4806      	ldr	r0, [pc, #24]	@ (80062a8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 800628e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006292:	40d8      	lsrs	r0, r3
 8006294:	e6f1      	b.n	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006296:	4b03      	ldr	r3, [pc, #12]	@ (80062a4 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8006298:	6818      	ldr	r0, [r3, #0]
 800629a:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800629e:	f43f aeec 	beq.w	800607a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80062a2:	e786      	b.n	80061b2 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 80062a4:	58024400 	.word	0x58024400
 80062a8:	03d09000 	.word	0x03d09000

080062ac <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80062ac:	b318      	cbz	r0, 80062f6 <HAL_SDRAM_Init+0x4a>
{
 80062ae:	b538      	push	{r3, r4, r5, lr}
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80062b0:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80062b4:	4604      	mov	r4, r0
 80062b6:	460d      	mov	r5, r1
 80062b8:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80062bc:	b1b3      	cbz	r3, 80062ec <HAL_SDRAM_Init+0x40>

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80062be:	4621      	mov	r1, r4
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80062c0:	2302      	movs	r3, #2
 80062c2:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80062c6:	f851 0b04 	ldr.w	r0, [r1], #4
 80062ca:	f000 fa79 	bl	80067c0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80062ce:	6862      	ldr	r2, [r4, #4]
 80062d0:	4629      	mov	r1, r5
 80062d2:	6820      	ldr	r0, [r4, #0]
 80062d4:	f000 faaa 	bl	800682c <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 80062d8:	4a08      	ldr	r2, [pc, #32]	@ (80062fc <HAL_SDRAM_Init+0x50>)
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80062da:	2101      	movs	r1, #1

  return HAL_OK;
 80062dc:	2000      	movs	r0, #0
  __FMC_ENABLE();
 80062de:	6813      	ldr	r3, [r2, #0]
 80062e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80062e4:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 80062e6:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
}
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 80062ec:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
    HAL_SDRAM_MspInit(hsdram);
 80062f0:	f7fb f832 	bl	8001358 <HAL_SDRAM_MspInit>
 80062f4:	e7e3      	b.n	80062be <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 80062f6:	2001      	movs	r0, #1
}
 80062f8:	4770      	bx	lr
 80062fa:	bf00      	nop
 80062fc:	52004000 	.word	0x52004000

08006300 <HAL_SDRAM_RefreshErrorCallback>:
  * @brief  SDRAM Refresh error callback.
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_RefreshErrorCallback(SDRAM_HandleTypeDef *hsdram)
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop

08006304 <HAL_SDRAM_IRQHandler>:
  if (__FMC_SDRAM_GET_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_IT))
 8006304:	6803      	ldr	r3, [r0, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	07db      	lsls	r3, r3, #31
 800630a:	d400      	bmi.n	800630e <HAL_SDRAM_IRQHandler+0xa>
 800630c:	4770      	bx	lr
{
 800630e:	b510      	push	{r4, lr}
 8006310:	4604      	mov	r4, r0
    HAL_SDRAM_RefreshErrorCallback(hsdram);
 8006312:	f7ff fff5 	bl	8006300 <HAL_SDRAM_RefreshErrorCallback>
    __FMC_SDRAM_CLEAR_FLAG(hsdram->Instance, FMC_SDRAM_FLAG_REFRESH_ERROR);
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	6953      	ldr	r3, [r2, #20]
 800631a:	f043 0301 	orr.w	r3, r3, #1
 800631e:	6153      	str	r3, [r2, #20]
}
 8006320:	bd10      	pop	{r4, pc}
 8006322:	bf00      	nop

08006324 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006324:	b570      	push	{r4, r5, r6, lr}
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006326:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
{
 800632a:	4605      	mov	r5, r0

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800632c:	2b02      	cmp	r3, #2
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800632e:	b2d8      	uxtb	r0, r3
  if (state == HAL_SDRAM_STATE_BUSY)
 8006330:	d004      	beq.n	800633c <HAL_SDRAM_SendCommand+0x18>
  {
    return HAL_BUSY;
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006332:	f000 04fb 	and.w	r4, r0, #251	@ 0xfb
 8006336:	2c01      	cmp	r4, #1
 8006338:	d001      	beq.n	800633e <HAL_SDRAM_SendCommand+0x1a>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 800633a:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800633c:	bd70      	pop	{r4, r5, r6, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800633e:	2302      	movs	r3, #2
 8006340:	460e      	mov	r6, r1
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006342:	6828      	ldr	r0, [r5, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006344:	f885 302c 	strb.w	r3, [r5, #44]	@ 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006348:	f000 faae 	bl	80068a8 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800634c:	6833      	ldr	r3, [r6, #0]
 800634e:	2b02      	cmp	r3, #2
 8006350:	d003      	beq.n	800635a <HAL_SDRAM_SendCommand+0x36>
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006352:	f885 402c 	strb.w	r4, [r5, #44]	@ 0x2c
  return HAL_OK;
 8006356:	2000      	movs	r0, #0
}
 8006358:	bd70      	pop	{r4, r5, r6, pc}
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800635a:	2305      	movs	r3, #5
 800635c:	f885 302c 	strb.w	r3, [r5, #44]	@ 0x2c
 8006360:	e7f9      	b.n	8006356 <HAL_SDRAM_SendCommand+0x32>
 8006362:	bf00      	nop

08006364 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006364:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006366:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
{
 800636a:	4604      	mov	r4, r0
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800636c:	2b02      	cmp	r3, #2
 800636e:	b2d8      	uxtb	r0, r3
 8006370:	d005      	beq.n	800637e <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006372:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8006376:	2b01      	cmp	r3, #1
 8006378:	b2dd      	uxtb	r5, r3
 800637a:	d001      	beq.n	8006380 <HAL_SDRAM_ProgramRefreshRate+0x1c>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 800637c:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800637e:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006380:	2302      	movs	r3, #2
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006382:	6820      	ldr	r0, [r4, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006384:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006388:	f000 faa8 	bl	80068dc <FMC_SDRAM_ProgramRefreshRate>
  return HAL_OK;
 800638c:	2000      	movs	r0, #0
    hsdram->State = HAL_SDRAM_STATE_READY;
 800638e:	f884 502c 	strb.w	r5, [r4, #44]	@ 0x2c
}
 8006392:	bd38      	pop	{r3, r4, r5, pc}

08006394 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006394:	2800      	cmp	r0, #0
 8006396:	f000 8095 	beq.w	80064c4 <HAL_TIM_Base_Init+0x130>
{
 800639a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800639c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80063a0:	4604      	mov	r4, r0
 80063a2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	f000 8087 	beq.w	80064ba <HAL_TIM_Base_Init+0x126>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80063ac:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80063ae:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063b0:	4945      	ldr	r1, [pc, #276]	@ (80064c8 <HAL_TIM_Base_Init+0x134>)
 80063b2:	4d46      	ldr	r5, [pc, #280]	@ (80064cc <HAL_TIM_Base_Init+0x138>)
 80063b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063b8:	eba3 0101 	sub.w	r1, r3, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80063bc:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c0:	eba3 0e05 	sub.w	lr, r3, r5
  tmpcr1 = TIMx->CR1;
 80063c4:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063c6:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063ca:	69a0      	ldr	r0, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063cc:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063d0:	68e7      	ldr	r7, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063d2:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063d6:	6866      	ldr	r6, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063d8:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80063dc:	d01f      	beq.n	800641e <HAL_TIM_Base_Init+0x8a>
 80063de:	b9f1      	cbnz	r1, 800641e <HAL_TIM_Base_Init+0x8a>
 80063e0:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 80064dc <HAL_TIM_Base_Init+0x148>
 80063e4:	4563      	cmp	r3, ip
 80063e6:	d050      	beq.n	800648a <HAL_TIM_Base_Init+0xf6>
 80063e8:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80063ec:	4563      	cmp	r3, ip
 80063ee:	d04c      	beq.n	800648a <HAL_TIM_Base_Init+0xf6>
 80063f0:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 80063f4:	4563      	cmp	r3, ip
 80063f6:	d012      	beq.n	800641e <HAL_TIM_Base_Init+0x8a>
 80063f8:	f1be 0f00 	cmp.w	lr, #0
 80063fc:	d10f      	bne.n	800641e <HAL_TIM_Base_Init+0x8a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80063fe:	4d34      	ldr	r5, [pc, #208]	@ (80064d0 <HAL_TIM_Base_Init+0x13c>)
 8006400:	4934      	ldr	r1, [pc, #208]	@ (80064d4 <HAL_TIM_Base_Init+0x140>)
 8006402:	428b      	cmp	r3, r1
 8006404:	bf18      	it	ne
 8006406:	42ab      	cmpne	r3, r5
 8006408:	d043      	beq.n	8006492 <HAL_TIM_Base_Init+0xfe>
 800640a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800640e:	428b      	cmp	r3, r1
 8006410:	d03f      	beq.n	8006492 <HAL_TIM_Base_Init+0xfe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006412:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006416:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006418:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800641a:	4310      	orrs	r0, r2

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800641c:	e014      	b.n	8006448 <HAL_TIM_Base_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 800641e:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006420:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006424:	f8d4 c010 	ldr.w	ip, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 8006428:	432a      	orrs	r2, r5
  TIMx->ARR = (uint32_t)Structure->Period ;
 800642a:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800642c:	629e      	str	r6, [r3, #40]	@ 0x28
    tmpcr1 &= ~TIM_CR1_CKD;
 800642e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006432:	ea42 020c 	orr.w	r2, r2, ip
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006436:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800643a:	4310      	orrs	r0, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800643c:	b911      	cbnz	r1, 8006444 <HAL_TIM_Base_Init+0xb0>
 800643e:	f1be 0f00 	cmp.w	lr, #0
 8006442:	d02f      	beq.n	80064a4 <HAL_TIM_Base_Init+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006444:	6962      	ldr	r2, [r4, #20]
 8006446:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006448:	6819      	ldr	r1, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800644a:	2201      	movs	r2, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800644c:	f041 0104 	orr.w	r1, r1, #4
 8006450:	6019      	str	r1, [r3, #0]
  TIMx->EGR = TIM_EGR_UG;
 8006452:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006454:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 8006456:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006458:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800645c:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 8006460:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
 8006464:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
 8006468:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
 800646c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 8006470:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006474:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 8006478:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 800647c:	f884 2046 	strb.w	r2, [r4, #70]	@ 0x46
 8006480:	f884 2047 	strb.w	r2, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006484:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
}
 8006488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800648a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800648e:	68a1      	ldr	r1, [r4, #8]
 8006490:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006492:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006494:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006498:	62df      	str	r7, [r3, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800649a:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 800649c:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800649e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064a2:	4310      	orrs	r0, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064a4:	490c      	ldr	r1, [pc, #48]	@ (80064d8 <HAL_TIM_Base_Init+0x144>)
 80064a6:	4a0a      	ldr	r2, [pc, #40]	@ (80064d0 <HAL_TIM_Base_Init+0x13c>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064a8:	4293      	cmp	r3, r2
 80064aa:	bf18      	it	ne
 80064ac:	428b      	cmpne	r3, r1
 80064ae:	d0c9      	beq.n	8006444 <HAL_TIM_Base_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064b0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d0c5      	beq.n	8006444 <HAL_TIM_Base_Init+0xb0>
 80064b8:	e7c6      	b.n	8006448 <HAL_TIM_Base_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 80064ba:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80064be:	f7fa ff31 	bl	8001324 <HAL_TIM_Base_MspInit>
 80064c2:	e773      	b.n	80063ac <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 80064c4:	2001      	movs	r0, #1
}
 80064c6:	4770      	bx	lr
 80064c8:	40010000 	.word	0x40010000
 80064cc:	40010400 	.word	0x40010400
 80064d0:	40014000 	.word	0x40014000
 80064d4:	40014400 	.word	0x40014400
 80064d8:	40014800 	.word	0x40014800
 80064dc:	40000400 	.word	0x40000400

080064e0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80064e0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d139      	bne.n	800655c <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064e8:	6802      	ldr	r2, [r0, #0]
 80064ea:	4b1d      	ldr	r3, [pc, #116]	@ (8006560 <HAL_TIM_Base_Start+0x80>)
 80064ec:	491d      	ldr	r1, [pc, #116]	@ (8006564 <HAL_TIM_Base_Start+0x84>)
 80064ee:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80064f2:	bf18      	it	ne
 80064f4:	429a      	cmpne	r2, r3
{
 80064f6:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064f8:	bf0c      	ite	eq
 80064fa:	2301      	moveq	r3, #1
 80064fc:	2300      	movne	r3, #0
 80064fe:	4d1a      	ldr	r5, [pc, #104]	@ (8006568 <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006500:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006502:	42aa      	cmp	r2, r5
 8006504:	bf08      	it	eq
 8006506:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800650a:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800650e:	4c17      	ldr	r4, [pc, #92]	@ (800656c <HAL_TIM_Base_Start+0x8c>)
 8006510:	428a      	cmp	r2, r1
 8006512:	bf08      	it	eq
 8006514:	f043 0301 	orreq.w	r3, r3, #1
 8006518:	4815      	ldr	r0, [pc, #84]	@ (8006570 <HAL_TIM_Base_Start+0x90>)
 800651a:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 800651e:	42a2      	cmp	r2, r4
 8006520:	bf08      	it	eq
 8006522:	f043 0301 	orreq.w	r3, r3, #1
 8006526:	4282      	cmp	r2, r0
 8006528:	bf08      	it	eq
 800652a:	f043 0301 	orreq.w	r3, r3, #1
 800652e:	428a      	cmp	r2, r1
 8006530:	bf08      	it	eq
 8006532:	f043 0301 	orreq.w	r3, r3, #1
 8006536:	b913      	cbnz	r3, 800653e <HAL_TIM_Base_Start+0x5e>
 8006538:	4b0e      	ldr	r3, [pc, #56]	@ (8006574 <HAL_TIM_Base_Start+0x94>)
 800653a:	429a      	cmp	r2, r3
 800653c:	d107      	bne.n	800654e <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800653e:	6891      	ldr	r1, [r2, #8]
 8006540:	4b0d      	ldr	r3, [pc, #52]	@ (8006578 <HAL_TIM_Base_Start+0x98>)
 8006542:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006544:	2b06      	cmp	r3, #6
 8006546:	d006      	beq.n	8006556 <HAL_TIM_Base_Start+0x76>
 8006548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800654c:	d003      	beq.n	8006556 <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 800654e:	6813      	ldr	r3, [r2, #0]
 8006550:	f043 0301 	orr.w	r3, r3, #1
 8006554:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8006556:	2000      	movs	r0, #0
}
 8006558:	bc30      	pop	{r4, r5}
 800655a:	4770      	bx	lr
    return HAL_ERROR;
 800655c:	2001      	movs	r0, #1
}
 800655e:	4770      	bx	lr
 8006560:	40010000 	.word	0x40010000
 8006564:	40000800 	.word	0x40000800
 8006568:	40000400 	.word	0x40000400
 800656c:	40000c00 	.word	0x40000c00
 8006570:	40010400 	.word	0x40010400
 8006574:	40014000 	.word	0x40014000
 8006578:	00010007 	.word	0x00010007

0800657c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800657c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8006580:	2a01      	cmp	r2, #1
 8006582:	d06d      	beq.n	8006660 <HAL_TIM_ConfigClockSource+0xe4>
  tmpsmcr = htim->Instance->SMCR;
 8006584:	6802      	ldr	r2, [r0, #0]
 8006586:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8006588:	2001      	movs	r0, #1
{
 800658a:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800658c:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 800658e:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006592:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006596:	4c59      	ldr	r4, [pc, #356]	@ (80066fc <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr = htim->Instance->SMCR;
 8006598:	6895      	ldr	r5, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800659a:	402c      	ands	r4, r5
  htim->Instance->SMCR = tmpsmcr;
 800659c:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800659e:	680c      	ldr	r4, [r1, #0]
 80065a0:	2c70      	cmp	r4, #112	@ 0x70
 80065a2:	f000 8087 	beq.w	80066b4 <HAL_TIM_ConfigClockSource+0x138>
 80065a6:	d825      	bhi.n	80065f4 <HAL_TIM_ConfigClockSource+0x78>
 80065a8:	2c50      	cmp	r4, #80	@ 0x50
 80065aa:	d05b      	beq.n	8006664 <HAL_TIM_ConfigClockSource+0xe8>
 80065ac:	d82b      	bhi.n	8006606 <HAL_TIM_ConfigClockSource+0x8a>
 80065ae:	2c40      	cmp	r4, #64	@ 0x40
 80065b0:	f040 8090 	bne.w	80066d4 <HAL_TIM_ConfigClockSource+0x158>
                               sClockSourceConfig->ClockPolarity,
 80065b4:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80065b6:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065b8:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065ba:	6a10      	ldr	r0, [r2, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065bc:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065c0:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 80065c4:	430c      	orrs	r4, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065c6:	494e      	ldr	r1, [pc, #312]	@ (8006700 <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065c8:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065ca:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065cc:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065d0:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80065d4:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80065d6:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80065d8:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80065da:	4001      	ands	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065dc:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065e0:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80065e2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80065e4:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80065e6:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 80065e8:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80065ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80065f0:	bc30      	pop	{r4, r5}
 80065f2:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80065f4:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 80065f8:	d04c      	beq.n	8006694 <HAL_TIM_ConfigClockSource+0x118>
 80065fa:	d81f      	bhi.n	800663c <HAL_TIM_ConfigClockSource+0xc0>
 80065fc:	f5b4 5080 	subs.w	r0, r4, #4096	@ 0x1000
 8006600:	bf18      	it	ne
 8006602:	2001      	movne	r0, #1
 8006604:	e7ee      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x68>
 8006606:	2c60      	cmp	r4, #96	@ 0x60
 8006608:	d1ec      	bne.n	80065e4 <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 800660a:	6a10      	ldr	r0, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 800660c:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800660e:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
                               sClockSourceConfig->ClockFilter);
 8006612:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006614:	493a      	ldr	r1, [pc, #232]	@ (8006700 <HAL_TIM_ConfigClockSource+0x184>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8006616:	ea40 1004 	orr.w	r0, r0, r4, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800661a:	6a14      	ldr	r4, [r2, #32]
 800661c:	f024 0410 	bic.w	r4, r4, #16
 8006620:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006622:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006624:	f424 4470 	bic.w	r4, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006628:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800662c:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 800662e:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006630:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006632:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006634:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8006638:	6091      	str	r1, [r2, #8]
}
 800663a:	e7d2      	b.n	80065e2 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 800663c:	4931      	ldr	r1, [pc, #196]	@ (8006704 <HAL_TIM_ConfigClockSource+0x188>)
 800663e:	428c      	cmp	r4, r1
 8006640:	d006      	beq.n	8006650 <HAL_TIM_ConfigClockSource+0xd4>
 8006642:	d94f      	bls.n	80066e4 <HAL_TIM_ConfigClockSource+0x168>
 8006644:	4930      	ldr	r1, [pc, #192]	@ (8006708 <HAL_TIM_ConfigClockSource+0x18c>)
 8006646:	428c      	cmp	r4, r1
 8006648:	d002      	beq.n	8006650 <HAL_TIM_ConfigClockSource+0xd4>
 800664a:	3110      	adds	r1, #16
 800664c:	428c      	cmp	r4, r1
 800664e:	d1c9      	bne.n	80065e4 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8006650:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006652:	492b      	ldr	r1, [pc, #172]	@ (8006700 <HAL_TIM_ConfigClockSource+0x184>)
 8006654:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006656:	4321      	orrs	r1, r4
 8006658:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 800665c:	6091      	str	r1, [r2, #8]
}
 800665e:	e7c0      	b.n	80065e2 <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 8006660:	2002      	movs	r0, #2
}
 8006662:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8006664:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006666:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8006668:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800666a:	6a10      	ldr	r0, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800666c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006670:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 8006674:	430c      	orrs	r4, r1
  tmpsmcr &= ~TIM_SMCR_TS;
 8006676:	4922      	ldr	r1, [pc, #136]	@ (8006700 <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006678:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800667a:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800667c:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006680:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006684:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8006686:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006688:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800668a:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800668c:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8006690:	6091      	str	r1, [r2, #8]
}
 8006692:	e7a6      	b.n	80065e2 <HAL_TIM_ConfigClockSource+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006694:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006698:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800669a:	4328      	orrs	r0, r5
 800669c:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800669e:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066a2:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 80066a6:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066a8:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066aa:	6891      	ldr	r1, [r2, #8]
 80066ac:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 80066b0:	6091      	str	r1, [r2, #8]
      break;
 80066b2:	e796      	b.n	80065e2 <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066b4:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80066b8:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066ba:	4328      	orrs	r0, r5
 80066bc:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066be:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066c2:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 80066c6:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 80066c8:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 80066ca:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80066cc:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80066d0:	6091      	str	r1, [r2, #8]
      break;
 80066d2:	e786      	b.n	80065e2 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80066d4:	d886      	bhi.n	80065e4 <HAL_TIM_ConfigClockSource+0x68>
 80066d6:	2c20      	cmp	r4, #32
 80066d8:	d0ba      	beq.n	8006650 <HAL_TIM_ConfigClockSource+0xd4>
 80066da:	d80a      	bhi.n	80066f2 <HAL_TIM_ConfigClockSource+0x176>
 80066dc:	f034 0110 	bics.w	r1, r4, #16
 80066e0:	d180      	bne.n	80065e4 <HAL_TIM_ConfigClockSource+0x68>
 80066e2:	e7b5      	b.n	8006650 <HAL_TIM_ConfigClockSource+0xd4>
 80066e4:	f024 0110 	bic.w	r1, r4, #16
 80066e8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80066ec:	f47f af7a 	bne.w	80065e4 <HAL_TIM_ConfigClockSource+0x68>
 80066f0:	e7ae      	b.n	8006650 <HAL_TIM_ConfigClockSource+0xd4>
 80066f2:	2c30      	cmp	r4, #48	@ 0x30
 80066f4:	d0ac      	beq.n	8006650 <HAL_TIM_ConfigClockSource+0xd4>
      status = HAL_ERROR;
 80066f6:	2001      	movs	r0, #1
 80066f8:	e774      	b.n	80065e4 <HAL_TIM_ConfigClockSource+0x68>
 80066fa:	bf00      	nop
 80066fc:	ffce0088 	.word	0xffce0088
 8006700:	ffcfff8f 	.word	0xffcfff8f
 8006704:	00100020 	.word	0x00100020
 8006708:	00100030 	.word	0x00100030

0800670c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800670c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006710:	2b01      	cmp	r3, #1
 8006712:	d04b      	beq.n	80067ac <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006714:	6803      	ldr	r3, [r0, #0]
 8006716:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8006718:	2002      	movs	r0, #2
{
 800671a:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800671c:	4d24      	ldr	r5, [pc, #144]	@ (80067b0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800671e:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006722:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8006724:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006726:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006728:	d029      	beq.n	800677e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800672a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800672e:	42ab      	cmp	r3, r5
 8006730:	d025      	beq.n	800677e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006732:	4d20      	ldr	r5, [pc, #128]	@ (80067b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8006734:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006738:	42ab      	cmp	r3, r5
 800673a:	bf18      	it	ne
 800673c:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 8006740:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006744:	bf0c      	ite	eq
 8006746:	f04f 0c01 	moveq.w	ip, #1
 800674a:	f04f 0c00 	movne.w	ip, #0
 800674e:	42ab      	cmp	r3, r5
 8006750:	bf08      	it	eq
 8006752:	f04c 0c01 	orreq.w	ip, ip, #1
 8006756:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800675a:	42ab      	cmp	r3, r5
 800675c:	bf08      	it	eq
 800675e:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006762:	680d      	ldr	r5, [r1, #0]
 8006764:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006766:	4d14      	ldr	r5, [pc, #80]	@ (80067b8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 8006768:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800676a:	42ab      	cmp	r3, r5
 800676c:	bf14      	ite	ne
 800676e:	4660      	movne	r0, ip
 8006770:	f04c 0001 	orreq.w	r0, ip, #1
 8006774:	b960      	cbnz	r0, 8006790 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006776:	4811      	ldr	r0, [pc, #68]	@ (80067bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006778:	4283      	cmp	r3, r0
 800677a:	d009      	beq.n	8006790 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800677c:	e00d      	b.n	800679a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800677e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006780:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006784:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006786:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006788:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800678c:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800678e:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006790:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006792:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006796:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006798:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800679a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800679c:	2101      	movs	r1, #1

  return HAL_OK;
 800679e:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 80067a0:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80067a4:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 80067a8:	bc30      	pop	{r4, r5}
 80067aa:	4770      	bx	lr
  __HAL_LOCK(htim);
 80067ac:	2002      	movs	r0, #2
}
 80067ae:	4770      	bx	lr
 80067b0:	40010000 	.word	0x40010000
 80067b4:	40000400 	.word	0x40000400
 80067b8:	40001800 	.word	0x40001800
 80067bc:	40014000 	.word	0x40014000

080067c0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 80067c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80067c4:	e9d1 3e07 	ldrd	r3, lr, [r1, #28]
 80067c8:	e9d1 8200 	ldrd	r8, r2, [r1]
 80067cc:	6a4f      	ldr	r7, [r1, #36]	@ 0x24
 80067ce:	ea43 030e 	orr.w	r3, r3, lr
 80067d2:	e9d1 c602 	ldrd	ip, r6, [r1, #8]
 80067d6:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
 80067da:	6989      	ldr	r1, [r1, #24]
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80067dc:	f1b8 0f00 	cmp.w	r8, #0
 80067e0:	d10f      	bne.n	8006802 <FMC_SDRAM_Init+0x42>
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80067e2:	433b      	orrs	r3, r7
 80067e4:	4313      	orrs	r3, r2
 80067e6:	6802      	ldr	r2, [r0, #0]
 80067e8:	ea43 030c 	orr.w	r3, r3, ip
 80067ec:	f36f 020e 	bfc	r2, #0, #15
 80067f0:	4333      	orrs	r3, r6
 80067f2:	432b      	orrs	r3, r5
 80067f4:	4323      	orrs	r3, r4
 80067f6:	430b      	orrs	r3, r1
 80067f8:	4313      	orrs	r3, r2
 80067fa:	6003      	str	r3, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 80067fc:	2000      	movs	r0, #0
 80067fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006802:	ea42 020c 	orr.w	r2, r2, ip
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006806:	433b      	orrs	r3, r7
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006808:	4332      	orrs	r2, r6
 800680a:	432a      	orrs	r2, r5
 800680c:	4322      	orrs	r2, r4
 800680e:	430a      	orrs	r2, r1
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006810:	6801      	ldr	r1, [r0, #0]
 8006812:	f421 41f8 	bic.w	r1, r1, #31744	@ 0x7c00
 8006816:	430b      	orrs	r3, r1
 8006818:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800681a:	6843      	ldr	r3, [r0, #4]
 800681c:	f36f 030e 	bfc	r3, #0, #15
 8006820:	4313      	orrs	r3, r2
 8006822:	6043      	str	r3, [r0, #4]
}
 8006824:	2000      	movs	r0, #0
 8006826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800682a:	bf00      	nop

0800682c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800682c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800682e:	68cc      	ldr	r4, [r1, #12]
 8006830:	694b      	ldr	r3, [r1, #20]
 8006832:	3c01      	subs	r4, #1
 8006834:	688d      	ldr	r5, [r1, #8]
 8006836:	698f      	ldr	r7, [r1, #24]
 8006838:	3b01      	subs	r3, #1
 800683a:	ea4f 3e04 	mov.w	lr, r4, lsl #12
 800683e:	684c      	ldr	r4, [r1, #4]
 8006840:	680e      	ldr	r6, [r1, #0]
 8006842:	3d01      	subs	r5, #1
 8006844:	3c01      	subs	r4, #1
 8006846:	051b      	lsls	r3, r3, #20
 8006848:	022d      	lsls	r5, r5, #8
 800684a:	3e01      	subs	r6, #1
 800684c:	ea4f 1c04 	mov.w	ip, r4, lsl #4
 8006850:	690c      	ldr	r4, [r1, #16]
 8006852:	1e79      	subs	r1, r7, #1
 8006854:	3c01      	subs	r4, #1
 8006856:	0609      	lsls	r1, r1, #24
 8006858:	0424      	lsls	r4, r4, #16
  if (Bank == FMC_SDRAM_BANK1)
 800685a:	b972      	cbnz	r2, 800687a <FMC_SDRAM_Timing_Init+0x4e>
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800685c:	ea4e 0303 	orr.w	r3, lr, r3
 8006860:	6882      	ldr	r2, [r0, #8]
 8006862:	4333      	orrs	r3, r6
 8006864:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 8006868:	ea43 030c 	orr.w	r3, r3, ip
 800686c:	432b      	orrs	r3, r5
 800686e:	4323      	orrs	r3, r4
 8006870:	430b      	orrs	r3, r1
 8006872:	4313      	orrs	r3, r2
 8006874:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 8006876:	2000      	movs	r0, #0
 8006878:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800687a:	ea4e 0e03 	orr.w	lr, lr, r3
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800687e:	ea4c 0305 	orr.w	r3, ip, r5
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006882:	4a08      	ldr	r2, [pc, #32]	@ (80068a4 <FMC_SDRAM_Timing_Init+0x78>)
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006884:	4333      	orrs	r3, r6
 8006886:	4323      	orrs	r3, r4
 8006888:	430b      	orrs	r3, r1
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800688a:	6881      	ldr	r1, [r0, #8]
 800688c:	400a      	ands	r2, r1
 800688e:	ea4e 0202 	orr.w	r2, lr, r2
 8006892:	6082      	str	r2, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006894:	68c2      	ldr	r2, [r0, #12]
 8006896:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 800689a:	4313      	orrs	r3, r2
 800689c:	60c3      	str	r3, [r0, #12]
}
 800689e:	2000      	movs	r0, #0
 80068a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068a2:	bf00      	nop
 80068a4:	ff0f0fff 	.word	0xff0f0fff

080068a8 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80068a8:	b410      	push	{r4}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80068aa:	e9d1 3400 	ldrd	r3, r4, [r1]
{
 80068ae:	4602      	mov	r2, r0
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80068b0:	f8df c024 	ldr.w	ip, [pc, #36]	@ 80068d8 <FMC_SDRAM_SendCommand+0x30>
 80068b4:	6900      	ldr	r0, [r0, #16]
 80068b6:	4323      	orrs	r3, r4
 80068b8:	e9d1 1402 	ldrd	r1, r4, [r1, #8]
 80068bc:	ea00 0c0c 	and.w	ip, r0, ip
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 80068c0:	2000      	movs	r0, #0
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80068c2:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
 80068c6:	3901      	subs	r1, #1
}
 80068c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 80068cc:	ea43 030c 	orr.w	r3, r3, ip
 80068d0:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
 80068d4:	6113      	str	r3, [r2, #16]
}
 80068d6:	4770      	bx	lr
 80068d8:	ffc00000 	.word	0xffc00000

080068dc <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80068dc:	4602      	mov	r2, r0

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));

  return HAL_OK;
}
 80068de:	2000      	movs	r0, #0
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80068e0:	6953      	ldr	r3, [r2, #20]
 80068e2:	f36f 034d 	bfc	r3, #1, #13
 80068e6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80068ea:	6153      	str	r3, [r2, #20]
}
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop

080068f0 <arm_copy_f32>:
 80068f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f4:	ea5f 0892 	movs.w	r8, r2, lsr #2
 80068f8:	d01e      	beq.n	8006938 <arm_copy_f32+0x48>
 80068fa:	f100 0410 	add.w	r4, r0, #16
 80068fe:	f101 0310 	add.w	r3, r1, #16
 8006902:	4645      	mov	r5, r8
 8006904:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8006908:	3d01      	subs	r5, #1
 800690a:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 800690e:	f103 0310 	add.w	r3, r3, #16
 8006912:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006916:	f104 0410 	add.w	r4, r4, #16
 800691a:	f854 6c14 	ldr.w	r6, [r4, #-20]
 800691e:	f843 cc20 	str.w	ip, [r3, #-32]
 8006922:	f843 ec1c 	str.w	lr, [r3, #-28]
 8006926:	f843 7c18 	str.w	r7, [r3, #-24]
 800692a:	f843 6c14 	str.w	r6, [r3, #-20]
 800692e:	d1e9      	bne.n	8006904 <arm_copy_f32+0x14>
 8006930:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8006934:	4440      	add	r0, r8
 8006936:	4441      	add	r1, r8
 8006938:	f012 0203 	ands.w	r2, r2, #3
 800693c:	d005      	beq.n	800694a <arm_copy_f32+0x5a>
 800693e:	f850 3b04 	ldr.w	r3, [r0], #4
 8006942:	3a01      	subs	r2, #1
 8006944:	f841 3b04 	str.w	r3, [r1], #4
 8006948:	d1f9      	bne.n	800693e <arm_copy_f32+0x4e>
 800694a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800694e:	bf00      	nop

08006950 <arm_rfft_fast_init_f32>:
 8006950:	084b      	lsrs	r3, r1, #1
 8006952:	2b80      	cmp	r3, #128	@ 0x80
 8006954:	b430      	push	{r4, r5}
 8006956:	8201      	strh	r1, [r0, #16]
 8006958:	8003      	strh	r3, [r0, #0]
 800695a:	d06f      	beq.n	8006a3c <arm_rfft_fast_init_f32+0xec>
 800695c:	d916      	bls.n	800698c <arm_rfft_fast_init_f32+0x3c>
 800695e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006962:	d05e      	beq.n	8006a22 <arm_rfft_fast_init_f32+0xd2>
 8006964:	d935      	bls.n	80069d2 <arm_rfft_fast_init_f32+0x82>
 8006966:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800696a:	d025      	beq.n	80069b8 <arm_rfft_fast_init_f32+0x68>
 800696c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006970:	d112      	bne.n	8006998 <arm_rfft_fast_init_f32+0x48>
 8006972:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 8006976:	4c37      	ldr	r4, [pc, #220]	@ (8006a54 <arm_rfft_fast_init_f32+0x104>)
 8006978:	4937      	ldr	r1, [pc, #220]	@ (8006a58 <arm_rfft_fast_init_f32+0x108>)
 800697a:	2300      	movs	r3, #0
 800697c:	4a37      	ldr	r2, [pc, #220]	@ (8006a5c <arm_rfft_fast_init_f32+0x10c>)
 800697e:	8185      	strh	r5, [r0, #12]
 8006980:	6084      	str	r4, [r0, #8]
 8006982:	6041      	str	r1, [r0, #4]
 8006984:	6142      	str	r2, [r0, #20]
 8006986:	b258      	sxtb	r0, r3
 8006988:	bc30      	pop	{r4, r5}
 800698a:	4770      	bx	lr
 800698c:	2b20      	cmp	r3, #32
 800698e:	d030      	beq.n	80069f2 <arm_rfft_fast_init_f32+0xa2>
 8006990:	2b40      	cmp	r3, #64	@ 0x40
 8006992:	d005      	beq.n	80069a0 <arm_rfft_fast_init_f32+0x50>
 8006994:	2b10      	cmp	r3, #16
 8006996:	d038      	beq.n	8006a0a <arm_rfft_fast_init_f32+0xba>
 8006998:	23ff      	movs	r3, #255	@ 0xff
 800699a:	bc30      	pop	{r4, r5}
 800699c:	b258      	sxtb	r0, r3
 800699e:	4770      	bx	lr
 80069a0:	2538      	movs	r5, #56	@ 0x38
 80069a2:	4c2f      	ldr	r4, [pc, #188]	@ (8006a60 <arm_rfft_fast_init_f32+0x110>)
 80069a4:	492f      	ldr	r1, [pc, #188]	@ (8006a64 <arm_rfft_fast_init_f32+0x114>)
 80069a6:	2300      	movs	r3, #0
 80069a8:	4a2f      	ldr	r2, [pc, #188]	@ (8006a68 <arm_rfft_fast_init_f32+0x118>)
 80069aa:	8185      	strh	r5, [r0, #12]
 80069ac:	6084      	str	r4, [r0, #8]
 80069ae:	6041      	str	r1, [r0, #4]
 80069b0:	6142      	str	r2, [r0, #20]
 80069b2:	b258      	sxtb	r0, r3
 80069b4:	bc30      	pop	{r4, r5}
 80069b6:	4770      	bx	lr
 80069b8:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 80069bc:	4c2b      	ldr	r4, [pc, #172]	@ (8006a6c <arm_rfft_fast_init_f32+0x11c>)
 80069be:	492c      	ldr	r1, [pc, #176]	@ (8006a70 <arm_rfft_fast_init_f32+0x120>)
 80069c0:	2300      	movs	r3, #0
 80069c2:	4a2c      	ldr	r2, [pc, #176]	@ (8006a74 <arm_rfft_fast_init_f32+0x124>)
 80069c4:	8185      	strh	r5, [r0, #12]
 80069c6:	6084      	str	r4, [r0, #8]
 80069c8:	6041      	str	r1, [r0, #4]
 80069ca:	6142      	str	r2, [r0, #20]
 80069cc:	b258      	sxtb	r0, r3
 80069ce:	bc30      	pop	{r4, r5}
 80069d0:	4770      	bx	lr
 80069d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d6:	d1df      	bne.n	8006998 <arm_rfft_fast_init_f32+0x48>
 80069d8:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 80069dc:	4c26      	ldr	r4, [pc, #152]	@ (8006a78 <arm_rfft_fast_init_f32+0x128>)
 80069de:	4927      	ldr	r1, [pc, #156]	@ (8006a7c <arm_rfft_fast_init_f32+0x12c>)
 80069e0:	2300      	movs	r3, #0
 80069e2:	4a27      	ldr	r2, [pc, #156]	@ (8006a80 <arm_rfft_fast_init_f32+0x130>)
 80069e4:	8185      	strh	r5, [r0, #12]
 80069e6:	6084      	str	r4, [r0, #8]
 80069e8:	6041      	str	r1, [r0, #4]
 80069ea:	6142      	str	r2, [r0, #20]
 80069ec:	b258      	sxtb	r0, r3
 80069ee:	bc30      	pop	{r4, r5}
 80069f0:	4770      	bx	lr
 80069f2:	2530      	movs	r5, #48	@ 0x30
 80069f4:	4c23      	ldr	r4, [pc, #140]	@ (8006a84 <arm_rfft_fast_init_f32+0x134>)
 80069f6:	4924      	ldr	r1, [pc, #144]	@ (8006a88 <arm_rfft_fast_init_f32+0x138>)
 80069f8:	2300      	movs	r3, #0
 80069fa:	4a24      	ldr	r2, [pc, #144]	@ (8006a8c <arm_rfft_fast_init_f32+0x13c>)
 80069fc:	8185      	strh	r5, [r0, #12]
 80069fe:	6084      	str	r4, [r0, #8]
 8006a00:	6041      	str	r1, [r0, #4]
 8006a02:	6142      	str	r2, [r0, #20]
 8006a04:	b258      	sxtb	r0, r3
 8006a06:	bc30      	pop	{r4, r5}
 8006a08:	4770      	bx	lr
 8006a0a:	2514      	movs	r5, #20
 8006a0c:	4c20      	ldr	r4, [pc, #128]	@ (8006a90 <arm_rfft_fast_init_f32+0x140>)
 8006a0e:	4921      	ldr	r1, [pc, #132]	@ (8006a94 <arm_rfft_fast_init_f32+0x144>)
 8006a10:	2300      	movs	r3, #0
 8006a12:	4a21      	ldr	r2, [pc, #132]	@ (8006a98 <arm_rfft_fast_init_f32+0x148>)
 8006a14:	8185      	strh	r5, [r0, #12]
 8006a16:	6084      	str	r4, [r0, #8]
 8006a18:	6041      	str	r1, [r0, #4]
 8006a1a:	6142      	str	r2, [r0, #20]
 8006a1c:	b258      	sxtb	r0, r3
 8006a1e:	bc30      	pop	{r4, r5}
 8006a20:	4770      	bx	lr
 8006a22:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 8006a26:	4c1d      	ldr	r4, [pc, #116]	@ (8006a9c <arm_rfft_fast_init_f32+0x14c>)
 8006a28:	491d      	ldr	r1, [pc, #116]	@ (8006aa0 <arm_rfft_fast_init_f32+0x150>)
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8006aa4 <arm_rfft_fast_init_f32+0x154>)
 8006a2e:	8185      	strh	r5, [r0, #12]
 8006a30:	6084      	str	r4, [r0, #8]
 8006a32:	6041      	str	r1, [r0, #4]
 8006a34:	6142      	str	r2, [r0, #20]
 8006a36:	b258      	sxtb	r0, r3
 8006a38:	bc30      	pop	{r4, r5}
 8006a3a:	4770      	bx	lr
 8006a3c:	25d0      	movs	r5, #208	@ 0xd0
 8006a3e:	4c1a      	ldr	r4, [pc, #104]	@ (8006aa8 <arm_rfft_fast_init_f32+0x158>)
 8006a40:	491a      	ldr	r1, [pc, #104]	@ (8006aac <arm_rfft_fast_init_f32+0x15c>)
 8006a42:	2300      	movs	r3, #0
 8006a44:	4a1a      	ldr	r2, [pc, #104]	@ (8006ab0 <arm_rfft_fast_init_f32+0x160>)
 8006a46:	8185      	strh	r5, [r0, #12]
 8006a48:	6084      	str	r4, [r0, #8]
 8006a4a:	6041      	str	r1, [r0, #4]
 8006a4c:	6142      	str	r2, [r0, #20]
 8006a4e:	b258      	sxtb	r0, r3
 8006a50:	bc30      	pop	{r4, r5}
 8006a52:	4770      	bx	lr
 8006a54:	080167e0 	.word	0x080167e0
 8006a58:	080079d8 	.word	0x080079d8
 8006a5c:	0800db48 	.word	0x0800db48
 8006a60:	0800bad8 	.word	0x0800bad8
 8006a64:	080185a0 	.word	0x080185a0
 8006a68:	0801aa90 	.word	0x0801aa90
 8006a6c:	080144c8 	.word	0x080144c8
 8006a70:	080123c8 	.word	0x080123c8
 8006a74:	0800bb48 	.word	0x0800bb48
 8006a78:	0801a720 	.word	0x0801a720
 8006a7c:	08011b48 	.word	0x08011b48
 8006a80:	080187a0 	.word	0x080187a0
 8006a84:	08015380 	.word	0x08015380
 8006a88:	080143c8 	.word	0x080143c8
 8006a8c:	0800b9d8 	.word	0x0800b9d8
 8006a90:	080152d8 	.word	0x080152d8
 8006a94:	08012348 	.word	0x08012348
 8006a98:	08015300 	.word	0x08015300
 8006a9c:	08018fa0 	.word	0x08018fa0
 8006aa0:	080157e0 	.word	0x080157e0
 8006aa4:	08019320 	.word	0x08019320
 8006aa8:	0801ac90 	.word	0x0801ac90
 8006aac:	080153e0 	.word	0x080153e0
 8006ab0:	0801a320 	.word	0x0801a320

08006ab4 <arm_scale_f32>:
 8006ab4:	b470      	push	{r4, r5, r6}
 8006ab6:	0896      	lsrs	r6, r2, #2
 8006ab8:	d025      	beq.n	8006b06 <arm_scale_f32+0x52>
 8006aba:	f100 0410 	add.w	r4, r0, #16
 8006abe:	f101 0310 	add.w	r3, r1, #16
 8006ac2:	4635      	mov	r5, r6
 8006ac4:	ed14 6a04 	vldr	s12, [r4, #-16]
 8006ac8:	3d01      	subs	r5, #1
 8006aca:	ed54 6a03 	vldr	s13, [r4, #-12]
 8006ace:	f103 0310 	add.w	r3, r3, #16
 8006ad2:	ed14 7a02 	vldr	s14, [r4, #-8]
 8006ad6:	ee26 6a00 	vmul.f32	s12, s12, s0
 8006ada:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006ade:	ee66 6a80 	vmul.f32	s13, s13, s0
 8006ae2:	ee27 7a00 	vmul.f32	s14, s14, s0
 8006ae6:	f104 0410 	add.w	r4, r4, #16
 8006aea:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006aee:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 8006af2:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8006af6:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 8006afa:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8006afe:	d1e1      	bne.n	8006ac4 <arm_scale_f32+0x10>
 8006b00:	0136      	lsls	r6, r6, #4
 8006b02:	4430      	add	r0, r6
 8006b04:	4431      	add	r1, r6
 8006b06:	f012 0203 	ands.w	r2, r2, #3
 8006b0a:	d007      	beq.n	8006b1c <arm_scale_f32+0x68>
 8006b0c:	ecf0 7a01 	vldmia	r0!, {s15}
 8006b10:	3a01      	subs	r2, #1
 8006b12:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006b16:	ece1 7a01 	vstmia	r1!, {s15}
 8006b1a:	d1f7      	bne.n	8006b0c <arm_scale_f32+0x58>
 8006b1c:	bc70      	pop	{r4, r5, r6}
 8006b1e:	4770      	bx	lr

08006b20 <calloc>:
 8006b20:	4b02      	ldr	r3, [pc, #8]	@ (8006b2c <calloc+0xc>)
 8006b22:	460a      	mov	r2, r1
 8006b24:	4601      	mov	r1, r0
 8006b26:	6818      	ldr	r0, [r3, #0]
 8006b28:	f000 b802 	b.w	8006b30 <_calloc_r>
 8006b2c:	24000024 	.word	0x24000024

08006b30 <_calloc_r>:
 8006b30:	b570      	push	{r4, r5, r6, lr}
 8006b32:	fba1 5402 	umull	r5, r4, r1, r2
 8006b36:	b934      	cbnz	r4, 8006b46 <_calloc_r+0x16>
 8006b38:	4629      	mov	r1, r5
 8006b3a:	f000 f82f 	bl	8006b9c <_malloc_r>
 8006b3e:	4606      	mov	r6, r0
 8006b40:	b928      	cbnz	r0, 8006b4e <_calloc_r+0x1e>
 8006b42:	4630      	mov	r0, r6
 8006b44:	bd70      	pop	{r4, r5, r6, pc}
 8006b46:	220c      	movs	r2, #12
 8006b48:	6002      	str	r2, [r0, #0]
 8006b4a:	2600      	movs	r6, #0
 8006b4c:	e7f9      	b.n	8006b42 <_calloc_r+0x12>
 8006b4e:	462a      	mov	r2, r5
 8006b50:	4621      	mov	r1, r4
 8006b52:	f000 f8af 	bl	8006cb4 <memset>
 8006b56:	e7f4      	b.n	8006b42 <_calloc_r+0x12>

08006b58 <sbrk_aligned>:
 8006b58:	b570      	push	{r4, r5, r6, lr}
 8006b5a:	4e0f      	ldr	r6, [pc, #60]	@ (8006b98 <sbrk_aligned+0x40>)
 8006b5c:	460c      	mov	r4, r1
 8006b5e:	6831      	ldr	r1, [r6, #0]
 8006b60:	4605      	mov	r5, r0
 8006b62:	b911      	cbnz	r1, 8006b6a <sbrk_aligned+0x12>
 8006b64:	f000 f8ae 	bl	8006cc4 <_sbrk_r>
 8006b68:	6030      	str	r0, [r6, #0]
 8006b6a:	4621      	mov	r1, r4
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	f000 f8a9 	bl	8006cc4 <_sbrk_r>
 8006b72:	1c43      	adds	r3, r0, #1
 8006b74:	d103      	bne.n	8006b7e <sbrk_aligned+0x26>
 8006b76:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006b7a:	4620      	mov	r0, r4
 8006b7c:	bd70      	pop	{r4, r5, r6, pc}
 8006b7e:	1cc4      	adds	r4, r0, #3
 8006b80:	f024 0403 	bic.w	r4, r4, #3
 8006b84:	42a0      	cmp	r0, r4
 8006b86:	d0f8      	beq.n	8006b7a <sbrk_aligned+0x22>
 8006b88:	1a21      	subs	r1, r4, r0
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	f000 f89a 	bl	8006cc4 <_sbrk_r>
 8006b90:	3001      	adds	r0, #1
 8006b92:	d1f2      	bne.n	8006b7a <sbrk_aligned+0x22>
 8006b94:	e7ef      	b.n	8006b76 <sbrk_aligned+0x1e>
 8006b96:	bf00      	nop
 8006b98:	24008b40 	.word	0x24008b40

08006b9c <_malloc_r>:
 8006b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ba0:	1ccd      	adds	r5, r1, #3
 8006ba2:	f025 0503 	bic.w	r5, r5, #3
 8006ba6:	3508      	adds	r5, #8
 8006ba8:	2d0c      	cmp	r5, #12
 8006baa:	bf38      	it	cc
 8006bac:	250c      	movcc	r5, #12
 8006bae:	2d00      	cmp	r5, #0
 8006bb0:	4606      	mov	r6, r0
 8006bb2:	db01      	blt.n	8006bb8 <_malloc_r+0x1c>
 8006bb4:	42a9      	cmp	r1, r5
 8006bb6:	d904      	bls.n	8006bc2 <_malloc_r+0x26>
 8006bb8:	230c      	movs	r3, #12
 8006bba:	6033      	str	r3, [r6, #0]
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c98 <_malloc_r+0xfc>
 8006bc6:	f000 f869 	bl	8006c9c <__malloc_lock>
 8006bca:	f8d8 3000 	ldr.w	r3, [r8]
 8006bce:	461c      	mov	r4, r3
 8006bd0:	bb44      	cbnz	r4, 8006c24 <_malloc_r+0x88>
 8006bd2:	4629      	mov	r1, r5
 8006bd4:	4630      	mov	r0, r6
 8006bd6:	f7ff ffbf 	bl	8006b58 <sbrk_aligned>
 8006bda:	1c43      	adds	r3, r0, #1
 8006bdc:	4604      	mov	r4, r0
 8006bde:	d158      	bne.n	8006c92 <_malloc_r+0xf6>
 8006be0:	f8d8 4000 	ldr.w	r4, [r8]
 8006be4:	4627      	mov	r7, r4
 8006be6:	2f00      	cmp	r7, #0
 8006be8:	d143      	bne.n	8006c72 <_malloc_r+0xd6>
 8006bea:	2c00      	cmp	r4, #0
 8006bec:	d04b      	beq.n	8006c86 <_malloc_r+0xea>
 8006bee:	6823      	ldr	r3, [r4, #0]
 8006bf0:	4639      	mov	r1, r7
 8006bf2:	4630      	mov	r0, r6
 8006bf4:	eb04 0903 	add.w	r9, r4, r3
 8006bf8:	f000 f864 	bl	8006cc4 <_sbrk_r>
 8006bfc:	4581      	cmp	r9, r0
 8006bfe:	d142      	bne.n	8006c86 <_malloc_r+0xea>
 8006c00:	6821      	ldr	r1, [r4, #0]
 8006c02:	1a6d      	subs	r5, r5, r1
 8006c04:	4629      	mov	r1, r5
 8006c06:	4630      	mov	r0, r6
 8006c08:	f7ff ffa6 	bl	8006b58 <sbrk_aligned>
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	d03a      	beq.n	8006c86 <_malloc_r+0xea>
 8006c10:	6823      	ldr	r3, [r4, #0]
 8006c12:	442b      	add	r3, r5
 8006c14:	6023      	str	r3, [r4, #0]
 8006c16:	f8d8 3000 	ldr.w	r3, [r8]
 8006c1a:	685a      	ldr	r2, [r3, #4]
 8006c1c:	bb62      	cbnz	r2, 8006c78 <_malloc_r+0xdc>
 8006c1e:	f8c8 7000 	str.w	r7, [r8]
 8006c22:	e00f      	b.n	8006c44 <_malloc_r+0xa8>
 8006c24:	6822      	ldr	r2, [r4, #0]
 8006c26:	1b52      	subs	r2, r2, r5
 8006c28:	d420      	bmi.n	8006c6c <_malloc_r+0xd0>
 8006c2a:	2a0b      	cmp	r2, #11
 8006c2c:	d917      	bls.n	8006c5e <_malloc_r+0xc2>
 8006c2e:	1961      	adds	r1, r4, r5
 8006c30:	42a3      	cmp	r3, r4
 8006c32:	6025      	str	r5, [r4, #0]
 8006c34:	bf18      	it	ne
 8006c36:	6059      	strne	r1, [r3, #4]
 8006c38:	6863      	ldr	r3, [r4, #4]
 8006c3a:	bf08      	it	eq
 8006c3c:	f8c8 1000 	streq.w	r1, [r8]
 8006c40:	5162      	str	r2, [r4, r5]
 8006c42:	604b      	str	r3, [r1, #4]
 8006c44:	4630      	mov	r0, r6
 8006c46:	f000 f82f 	bl	8006ca8 <__malloc_unlock>
 8006c4a:	f104 000b 	add.w	r0, r4, #11
 8006c4e:	1d23      	adds	r3, r4, #4
 8006c50:	f020 0007 	bic.w	r0, r0, #7
 8006c54:	1ac2      	subs	r2, r0, r3
 8006c56:	bf1c      	itt	ne
 8006c58:	1a1b      	subne	r3, r3, r0
 8006c5a:	50a3      	strne	r3, [r4, r2]
 8006c5c:	e7af      	b.n	8006bbe <_malloc_r+0x22>
 8006c5e:	6862      	ldr	r2, [r4, #4]
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	bf0c      	ite	eq
 8006c64:	f8c8 2000 	streq.w	r2, [r8]
 8006c68:	605a      	strne	r2, [r3, #4]
 8006c6a:	e7eb      	b.n	8006c44 <_malloc_r+0xa8>
 8006c6c:	4623      	mov	r3, r4
 8006c6e:	6864      	ldr	r4, [r4, #4]
 8006c70:	e7ae      	b.n	8006bd0 <_malloc_r+0x34>
 8006c72:	463c      	mov	r4, r7
 8006c74:	687f      	ldr	r7, [r7, #4]
 8006c76:	e7b6      	b.n	8006be6 <_malloc_r+0x4a>
 8006c78:	461a      	mov	r2, r3
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	42a3      	cmp	r3, r4
 8006c7e:	d1fb      	bne.n	8006c78 <_malloc_r+0xdc>
 8006c80:	2300      	movs	r3, #0
 8006c82:	6053      	str	r3, [r2, #4]
 8006c84:	e7de      	b.n	8006c44 <_malloc_r+0xa8>
 8006c86:	230c      	movs	r3, #12
 8006c88:	6033      	str	r3, [r6, #0]
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	f000 f80c 	bl	8006ca8 <__malloc_unlock>
 8006c90:	e794      	b.n	8006bbc <_malloc_r+0x20>
 8006c92:	6005      	str	r5, [r0, #0]
 8006c94:	e7d6      	b.n	8006c44 <_malloc_r+0xa8>
 8006c96:	bf00      	nop
 8006c98:	24008b44 	.word	0x24008b44

08006c9c <__malloc_lock>:
 8006c9c:	4801      	ldr	r0, [pc, #4]	@ (8006ca4 <__malloc_lock+0x8>)
 8006c9e:	f000 b84b 	b.w	8006d38 <__retarget_lock_acquire_recursive>
 8006ca2:	bf00      	nop
 8006ca4:	24008c80 	.word	0x24008c80

08006ca8 <__malloc_unlock>:
 8006ca8:	4801      	ldr	r0, [pc, #4]	@ (8006cb0 <__malloc_unlock+0x8>)
 8006caa:	f000 b846 	b.w	8006d3a <__retarget_lock_release_recursive>
 8006cae:	bf00      	nop
 8006cb0:	24008c80 	.word	0x24008c80

08006cb4 <memset>:
 8006cb4:	4402      	add	r2, r0
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d100      	bne.n	8006cbe <memset+0xa>
 8006cbc:	4770      	bx	lr
 8006cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8006cc2:	e7f9      	b.n	8006cb8 <memset+0x4>

08006cc4 <_sbrk_r>:
 8006cc4:	b538      	push	{r3, r4, r5, lr}
 8006cc6:	4d06      	ldr	r5, [pc, #24]	@ (8006ce0 <_sbrk_r+0x1c>)
 8006cc8:	2300      	movs	r3, #0
 8006cca:	4604      	mov	r4, r0
 8006ccc:	4608      	mov	r0, r1
 8006cce:	602b      	str	r3, [r5, #0]
 8006cd0:	f7fa fc02 	bl	80014d8 <_sbrk>
 8006cd4:	1c43      	adds	r3, r0, #1
 8006cd6:	d102      	bne.n	8006cde <_sbrk_r+0x1a>
 8006cd8:	682b      	ldr	r3, [r5, #0]
 8006cda:	b103      	cbz	r3, 8006cde <_sbrk_r+0x1a>
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	bd38      	pop	{r3, r4, r5, pc}
 8006ce0:	24008c84 	.word	0x24008c84

08006ce4 <__errno>:
 8006ce4:	4b01      	ldr	r3, [pc, #4]	@ (8006cec <__errno+0x8>)
 8006ce6:	6818      	ldr	r0, [r3, #0]
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	24000024 	.word	0x24000024

08006cf0 <__libc_init_array>:
 8006cf0:	b570      	push	{r4, r5, r6, lr}
 8006cf2:	4d0d      	ldr	r5, [pc, #52]	@ (8006d28 <__libc_init_array+0x38>)
 8006cf4:	4c0d      	ldr	r4, [pc, #52]	@ (8006d2c <__libc_init_array+0x3c>)
 8006cf6:	1b64      	subs	r4, r4, r5
 8006cf8:	10a4      	asrs	r4, r4, #2
 8006cfa:	2600      	movs	r6, #0
 8006cfc:	42a6      	cmp	r6, r4
 8006cfe:	d109      	bne.n	8006d14 <__libc_init_array+0x24>
 8006d00:	4d0b      	ldr	r5, [pc, #44]	@ (8006d30 <__libc_init_array+0x40>)
 8006d02:	4c0c      	ldr	r4, [pc, #48]	@ (8006d34 <__libc_init_array+0x44>)
 8006d04:	f000 fe4e 	bl	80079a4 <_init>
 8006d08:	1b64      	subs	r4, r4, r5
 8006d0a:	10a4      	asrs	r4, r4, #2
 8006d0c:	2600      	movs	r6, #0
 8006d0e:	42a6      	cmp	r6, r4
 8006d10:	d105      	bne.n	8006d1e <__libc_init_array+0x2e>
 8006d12:	bd70      	pop	{r4, r5, r6, pc}
 8006d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d18:	4798      	blx	r3
 8006d1a:	3601      	adds	r6, #1
 8006d1c:	e7ee      	b.n	8006cfc <__libc_init_array+0xc>
 8006d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d22:	4798      	blx	r3
 8006d24:	3601      	adds	r6, #1
 8006d26:	e7f2      	b.n	8006d0e <__libc_init_array+0x1e>
 8006d28:	0801b340 	.word	0x0801b340
 8006d2c:	0801b340 	.word	0x0801b340
 8006d30:	0801b340 	.word	0x0801b340
 8006d34:	0801b344 	.word	0x0801b344

08006d38 <__retarget_lock_acquire_recursive>:
 8006d38:	4770      	bx	lr

08006d3a <__retarget_lock_release_recursive>:
 8006d3a:	4770      	bx	lr

08006d3c <sinf_poly>:
 8006d3c:	07cb      	lsls	r3, r1, #31
 8006d3e:	d412      	bmi.n	8006d66 <sinf_poly+0x2a>
 8006d40:	ee21 5b00 	vmul.f64	d5, d1, d0
 8006d44:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8006d48:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8006d4c:	eea6 7b01 	vfma.f64	d7, d6, d1
 8006d50:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8006d54:	ee21 1b05 	vmul.f64	d1, d1, d5
 8006d58:	eea6 0b05 	vfma.f64	d0, d6, d5
 8006d5c:	eea7 0b01 	vfma.f64	d0, d7, d1
 8006d60:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006d64:	4770      	bx	lr
 8006d66:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8006d6a:	ee21 5b01 	vmul.f64	d5, d1, d1
 8006d6e:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8006d72:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8006d76:	eea1 7b06 	vfma.f64	d7, d1, d6
 8006d7a:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8006d7e:	eea1 0b06 	vfma.f64	d0, d1, d6
 8006d82:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8006d86:	ee21 1b05 	vmul.f64	d1, d1, d5
 8006d8a:	eea5 0b06 	vfma.f64	d0, d5, d6
 8006d8e:	e7e5      	b.n	8006d5c <sinf_poly+0x20>

08006d90 <sinf>:
 8006d90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d92:	ee10 4a10 	vmov	r4, s0
 8006d96:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8006d9a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8006d9e:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8006da2:	eef0 7a40 	vmov.f32	s15, s0
 8006da6:	d218      	bcs.n	8006dda <sinf+0x4a>
 8006da8:	ee26 1b06 	vmul.f64	d1, d6, d6
 8006dac:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8006db0:	d20a      	bcs.n	8006dc8 <sinf+0x38>
 8006db2:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8006db6:	d103      	bne.n	8006dc0 <sinf+0x30>
 8006db8:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8006dbc:	ed8d 1a01 	vstr	s2, [sp, #4]
 8006dc0:	eeb0 0a67 	vmov.f32	s0, s15
 8006dc4:	b003      	add	sp, #12
 8006dc6:	bd30      	pop	{r4, r5, pc}
 8006dc8:	483b      	ldr	r0, [pc, #236]	@ (8006eb8 <sinf+0x128>)
 8006dca:	eeb0 0b46 	vmov.f64	d0, d6
 8006dce:	2100      	movs	r1, #0
 8006dd0:	b003      	add	sp, #12
 8006dd2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006dd6:	f7ff bfb1 	b.w	8006d3c <sinf_poly>
 8006dda:	f240 422e 	movw	r2, #1070	@ 0x42e
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d824      	bhi.n	8006e2c <sinf+0x9c>
 8006de2:	4b35      	ldr	r3, [pc, #212]	@ (8006eb8 <sinf+0x128>)
 8006de4:	ed93 7b08 	vldr	d7, [r3, #32]
 8006de8:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006dec:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006df0:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8006df4:	ee17 1a90 	vmov	r1, s15
 8006df8:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8006dfc:	1609      	asrs	r1, r1, #24
 8006dfe:	ee07 1a90 	vmov	s15, r1
 8006e02:	f001 0203 	and.w	r2, r1, #3
 8006e06:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8006e0a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8006e0e:	ed92 0b00 	vldr	d0, [r2]
 8006e12:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8006e16:	f011 0f02 	tst.w	r1, #2
 8006e1a:	eea5 6b47 	vfms.f64	d6, d5, d7
 8006e1e:	bf08      	it	eq
 8006e20:	4618      	moveq	r0, r3
 8006e22:	ee26 1b06 	vmul.f64	d1, d6, d6
 8006e26:	ee20 0b06 	vmul.f64	d0, d0, d6
 8006e2a:	e7d1      	b.n	8006dd0 <sinf+0x40>
 8006e2c:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8006e30:	d237      	bcs.n	8006ea2 <sinf+0x112>
 8006e32:	4922      	ldr	r1, [pc, #136]	@ (8006ebc <sinf+0x12c>)
 8006e34:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8006e38:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8006e3c:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8006e40:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8006e44:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006e48:	6a10      	ldr	r0, [r2, #32]
 8006e4a:	6912      	ldr	r2, [r2, #16]
 8006e4c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006e50:	40ab      	lsls	r3, r5
 8006e52:	fba0 5003 	umull	r5, r0, r0, r3
 8006e56:	4359      	muls	r1, r3
 8006e58:	fbe3 0102 	umlal	r0, r1, r3, r2
 8006e5c:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8006e60:	0f9d      	lsrs	r5, r3, #30
 8006e62:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8006e66:	1ac9      	subs	r1, r1, r3
 8006e68:	f7f9 fbc4 	bl	80005f4 <__aeabi_l2d>
 8006e6c:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8006e70:	4b11      	ldr	r3, [pc, #68]	@ (8006eb8 <sinf+0x128>)
 8006e72:	f004 0203 	and.w	r2, r4, #3
 8006e76:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8006e7a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8006eb0 <sinf+0x120>
 8006e7e:	ed92 0b00 	vldr	d0, [r2]
 8006e82:	ec41 0b17 	vmov	d7, r0, r1
 8006e86:	f014 0f02 	tst.w	r4, #2
 8006e8a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006e8e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8006e92:	4629      	mov	r1, r5
 8006e94:	bf08      	it	eq
 8006e96:	4618      	moveq	r0, r3
 8006e98:	ee27 1b07 	vmul.f64	d1, d7, d7
 8006e9c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006ea0:	e796      	b.n	8006dd0 <sinf+0x40>
 8006ea2:	b003      	add	sp, #12
 8006ea4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ea8:	f000 b818 	b.w	8006edc <__math_invalidf>
 8006eac:	f3af 8000 	nop.w
 8006eb0:	54442d18 	.word	0x54442d18
 8006eb4:	3c1921fb 	.word	0x3c1921fb
 8006eb8:	0801ae90 	.word	0x0801ae90
 8006ebc:	0801ae30 	.word	0x0801ae30

08006ec0 <with_errnof>:
 8006ec0:	b510      	push	{r4, lr}
 8006ec2:	ed2d 8b02 	vpush	{d8}
 8006ec6:	eeb0 8a40 	vmov.f32	s16, s0
 8006eca:	4604      	mov	r4, r0
 8006ecc:	f7ff ff0a 	bl	8006ce4 <__errno>
 8006ed0:	eeb0 0a48 	vmov.f32	s0, s16
 8006ed4:	ecbd 8b02 	vpop	{d8}
 8006ed8:	6004      	str	r4, [r0, #0]
 8006eda:	bd10      	pop	{r4, pc}

08006edc <__math_invalidf>:
 8006edc:	eef0 7a40 	vmov.f32	s15, s0
 8006ee0:	ee30 7a40 	vsub.f32	s14, s0, s0
 8006ee4:	eef4 7a67 	vcmp.f32	s15, s15
 8006ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eec:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8006ef0:	d602      	bvs.n	8006ef8 <__math_invalidf+0x1c>
 8006ef2:	2021      	movs	r0, #33	@ 0x21
 8006ef4:	f7ff bfe4 	b.w	8006ec0 <with_errnof>
 8006ef8:	4770      	bx	lr
	...

08006efc <tanf>:
 8006efc:	ee10 3a10 	vmov	r3, s0
 8006f00:	b507      	push	{r0, r1, r2, lr}
 8006f02:	4a12      	ldr	r2, [pc, #72]	@ (8006f4c <tanf+0x50>)
 8006f04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d807      	bhi.n	8006f1c <tanf+0x20>
 8006f0c:	eddf 0a10 	vldr	s1, [pc, #64]	@ 8006f50 <tanf+0x54>
 8006f10:	2001      	movs	r0, #1
 8006f12:	b003      	add	sp, #12
 8006f14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f18:	f000 b81c 	b.w	8006f54 <__kernel_tanf>
 8006f1c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006f20:	d304      	bcc.n	8006f2c <tanf+0x30>
 8006f22:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006f26:	b003      	add	sp, #12
 8006f28:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f2c:	4668      	mov	r0, sp
 8006f2e:	f000 f8f1 	bl	8007114 <__ieee754_rem_pio2f>
 8006f32:	0040      	lsls	r0, r0, #1
 8006f34:	f000 0002 	and.w	r0, r0, #2
 8006f38:	eddd 0a01 	vldr	s1, [sp, #4]
 8006f3c:	ed9d 0a00 	vldr	s0, [sp]
 8006f40:	f1c0 0001 	rsb	r0, r0, #1
 8006f44:	f000 f806 	bl	8006f54 <__kernel_tanf>
 8006f48:	e7ed      	b.n	8006f26 <tanf+0x2a>
 8006f4a:	bf00      	nop
 8006f4c:	3f490fda 	.word	0x3f490fda
 8006f50:	00000000 	.word	0x00000000

08006f54 <__kernel_tanf>:
 8006f54:	b508      	push	{r3, lr}
 8006f56:	ee10 3a10 	vmov	r3, s0
 8006f5a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006f5e:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 8006f62:	eef0 7a40 	vmov.f32	s15, s0
 8006f66:	d217      	bcs.n	8006f98 <__kernel_tanf+0x44>
 8006f68:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8006f6c:	ee17 1a10 	vmov	r1, s14
 8006f70:	bb41      	cbnz	r1, 8006fc4 <__kernel_tanf+0x70>
 8006f72:	1c43      	adds	r3, r0, #1
 8006f74:	4313      	orrs	r3, r2
 8006f76:	d108      	bne.n	8006f8a <__kernel_tanf+0x36>
 8006f78:	f000 f9fc 	bl	8007374 <fabsf>
 8006f7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f80:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006f84:	eeb0 0a67 	vmov.f32	s0, s15
 8006f88:	bd08      	pop	{r3, pc}
 8006f8a:	2801      	cmp	r0, #1
 8006f8c:	d0fa      	beq.n	8006f84 <__kernel_tanf+0x30>
 8006f8e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8006f92:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006f96:	e7f5      	b.n	8006f84 <__kernel_tanf+0x30>
 8006f98:	494c      	ldr	r1, [pc, #304]	@ (80070cc <__kernel_tanf+0x178>)
 8006f9a:	428a      	cmp	r2, r1
 8006f9c:	d312      	bcc.n	8006fc4 <__kernel_tanf+0x70>
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 80070d0 <__kernel_tanf+0x17c>
 8006fa4:	bfb8      	it	lt
 8006fa6:	eef1 7a40 	vneglt.f32	s15, s0
 8006faa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006fae:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80070d4 <__kernel_tanf+0x180>
 8006fb2:	bfb8      	it	lt
 8006fb4:	eef1 0a60 	vneglt.f32	s1, s1
 8006fb8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006fbc:	eddf 0a46 	vldr	s1, [pc, #280]	@ 80070d8 <__kernel_tanf+0x184>
 8006fc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006fc4:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8006fc8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80070dc <__kernel_tanf+0x188>
 8006fcc:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 80070e0 <__kernel_tanf+0x18c>
 8006fd0:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 80070e4 <__kernel_tanf+0x190>
 8006fd4:	493d      	ldr	r1, [pc, #244]	@ (80070cc <__kernel_tanf+0x178>)
 8006fd6:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006fda:	428a      	cmp	r2, r1
 8006fdc:	eea7 6a25 	vfma.f32	s12, s14, s11
 8006fe0:	eddf 5a41 	vldr	s11, [pc, #260]	@ 80070e8 <__kernel_tanf+0x194>
 8006fe4:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006fe8:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80070ec <__kernel_tanf+0x198>
 8006fec:	eea5 6a87 	vfma.f32	s12, s11, s14
 8006ff0:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80070f0 <__kernel_tanf+0x19c>
 8006ff4:	eee6 5a07 	vfma.f32	s11, s12, s14
 8006ff8:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 80070f4 <__kernel_tanf+0x1a0>
 8006ffc:	eea5 6a87 	vfma.f32	s12, s11, s14
 8007000:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80070f8 <__kernel_tanf+0x1a4>
 8007004:	eee7 5a05 	vfma.f32	s11, s14, s10
 8007008:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80070fc <__kernel_tanf+0x1a8>
 800700c:	eea5 5a87 	vfma.f32	s10, s11, s14
 8007010:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8007100 <__kernel_tanf+0x1ac>
 8007014:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007018:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8007104 <__kernel_tanf+0x1b0>
 800701c:	eea5 5a87 	vfma.f32	s10, s11, s14
 8007020:	eddf 5a39 	vldr	s11, [pc, #228]	@ 8007108 <__kernel_tanf+0x1b4>
 8007024:	eee5 5a07 	vfma.f32	s11, s10, s14
 8007028:	eeb0 7a46 	vmov.f32	s14, s12
 800702c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8007030:	ee27 5aa6 	vmul.f32	s10, s15, s13
 8007034:	eeb0 6a60 	vmov.f32	s12, s1
 8007038:	eea7 6a05 	vfma.f32	s12, s14, s10
 800703c:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800710c <__kernel_tanf+0x1b8>
 8007040:	eee6 0a26 	vfma.f32	s1, s12, s13
 8007044:	eee5 0a07 	vfma.f32	s1, s10, s14
 8007048:	ee37 6aa0 	vadd.f32	s12, s15, s1
 800704c:	d31d      	bcc.n	800708a <__kernel_tanf+0x136>
 800704e:	ee07 0a10 	vmov	s14, r0
 8007052:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007056:	ee26 5a06 	vmul.f32	s10, s12, s12
 800705a:	ee36 6a07 	vadd.f32	s12, s12, s14
 800705e:	179b      	asrs	r3, r3, #30
 8007060:	eec5 5a06 	vdiv.f32	s11, s10, s12
 8007064:	f003 0302 	and.w	r3, r3, #2
 8007068:	f1c3 0301 	rsb	r3, r3, #1
 800706c:	ee06 3a90 	vmov	s13, r3
 8007070:	ee35 6ae0 	vsub.f32	s12, s11, s1
 8007074:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007078:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800707c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8007080:	eea7 7ac6 	vfms.f32	s14, s15, s12
 8007084:	ee66 7a87 	vmul.f32	s15, s13, s14
 8007088:	e77c      	b.n	8006f84 <__kernel_tanf+0x30>
 800708a:	2801      	cmp	r0, #1
 800708c:	d01b      	beq.n	80070c6 <__kernel_tanf+0x172>
 800708e:	4b20      	ldr	r3, [pc, #128]	@ (8007110 <__kernel_tanf+0x1bc>)
 8007090:	ee16 2a10 	vmov	r2, s12
 8007094:	401a      	ands	r2, r3
 8007096:	ee05 2a90 	vmov	s11, r2
 800709a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800709e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80070a2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80070a6:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80070aa:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80070ae:	ee16 2a90 	vmov	r2, s13
 80070b2:	4013      	ands	r3, r2
 80070b4:	ee07 3a90 	vmov	s15, r3
 80070b8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80070bc:	eea0 7aa7 	vfma.f32	s14, s1, s15
 80070c0:	eee7 7a26 	vfma.f32	s15, s14, s13
 80070c4:	e75e      	b.n	8006f84 <__kernel_tanf+0x30>
 80070c6:	eef0 7a46 	vmov.f32	s15, s12
 80070ca:	e75b      	b.n	8006f84 <__kernel_tanf+0x30>
 80070cc:	3f2ca140 	.word	0x3f2ca140
 80070d0:	3f490fda 	.word	0x3f490fda
 80070d4:	33222168 	.word	0x33222168
 80070d8:	00000000 	.word	0x00000000
 80070dc:	b79bae5f 	.word	0xb79bae5f
 80070e0:	38a3f445 	.word	0x38a3f445
 80070e4:	37d95384 	.word	0x37d95384
 80070e8:	3a1a26c8 	.word	0x3a1a26c8
 80070ec:	3b6b6916 	.word	0x3b6b6916
 80070f0:	3cb327a4 	.word	0x3cb327a4
 80070f4:	3e088889 	.word	0x3e088889
 80070f8:	3895c07a 	.word	0x3895c07a
 80070fc:	398137b9 	.word	0x398137b9
 8007100:	3abede48 	.word	0x3abede48
 8007104:	3c11371f 	.word	0x3c11371f
 8007108:	3d5d0dd1 	.word	0x3d5d0dd1
 800710c:	3eaaaaab 	.word	0x3eaaaaab
 8007110:	fffff000 	.word	0xfffff000

08007114 <__ieee754_rem_pio2f>:
 8007114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007116:	ee10 6a10 	vmov	r6, s0
 800711a:	4b88      	ldr	r3, [pc, #544]	@ (800733c <__ieee754_rem_pio2f+0x228>)
 800711c:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8007120:	429d      	cmp	r5, r3
 8007122:	b087      	sub	sp, #28
 8007124:	4604      	mov	r4, r0
 8007126:	d805      	bhi.n	8007134 <__ieee754_rem_pio2f+0x20>
 8007128:	2300      	movs	r3, #0
 800712a:	ed80 0a00 	vstr	s0, [r0]
 800712e:	6043      	str	r3, [r0, #4]
 8007130:	2000      	movs	r0, #0
 8007132:	e022      	b.n	800717a <__ieee754_rem_pio2f+0x66>
 8007134:	4b82      	ldr	r3, [pc, #520]	@ (8007340 <__ieee754_rem_pio2f+0x22c>)
 8007136:	429d      	cmp	r5, r3
 8007138:	d83a      	bhi.n	80071b0 <__ieee754_rem_pio2f+0x9c>
 800713a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800713e:	2e00      	cmp	r6, #0
 8007140:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8007344 <__ieee754_rem_pio2f+0x230>
 8007144:	4a80      	ldr	r2, [pc, #512]	@ (8007348 <__ieee754_rem_pio2f+0x234>)
 8007146:	f023 030f 	bic.w	r3, r3, #15
 800714a:	dd18      	ble.n	800717e <__ieee754_rem_pio2f+0x6a>
 800714c:	4293      	cmp	r3, r2
 800714e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8007152:	bf09      	itett	eq
 8007154:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800734c <__ieee754_rem_pio2f+0x238>
 8007158:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8007350 <__ieee754_rem_pio2f+0x23c>
 800715c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8007354 <__ieee754_rem_pio2f+0x240>
 8007160:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007164:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8007168:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800716c:	ed80 7a00 	vstr	s14, [r0]
 8007170:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007174:	edc0 7a01 	vstr	s15, [r0, #4]
 8007178:	2001      	movs	r0, #1
 800717a:	b007      	add	sp, #28
 800717c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800717e:	4293      	cmp	r3, r2
 8007180:	ee70 7a07 	vadd.f32	s15, s0, s14
 8007184:	bf09      	itett	eq
 8007186:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800734c <__ieee754_rem_pio2f+0x238>
 800718a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8007350 <__ieee754_rem_pio2f+0x23c>
 800718e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8007354 <__ieee754_rem_pio2f+0x240>
 8007192:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8007196:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800719a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800719e:	ed80 7a00 	vstr	s14, [r0]
 80071a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071a6:	edc0 7a01 	vstr	s15, [r0, #4]
 80071aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071ae:	e7e4      	b.n	800717a <__ieee754_rem_pio2f+0x66>
 80071b0:	4b69      	ldr	r3, [pc, #420]	@ (8007358 <__ieee754_rem_pio2f+0x244>)
 80071b2:	429d      	cmp	r5, r3
 80071b4:	d873      	bhi.n	800729e <__ieee754_rem_pio2f+0x18a>
 80071b6:	f000 f8dd 	bl	8007374 <fabsf>
 80071ba:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800735c <__ieee754_rem_pio2f+0x248>
 80071be:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80071c2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80071c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80071ce:	ee17 0a90 	vmov	r0, s15
 80071d2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007344 <__ieee754_rem_pio2f+0x230>
 80071d6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80071da:	281f      	cmp	r0, #31
 80071dc:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8007350 <__ieee754_rem_pio2f+0x23c>
 80071e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071e4:	eeb1 6a47 	vneg.f32	s12, s14
 80071e8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80071ec:	ee16 1a90 	vmov	r1, s13
 80071f0:	dc09      	bgt.n	8007206 <__ieee754_rem_pio2f+0xf2>
 80071f2:	4a5b      	ldr	r2, [pc, #364]	@ (8007360 <__ieee754_rem_pio2f+0x24c>)
 80071f4:	1e47      	subs	r7, r0, #1
 80071f6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80071fa:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80071fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007202:	4293      	cmp	r3, r2
 8007204:	d107      	bne.n	8007216 <__ieee754_rem_pio2f+0x102>
 8007206:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800720a:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800720e:	2a08      	cmp	r2, #8
 8007210:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8007214:	dc14      	bgt.n	8007240 <__ieee754_rem_pio2f+0x12c>
 8007216:	6021      	str	r1, [r4, #0]
 8007218:	ed94 7a00 	vldr	s14, [r4]
 800721c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007220:	2e00      	cmp	r6, #0
 8007222:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007226:	ed84 0a01 	vstr	s0, [r4, #4]
 800722a:	daa6      	bge.n	800717a <__ieee754_rem_pio2f+0x66>
 800722c:	eeb1 7a47 	vneg.f32	s14, s14
 8007230:	eeb1 0a40 	vneg.f32	s0, s0
 8007234:	ed84 7a00 	vstr	s14, [r4]
 8007238:	ed84 0a01 	vstr	s0, [r4, #4]
 800723c:	4240      	negs	r0, r0
 800723e:	e79c      	b.n	800717a <__ieee754_rem_pio2f+0x66>
 8007240:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800734c <__ieee754_rem_pio2f+0x238>
 8007244:	eef0 6a40 	vmov.f32	s13, s0
 8007248:	eee6 6a25 	vfma.f32	s13, s12, s11
 800724c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8007250:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007254:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007354 <__ieee754_rem_pio2f+0x240>
 8007258:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800725c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8007260:	ee15 2a90 	vmov	r2, s11
 8007264:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8007268:	1a5b      	subs	r3, r3, r1
 800726a:	2b19      	cmp	r3, #25
 800726c:	dc04      	bgt.n	8007278 <__ieee754_rem_pio2f+0x164>
 800726e:	edc4 5a00 	vstr	s11, [r4]
 8007272:	eeb0 0a66 	vmov.f32	s0, s13
 8007276:	e7cf      	b.n	8007218 <__ieee754_rem_pio2f+0x104>
 8007278:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8007364 <__ieee754_rem_pio2f+0x250>
 800727c:	eeb0 0a66 	vmov.f32	s0, s13
 8007280:	eea6 0a25 	vfma.f32	s0, s12, s11
 8007284:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007288:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8007368 <__ieee754_rem_pio2f+0x254>
 800728c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8007290:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8007294:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007298:	ed84 7a00 	vstr	s14, [r4]
 800729c:	e7bc      	b.n	8007218 <__ieee754_rem_pio2f+0x104>
 800729e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80072a2:	d306      	bcc.n	80072b2 <__ieee754_rem_pio2f+0x19e>
 80072a4:	ee70 7a40 	vsub.f32	s15, s0, s0
 80072a8:	edc0 7a01 	vstr	s15, [r0, #4]
 80072ac:	edc0 7a00 	vstr	s15, [r0]
 80072b0:	e73e      	b.n	8007130 <__ieee754_rem_pio2f+0x1c>
 80072b2:	15ea      	asrs	r2, r5, #23
 80072b4:	3a86      	subs	r2, #134	@ 0x86
 80072b6:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80072ba:	ee07 3a90 	vmov	s15, r3
 80072be:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80072c2:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800736c <__ieee754_rem_pio2f+0x258>
 80072c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80072ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072ce:	ed8d 7a03 	vstr	s14, [sp, #12]
 80072d2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80072d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80072da:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80072de:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80072e2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80072e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80072ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80072ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80072f2:	edcd 7a05 	vstr	s15, [sp, #20]
 80072f6:	d11e      	bne.n	8007336 <__ieee754_rem_pio2f+0x222>
 80072f8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80072fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007300:	bf0c      	ite	eq
 8007302:	2301      	moveq	r3, #1
 8007304:	2302      	movne	r3, #2
 8007306:	491a      	ldr	r1, [pc, #104]	@ (8007370 <__ieee754_rem_pio2f+0x25c>)
 8007308:	9101      	str	r1, [sp, #4]
 800730a:	2102      	movs	r1, #2
 800730c:	9100      	str	r1, [sp, #0]
 800730e:	a803      	add	r0, sp, #12
 8007310:	4621      	mov	r1, r4
 8007312:	f000 f837 	bl	8007384 <__kernel_rem_pio2f>
 8007316:	2e00      	cmp	r6, #0
 8007318:	f6bf af2f 	bge.w	800717a <__ieee754_rem_pio2f+0x66>
 800731c:	edd4 7a00 	vldr	s15, [r4]
 8007320:	eef1 7a67 	vneg.f32	s15, s15
 8007324:	edc4 7a00 	vstr	s15, [r4]
 8007328:	edd4 7a01 	vldr	s15, [r4, #4]
 800732c:	eef1 7a67 	vneg.f32	s15, s15
 8007330:	edc4 7a01 	vstr	s15, [r4, #4]
 8007334:	e782      	b.n	800723c <__ieee754_rem_pio2f+0x128>
 8007336:	2303      	movs	r3, #3
 8007338:	e7e5      	b.n	8007306 <__ieee754_rem_pio2f+0x1f2>
 800733a:	bf00      	nop
 800733c:	3f490fd8 	.word	0x3f490fd8
 8007340:	4016cbe3 	.word	0x4016cbe3
 8007344:	3fc90f80 	.word	0x3fc90f80
 8007348:	3fc90fd0 	.word	0x3fc90fd0
 800734c:	37354400 	.word	0x37354400
 8007350:	37354443 	.word	0x37354443
 8007354:	2e85a308 	.word	0x2e85a308
 8007358:	43490f80 	.word	0x43490f80
 800735c:	3f22f984 	.word	0x3f22f984
 8007360:	0801af70 	.word	0x0801af70
 8007364:	2e85a300 	.word	0x2e85a300
 8007368:	248d3132 	.word	0x248d3132
 800736c:	43800000 	.word	0x43800000
 8007370:	0801aff0 	.word	0x0801aff0

08007374 <fabsf>:
 8007374:	ee10 3a10 	vmov	r3, s0
 8007378:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800737c:	ee00 3a10 	vmov	s0, r3
 8007380:	4770      	bx	lr
	...

08007384 <__kernel_rem_pio2f>:
 8007384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007388:	ed2d 8b04 	vpush	{d8-d9}
 800738c:	b0d9      	sub	sp, #356	@ 0x164
 800738e:	4690      	mov	r8, r2
 8007390:	9001      	str	r0, [sp, #4]
 8007392:	4ab6      	ldr	r2, [pc, #728]	@ (800766c <__kernel_rem_pio2f+0x2e8>)
 8007394:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8007396:	f118 0f04 	cmn.w	r8, #4
 800739a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800739e:	460f      	mov	r7, r1
 80073a0:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80073a4:	db26      	blt.n	80073f4 <__kernel_rem_pio2f+0x70>
 80073a6:	f1b8 0203 	subs.w	r2, r8, #3
 80073aa:	bf48      	it	mi
 80073ac:	f108 0204 	addmi.w	r2, r8, #4
 80073b0:	10d2      	asrs	r2, r2, #3
 80073b2:	1c55      	adds	r5, r2, #1
 80073b4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80073b6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 80073ba:	00e8      	lsls	r0, r5, #3
 80073bc:	eba2 060b 	sub.w	r6, r2, fp
 80073c0:	9002      	str	r0, [sp, #8]
 80073c2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80073c6:	eb0a 0c0b 	add.w	ip, sl, fp
 80073ca:	ac1c      	add	r4, sp, #112	@ 0x70
 80073cc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80073d0:	2000      	movs	r0, #0
 80073d2:	4560      	cmp	r0, ip
 80073d4:	dd10      	ble.n	80073f8 <__kernel_rem_pio2f+0x74>
 80073d6:	a91c      	add	r1, sp, #112	@ 0x70
 80073d8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80073dc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80073e0:	2600      	movs	r6, #0
 80073e2:	4556      	cmp	r6, sl
 80073e4:	dc24      	bgt.n	8007430 <__kernel_rem_pio2f+0xac>
 80073e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80073ea:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 80073ee:	4684      	mov	ip, r0
 80073f0:	2400      	movs	r4, #0
 80073f2:	e016      	b.n	8007422 <__kernel_rem_pio2f+0x9e>
 80073f4:	2200      	movs	r2, #0
 80073f6:	e7dc      	b.n	80073b2 <__kernel_rem_pio2f+0x2e>
 80073f8:	42c6      	cmn	r6, r0
 80073fa:	bf5d      	ittte	pl
 80073fc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8007400:	ee07 1a90 	vmovpl	s15, r1
 8007404:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8007408:	eef0 7a47 	vmovmi.f32	s15, s14
 800740c:	ece4 7a01 	vstmia	r4!, {s15}
 8007410:	3001      	adds	r0, #1
 8007412:	e7de      	b.n	80073d2 <__kernel_rem_pio2f+0x4e>
 8007414:	ecfe 6a01 	vldmia	lr!, {s13}
 8007418:	ed3c 7a01 	vldmdb	ip!, {s14}
 800741c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007420:	3401      	adds	r4, #1
 8007422:	455c      	cmp	r4, fp
 8007424:	ddf6      	ble.n	8007414 <__kernel_rem_pio2f+0x90>
 8007426:	ece9 7a01 	vstmia	r9!, {s15}
 800742a:	3601      	adds	r6, #1
 800742c:	3004      	adds	r0, #4
 800742e:	e7d8      	b.n	80073e2 <__kernel_rem_pio2f+0x5e>
 8007430:	a908      	add	r1, sp, #32
 8007432:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007436:	9104      	str	r1, [sp, #16]
 8007438:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800743a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8007678 <__kernel_rem_pio2f+0x2f4>
 800743e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8007674 <__kernel_rem_pio2f+0x2f0>
 8007442:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007446:	9203      	str	r2, [sp, #12]
 8007448:	4654      	mov	r4, sl
 800744a:	00a2      	lsls	r2, r4, #2
 800744c:	9205      	str	r2, [sp, #20]
 800744e:	aa58      	add	r2, sp, #352	@ 0x160
 8007450:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007454:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8007458:	a944      	add	r1, sp, #272	@ 0x110
 800745a:	aa08      	add	r2, sp, #32
 800745c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8007460:	4694      	mov	ip, r2
 8007462:	4626      	mov	r6, r4
 8007464:	2e00      	cmp	r6, #0
 8007466:	dc4c      	bgt.n	8007502 <__kernel_rem_pio2f+0x17e>
 8007468:	4628      	mov	r0, r5
 800746a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800746e:	f000 fa35 	bl	80078dc <scalbnf>
 8007472:	eeb0 8a40 	vmov.f32	s16, s0
 8007476:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800747a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800747e:	f000 f9e9 	bl	8007854 <floorf>
 8007482:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8007486:	eea0 8a67 	vfms.f32	s16, s0, s15
 800748a:	2d00      	cmp	r5, #0
 800748c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007490:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8007494:	ee17 9a90 	vmov	r9, s15
 8007498:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800749c:	ee38 8a67 	vsub.f32	s16, s16, s15
 80074a0:	dd41      	ble.n	8007526 <__kernel_rem_pio2f+0x1a2>
 80074a2:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80074a6:	a908      	add	r1, sp, #32
 80074a8:	f1c5 0e08 	rsb	lr, r5, #8
 80074ac:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80074b0:	fa46 f00e 	asr.w	r0, r6, lr
 80074b4:	4481      	add	r9, r0
 80074b6:	fa00 f00e 	lsl.w	r0, r0, lr
 80074ba:	1a36      	subs	r6, r6, r0
 80074bc:	f1c5 0007 	rsb	r0, r5, #7
 80074c0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80074c4:	4106      	asrs	r6, r0
 80074c6:	2e00      	cmp	r6, #0
 80074c8:	dd3c      	ble.n	8007544 <__kernel_rem_pio2f+0x1c0>
 80074ca:	f04f 0e00 	mov.w	lr, #0
 80074ce:	f109 0901 	add.w	r9, r9, #1
 80074d2:	4670      	mov	r0, lr
 80074d4:	4574      	cmp	r4, lr
 80074d6:	dc68      	bgt.n	80075aa <__kernel_rem_pio2f+0x226>
 80074d8:	2d00      	cmp	r5, #0
 80074da:	dd03      	ble.n	80074e4 <__kernel_rem_pio2f+0x160>
 80074dc:	2d01      	cmp	r5, #1
 80074de:	d074      	beq.n	80075ca <__kernel_rem_pio2f+0x246>
 80074e0:	2d02      	cmp	r5, #2
 80074e2:	d07d      	beq.n	80075e0 <__kernel_rem_pio2f+0x25c>
 80074e4:	2e02      	cmp	r6, #2
 80074e6:	d12d      	bne.n	8007544 <__kernel_rem_pio2f+0x1c0>
 80074e8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80074ec:	ee30 8a48 	vsub.f32	s16, s0, s16
 80074f0:	b340      	cbz	r0, 8007544 <__kernel_rem_pio2f+0x1c0>
 80074f2:	4628      	mov	r0, r5
 80074f4:	9306      	str	r3, [sp, #24]
 80074f6:	f000 f9f1 	bl	80078dc <scalbnf>
 80074fa:	9b06      	ldr	r3, [sp, #24]
 80074fc:	ee38 8a40 	vsub.f32	s16, s16, s0
 8007500:	e020      	b.n	8007544 <__kernel_rem_pio2f+0x1c0>
 8007502:	ee60 7a28 	vmul.f32	s15, s0, s17
 8007506:	3e01      	subs	r6, #1
 8007508:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800750c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007510:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8007514:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007518:	ecac 0a01 	vstmia	ip!, {s0}
 800751c:	ed30 0a01 	vldmdb	r0!, {s0}
 8007520:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007524:	e79e      	b.n	8007464 <__kernel_rem_pio2f+0xe0>
 8007526:	d105      	bne.n	8007534 <__kernel_rem_pio2f+0x1b0>
 8007528:	1e60      	subs	r0, r4, #1
 800752a:	a908      	add	r1, sp, #32
 800752c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8007530:	11f6      	asrs	r6, r6, #7
 8007532:	e7c8      	b.n	80074c6 <__kernel_rem_pio2f+0x142>
 8007534:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007538:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800753c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007540:	da31      	bge.n	80075a6 <__kernel_rem_pio2f+0x222>
 8007542:	2600      	movs	r6, #0
 8007544:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800754c:	f040 8098 	bne.w	8007680 <__kernel_rem_pio2f+0x2fc>
 8007550:	1e60      	subs	r0, r4, #1
 8007552:	2200      	movs	r2, #0
 8007554:	4550      	cmp	r0, sl
 8007556:	da4b      	bge.n	80075f0 <__kernel_rem_pio2f+0x26c>
 8007558:	2a00      	cmp	r2, #0
 800755a:	d065      	beq.n	8007628 <__kernel_rem_pio2f+0x2a4>
 800755c:	3c01      	subs	r4, #1
 800755e:	ab08      	add	r3, sp, #32
 8007560:	3d08      	subs	r5, #8
 8007562:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d0f8      	beq.n	800755c <__kernel_rem_pio2f+0x1d8>
 800756a:	4628      	mov	r0, r5
 800756c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8007570:	f000 f9b4 	bl	80078dc <scalbnf>
 8007574:	1c63      	adds	r3, r4, #1
 8007576:	aa44      	add	r2, sp, #272	@ 0x110
 8007578:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8007678 <__kernel_rem_pio2f+0x2f4>
 800757c:	0099      	lsls	r1, r3, #2
 800757e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8007582:	4623      	mov	r3, r4
 8007584:	2b00      	cmp	r3, #0
 8007586:	f280 80a9 	bge.w	80076dc <__kernel_rem_pio2f+0x358>
 800758a:	4623      	mov	r3, r4
 800758c:	2b00      	cmp	r3, #0
 800758e:	f2c0 80c7 	blt.w	8007720 <__kernel_rem_pio2f+0x39c>
 8007592:	aa44      	add	r2, sp, #272	@ 0x110
 8007594:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8007598:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8007670 <__kernel_rem_pio2f+0x2ec>
 800759c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 80075a0:	2000      	movs	r0, #0
 80075a2:	1ae2      	subs	r2, r4, r3
 80075a4:	e0b1      	b.n	800770a <__kernel_rem_pio2f+0x386>
 80075a6:	2602      	movs	r6, #2
 80075a8:	e78f      	b.n	80074ca <__kernel_rem_pio2f+0x146>
 80075aa:	f852 1b04 	ldr.w	r1, [r2], #4
 80075ae:	b948      	cbnz	r0, 80075c4 <__kernel_rem_pio2f+0x240>
 80075b0:	b121      	cbz	r1, 80075bc <__kernel_rem_pio2f+0x238>
 80075b2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80075b6:	f842 1c04 	str.w	r1, [r2, #-4]
 80075ba:	2101      	movs	r1, #1
 80075bc:	f10e 0e01 	add.w	lr, lr, #1
 80075c0:	4608      	mov	r0, r1
 80075c2:	e787      	b.n	80074d4 <__kernel_rem_pio2f+0x150>
 80075c4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80075c8:	e7f5      	b.n	80075b6 <__kernel_rem_pio2f+0x232>
 80075ca:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80075ce:	aa08      	add	r2, sp, #32
 80075d0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80075d4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80075d8:	a908      	add	r1, sp, #32
 80075da:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80075de:	e781      	b.n	80074e4 <__kernel_rem_pio2f+0x160>
 80075e0:	f104 3cff 	add.w	ip, r4, #4294967295	@ 0xffffffff
 80075e4:	aa08      	add	r2, sp, #32
 80075e6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80075ea:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80075ee:	e7f3      	b.n	80075d8 <__kernel_rem_pio2f+0x254>
 80075f0:	a908      	add	r1, sp, #32
 80075f2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80075f6:	3801      	subs	r0, #1
 80075f8:	430a      	orrs	r2, r1
 80075fa:	e7ab      	b.n	8007554 <__kernel_rem_pio2f+0x1d0>
 80075fc:	3201      	adds	r2, #1
 80075fe:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8007602:	2e00      	cmp	r6, #0
 8007604:	d0fa      	beq.n	80075fc <__kernel_rem_pio2f+0x278>
 8007606:	9905      	ldr	r1, [sp, #20]
 8007608:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800760c:	eb0d 0001 	add.w	r0, sp, r1
 8007610:	18e6      	adds	r6, r4, r3
 8007612:	a91c      	add	r1, sp, #112	@ 0x70
 8007614:	f104 0c01 	add.w	ip, r4, #1
 8007618:	384c      	subs	r0, #76	@ 0x4c
 800761a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800761e:	4422      	add	r2, r4
 8007620:	4562      	cmp	r2, ip
 8007622:	da04      	bge.n	800762e <__kernel_rem_pio2f+0x2aa>
 8007624:	4614      	mov	r4, r2
 8007626:	e710      	b.n	800744a <__kernel_rem_pio2f+0xc6>
 8007628:	9804      	ldr	r0, [sp, #16]
 800762a:	2201      	movs	r2, #1
 800762c:	e7e7      	b.n	80075fe <__kernel_rem_pio2f+0x27a>
 800762e:	9903      	ldr	r1, [sp, #12]
 8007630:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007634:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8007638:	9105      	str	r1, [sp, #20]
 800763a:	ee07 1a90 	vmov	s15, r1
 800763e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007642:	2400      	movs	r4, #0
 8007644:	ece6 7a01 	vstmia	r6!, {s15}
 8007648:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 800764c:	46b1      	mov	r9, r6
 800764e:	455c      	cmp	r4, fp
 8007650:	dd04      	ble.n	800765c <__kernel_rem_pio2f+0x2d8>
 8007652:	ece0 7a01 	vstmia	r0!, {s15}
 8007656:	f10c 0c01 	add.w	ip, ip, #1
 800765a:	e7e1      	b.n	8007620 <__kernel_rem_pio2f+0x29c>
 800765c:	ecfe 6a01 	vldmia	lr!, {s13}
 8007660:	ed39 7a01 	vldmdb	r9!, {s14}
 8007664:	3401      	adds	r4, #1
 8007666:	eee6 7a87 	vfma.f32	s15, s13, s14
 800766a:	e7f0      	b.n	800764e <__kernel_rem_pio2f+0x2ca>
 800766c:	0801b334 	.word	0x0801b334
 8007670:	0801b308 	.word	0x0801b308
 8007674:	43800000 	.word	0x43800000
 8007678:	3b800000 	.word	0x3b800000
 800767c:	00000000 	.word	0x00000000
 8007680:	9b02      	ldr	r3, [sp, #8]
 8007682:	eeb0 0a48 	vmov.f32	s0, s16
 8007686:	eba3 0008 	sub.w	r0, r3, r8
 800768a:	f000 f927 	bl	80078dc <scalbnf>
 800768e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8007674 <__kernel_rem_pio2f+0x2f0>
 8007692:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8007696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800769a:	db19      	blt.n	80076d0 <__kernel_rem_pio2f+0x34c>
 800769c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8007678 <__kernel_rem_pio2f+0x2f4>
 80076a0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80076a4:	aa08      	add	r2, sp, #32
 80076a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80076aa:	3508      	adds	r5, #8
 80076ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076b0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80076b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80076b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80076bc:	ee10 3a10 	vmov	r3, s0
 80076c0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80076c4:	ee17 3a90 	vmov	r3, s15
 80076c8:	3401      	adds	r4, #1
 80076ca:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80076ce:	e74c      	b.n	800756a <__kernel_rem_pio2f+0x1e6>
 80076d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80076d4:	aa08      	add	r2, sp, #32
 80076d6:	ee10 3a10 	vmov	r3, s0
 80076da:	e7f6      	b.n	80076ca <__kernel_rem_pio2f+0x346>
 80076dc:	a808      	add	r0, sp, #32
 80076de:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80076e2:	9001      	str	r0, [sp, #4]
 80076e4:	ee07 0a90 	vmov	s15, r0
 80076e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80076ec:	3b01      	subs	r3, #1
 80076ee:	ee67 7a80 	vmul.f32	s15, s15, s0
 80076f2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80076f6:	ed62 7a01 	vstmdb	r2!, {s15}
 80076fa:	e743      	b.n	8007584 <__kernel_rem_pio2f+0x200>
 80076fc:	ecfc 6a01 	vldmia	ip!, {s13}
 8007700:	ecb5 7a01 	vldmia	r5!, {s14}
 8007704:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007708:	3001      	adds	r0, #1
 800770a:	4550      	cmp	r0, sl
 800770c:	dc01      	bgt.n	8007712 <__kernel_rem_pio2f+0x38e>
 800770e:	4290      	cmp	r0, r2
 8007710:	ddf4      	ble.n	80076fc <__kernel_rem_pio2f+0x378>
 8007712:	a858      	add	r0, sp, #352	@ 0x160
 8007714:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007718:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800771c:	3b01      	subs	r3, #1
 800771e:	e735      	b.n	800758c <__kernel_rem_pio2f+0x208>
 8007720:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007722:	2b02      	cmp	r3, #2
 8007724:	dc09      	bgt.n	800773a <__kernel_rem_pio2f+0x3b6>
 8007726:	2b00      	cmp	r3, #0
 8007728:	dc27      	bgt.n	800777a <__kernel_rem_pio2f+0x3f6>
 800772a:	d040      	beq.n	80077ae <__kernel_rem_pio2f+0x42a>
 800772c:	f009 0007 	and.w	r0, r9, #7
 8007730:	b059      	add	sp, #356	@ 0x164
 8007732:	ecbd 8b04 	vpop	{d8-d9}
 8007736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800773c:	2b03      	cmp	r3, #3
 800773e:	d1f5      	bne.n	800772c <__kernel_rem_pio2f+0x3a8>
 8007740:	aa30      	add	r2, sp, #192	@ 0xc0
 8007742:	1f0b      	subs	r3, r1, #4
 8007744:	4413      	add	r3, r2
 8007746:	461a      	mov	r2, r3
 8007748:	4620      	mov	r0, r4
 800774a:	2800      	cmp	r0, #0
 800774c:	dc50      	bgt.n	80077f0 <__kernel_rem_pio2f+0x46c>
 800774e:	4622      	mov	r2, r4
 8007750:	2a01      	cmp	r2, #1
 8007752:	dc5d      	bgt.n	8007810 <__kernel_rem_pio2f+0x48c>
 8007754:	ab30      	add	r3, sp, #192	@ 0xc0
 8007756:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 800775a:	440b      	add	r3, r1
 800775c:	2c01      	cmp	r4, #1
 800775e:	dc67      	bgt.n	8007830 <__kernel_rem_pio2f+0x4ac>
 8007760:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8007764:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8007768:	2e00      	cmp	r6, #0
 800776a:	d167      	bne.n	800783c <__kernel_rem_pio2f+0x4b8>
 800776c:	edc7 6a00 	vstr	s13, [r7]
 8007770:	ed87 7a01 	vstr	s14, [r7, #4]
 8007774:	edc7 7a02 	vstr	s15, [r7, #8]
 8007778:	e7d8      	b.n	800772c <__kernel_rem_pio2f+0x3a8>
 800777a:	ab30      	add	r3, sp, #192	@ 0xc0
 800777c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 8007780:	440b      	add	r3, r1
 8007782:	4622      	mov	r2, r4
 8007784:	2a00      	cmp	r2, #0
 8007786:	da24      	bge.n	80077d2 <__kernel_rem_pio2f+0x44e>
 8007788:	b34e      	cbz	r6, 80077de <__kernel_rem_pio2f+0x45a>
 800778a:	eef1 7a47 	vneg.f32	s15, s14
 800778e:	edc7 7a00 	vstr	s15, [r7]
 8007792:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8007796:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800779a:	aa31      	add	r2, sp, #196	@ 0xc4
 800779c:	2301      	movs	r3, #1
 800779e:	429c      	cmp	r4, r3
 80077a0:	da20      	bge.n	80077e4 <__kernel_rem_pio2f+0x460>
 80077a2:	b10e      	cbz	r6, 80077a8 <__kernel_rem_pio2f+0x424>
 80077a4:	eef1 7a67 	vneg.f32	s15, s15
 80077a8:	edc7 7a01 	vstr	s15, [r7, #4]
 80077ac:	e7be      	b.n	800772c <__kernel_rem_pio2f+0x3a8>
 80077ae:	ab30      	add	r3, sp, #192	@ 0xc0
 80077b0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800767c <__kernel_rem_pio2f+0x2f8>
 80077b4:	440b      	add	r3, r1
 80077b6:	2c00      	cmp	r4, #0
 80077b8:	da05      	bge.n	80077c6 <__kernel_rem_pio2f+0x442>
 80077ba:	b10e      	cbz	r6, 80077c0 <__kernel_rem_pio2f+0x43c>
 80077bc:	eef1 7a67 	vneg.f32	s15, s15
 80077c0:	edc7 7a00 	vstr	s15, [r7]
 80077c4:	e7b2      	b.n	800772c <__kernel_rem_pio2f+0x3a8>
 80077c6:	ed33 7a01 	vldmdb	r3!, {s14}
 80077ca:	3c01      	subs	r4, #1
 80077cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80077d0:	e7f1      	b.n	80077b6 <__kernel_rem_pio2f+0x432>
 80077d2:	ed73 7a01 	vldmdb	r3!, {s15}
 80077d6:	3a01      	subs	r2, #1
 80077d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80077dc:	e7d2      	b.n	8007784 <__kernel_rem_pio2f+0x400>
 80077de:	eef0 7a47 	vmov.f32	s15, s14
 80077e2:	e7d4      	b.n	800778e <__kernel_rem_pio2f+0x40a>
 80077e4:	ecb2 7a01 	vldmia	r2!, {s14}
 80077e8:	3301      	adds	r3, #1
 80077ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 80077ee:	e7d6      	b.n	800779e <__kernel_rem_pio2f+0x41a>
 80077f0:	ed72 7a01 	vldmdb	r2!, {s15}
 80077f4:	edd2 6a01 	vldr	s13, [r2, #4]
 80077f8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80077fc:	3801      	subs	r0, #1
 80077fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007802:	ed82 7a00 	vstr	s14, [r2]
 8007806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800780a:	edc2 7a01 	vstr	s15, [r2, #4]
 800780e:	e79c      	b.n	800774a <__kernel_rem_pio2f+0x3c6>
 8007810:	ed73 7a01 	vldmdb	r3!, {s15}
 8007814:	edd3 6a01 	vldr	s13, [r3, #4]
 8007818:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800781c:	3a01      	subs	r2, #1
 800781e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007822:	ed83 7a00 	vstr	s14, [r3]
 8007826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800782a:	edc3 7a01 	vstr	s15, [r3, #4]
 800782e:	e78f      	b.n	8007750 <__kernel_rem_pio2f+0x3cc>
 8007830:	ed33 7a01 	vldmdb	r3!, {s14}
 8007834:	3c01      	subs	r4, #1
 8007836:	ee77 7a87 	vadd.f32	s15, s15, s14
 800783a:	e78f      	b.n	800775c <__kernel_rem_pio2f+0x3d8>
 800783c:	eef1 6a66 	vneg.f32	s13, s13
 8007840:	eeb1 7a47 	vneg.f32	s14, s14
 8007844:	edc7 6a00 	vstr	s13, [r7]
 8007848:	ed87 7a01 	vstr	s14, [r7, #4]
 800784c:	eef1 7a67 	vneg.f32	s15, s15
 8007850:	e790      	b.n	8007774 <__kernel_rem_pio2f+0x3f0>
 8007852:	bf00      	nop

08007854 <floorf>:
 8007854:	ee10 3a10 	vmov	r3, s0
 8007858:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800785c:	3a7f      	subs	r2, #127	@ 0x7f
 800785e:	2a16      	cmp	r2, #22
 8007860:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007864:	dc2b      	bgt.n	80078be <floorf+0x6a>
 8007866:	2a00      	cmp	r2, #0
 8007868:	da12      	bge.n	8007890 <floorf+0x3c>
 800786a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80078d0 <floorf+0x7c>
 800786e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007872:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800787a:	dd06      	ble.n	800788a <floorf+0x36>
 800787c:	2b00      	cmp	r3, #0
 800787e:	da24      	bge.n	80078ca <floorf+0x76>
 8007880:	2900      	cmp	r1, #0
 8007882:	4b14      	ldr	r3, [pc, #80]	@ (80078d4 <floorf+0x80>)
 8007884:	bf08      	it	eq
 8007886:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800788a:	ee00 3a10 	vmov	s0, r3
 800788e:	4770      	bx	lr
 8007890:	4911      	ldr	r1, [pc, #68]	@ (80078d8 <floorf+0x84>)
 8007892:	4111      	asrs	r1, r2
 8007894:	420b      	tst	r3, r1
 8007896:	d0fa      	beq.n	800788e <floorf+0x3a>
 8007898:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80078d0 <floorf+0x7c>
 800789c:	ee30 0a27 	vadd.f32	s0, s0, s15
 80078a0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80078a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078a8:	ddef      	ble.n	800788a <floorf+0x36>
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	bfbe      	ittt	lt
 80078ae:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80078b2:	fa40 f202 	asrlt.w	r2, r0, r2
 80078b6:	189b      	addlt	r3, r3, r2
 80078b8:	ea23 0301 	bic.w	r3, r3, r1
 80078bc:	e7e5      	b.n	800788a <floorf+0x36>
 80078be:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80078c2:	d3e4      	bcc.n	800788e <floorf+0x3a>
 80078c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80078c8:	4770      	bx	lr
 80078ca:	2300      	movs	r3, #0
 80078cc:	e7dd      	b.n	800788a <floorf+0x36>
 80078ce:	bf00      	nop
 80078d0:	7149f2ca 	.word	0x7149f2ca
 80078d4:	bf800000 	.word	0xbf800000
 80078d8:	007fffff 	.word	0x007fffff

080078dc <scalbnf>:
 80078dc:	ee10 3a10 	vmov	r3, s0
 80078e0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80078e4:	d02a      	beq.n	800793c <scalbnf+0x60>
 80078e6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80078ea:	d302      	bcc.n	80078f2 <scalbnf+0x16>
 80078ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80078f0:	4770      	bx	lr
 80078f2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80078f6:	d122      	bne.n	800793e <scalbnf+0x62>
 80078f8:	4b23      	ldr	r3, [pc, #140]	@ (8007988 <scalbnf+0xac>)
 80078fa:	eddf 7a24 	vldr	s15, [pc, #144]	@ 800798c <scalbnf+0xb0>
 80078fe:	4298      	cmp	r0, r3
 8007900:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007904:	db16      	blt.n	8007934 <scalbnf+0x58>
 8007906:	ee10 3a10 	vmov	r3, s0
 800790a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800790e:	3a19      	subs	r2, #25
 8007910:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8007914:	4288      	cmp	r0, r1
 8007916:	dd14      	ble.n	8007942 <scalbnf+0x66>
 8007918:	eddf 7a1d 	vldr	s15, [pc, #116]	@ 8007990 <scalbnf+0xb4>
 800791c:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8007994 <scalbnf+0xb8>
 8007920:	ee10 3a10 	vmov	r3, s0
 8007924:	eeb0 7a67 	vmov.f32	s14, s15
 8007928:	2b00      	cmp	r3, #0
 800792a:	fe67 7aa6 	vselge.f32	s15, s15, s13
 800792e:	ee27 0a87 	vmul.f32	s0, s15, s14
 8007932:	4770      	bx	lr
 8007934:	eddf 7a18 	vldr	s15, [pc, #96]	@ 8007998 <scalbnf+0xbc>
 8007938:	ee27 0a80 	vmul.f32	s0, s15, s0
 800793c:	4770      	bx	lr
 800793e:	0dd2      	lsrs	r2, r2, #23
 8007940:	e7e6      	b.n	8007910 <scalbnf+0x34>
 8007942:	4410      	add	r0, r2
 8007944:	28fe      	cmp	r0, #254	@ 0xfe
 8007946:	dce7      	bgt.n	8007918 <scalbnf+0x3c>
 8007948:	2800      	cmp	r0, #0
 800794a:	dd06      	ble.n	800795a <scalbnf+0x7e>
 800794c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007950:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007954:	ee00 3a10 	vmov	s0, r3
 8007958:	4770      	bx	lr
 800795a:	f110 0f16 	cmn.w	r0, #22
 800795e:	da09      	bge.n	8007974 <scalbnf+0x98>
 8007960:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8007998 <scalbnf+0xbc>
 8007964:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800799c <scalbnf+0xc0>
 8007968:	ee10 3a10 	vmov	r3, s0
 800796c:	eeb0 7a67 	vmov.f32	s14, s15
 8007970:	2b00      	cmp	r3, #0
 8007972:	e7da      	b.n	800792a <scalbnf+0x4e>
 8007974:	3019      	adds	r0, #25
 8007976:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800797a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800797e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80079a0 <scalbnf+0xc4>
 8007982:	ee07 3a90 	vmov	s15, r3
 8007986:	e7d7      	b.n	8007938 <scalbnf+0x5c>
 8007988:	ffff3cb0 	.word	0xffff3cb0
 800798c:	4c000000 	.word	0x4c000000
 8007990:	7149f2ca 	.word	0x7149f2ca
 8007994:	f149f2ca 	.word	0xf149f2ca
 8007998:	0da24260 	.word	0x0da24260
 800799c:	8da24260 	.word	0x8da24260
 80079a0:	33000000 	.word	0x33000000

080079a4 <_init>:
 80079a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a6:	bf00      	nop
 80079a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079aa:	bc08      	pop	{r3}
 80079ac:	469e      	mov	lr, r3
 80079ae:	4770      	bx	lr

080079b0 <_fini>:
 80079b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b2:	bf00      	nop
 80079b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b6:	bc08      	pop	{r3}
 80079b8:	469e      	mov	lr, r3
 80079ba:	4770      	bx	lr
