// Seed: 994668819
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    output uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output wire id_10,
    input wire id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri1 id_14
);
  wire id_16, id_17;
  assign id_7 = 1'b0;
  wire id_18, id_19;
  assign #1 id_14 = 1'd0 && 1;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  uwire id_4
);
  assign id_0 = 1;
  module_0(
      id_0, id_3, id_4, id_3, id_0, id_0, id_2, id_0, id_3, id_4, id_0, id_1, id_3, id_3, id_0
  );
endmodule
