Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off GoldMinerGame -c GoldMinerGame --vector_source="C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/Waveform3.vwf" --testbench_file="C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/Waveform3.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Jan 05 20:49:44 2026
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off GoldMinerGame -c GoldMinerGame --vector_source=C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/Waveform3.vwf --testbench_file=C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/Waveform3.vwf.vt
Warning (20013): Ignored 16 assignments for entity "CLK_31P5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
Warning (20013): Ignored 317 assignments for entity "CLK_31P5_0002" -- entity does not exist in design
Info (119006): Selected device 5CSXFC6D6F31C6 for design "GoldMinerGame"

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/" GoldMinerGame -c GoldMinerGame

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Mon Jan 05 20:49:47 2026
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/ GoldMinerGame -c GoldMinerGame
Warning (20013): Ignored 16 assignments for entity "CLK_31P5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
Warning (20013): Ignored 317 assignments for entity "CLK_31P5_0002" -- entity does not exist in design
Info (119006): Selected device 5CSXFC6D6F31C6 for design "GoldMinerGame"
Info (204019): Generated file GoldMinerGame.vo in folder "C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4721 megabytes
    Info: Processing ended: Mon Jan 05 20:49:48 2026
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/GoldMinerGame.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vsim -c -do GoldMinerGame.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do GoldMinerGame.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:49 on Jan 05,2026
# vlog -work work GoldMinerGame.vo 
# -- Compiling module level_fsm

# 
# Top level modules:
# 	level_fsm
# End time: 20:49:49 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:49 on Jan 05,2026
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module level_fsm_vlg_vec_tst
# 
# Top level modules:
# 	level_fsm_vlg_vec_tst
# End time: 20:49:50 on Jan 05,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.level_fsm_vlg_vec_tst 
# Start time: 20:49:50 on Jan 05,2026
# Loading work.level_fsm_vlg_vec_tst
# Loading work.level_fsm
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(79)
#    Time: 1 us  Iteration: 0  Instance: /level_fsm_vlg_vec_tst
# End time: 20:49:50 on Jan 05,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/Waveform3.vwf...

Reading C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/GoldMinerGame.msim.vcd...

Processing channel transitions... 

Warning: inter_loot_collision - signal not found in VCD.

Warning: inter_claw_collision - signal not found in VCD.

Writing the resulting VWF to C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/simulation/qsim/GoldMinerGame_20260105204951.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.