Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 14 03:19:22 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_control_sets -verbose -file uartTest2021winter530_control_sets_placed.rpt
| Design       : uartTest2021winter530
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           15 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+-------------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+-------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                 | TransmitUnit/kcuart/Tx_start        |                1 |              1 |
|  clock_IBUF_BUFG | BaudRateUnit/en_16_x_baud       | TransmitUnit/kcuart/Tx_start        |                1 |              3 |
|  clock_IBUF_BUFG | TransmitUnit/buf_0/data_present |                                     |                1 |              4 |
|  clock_IBUF_BUFG | receive/buf_0/data_present      |                                     |                1 |              4 |
|  clock_IBUF_BUFG |                                 | reset_IBUF                          |                3 |              6 |
|  clock_IBUF_BUFG |                                 |                                     |                7 |              8 |
|  clock_IBUF_BUFG | TransmitUnit/buf_0/valid_write  |                                     |                1 |              8 |
|  clock_IBUF_BUFG | receive/buf_0/valid_write       |                                     |                1 |              8 |
|  clock_IBUF_BUFG |                                 | BaudRateUnit/baud_count[0]_i_1_n_0  |                4 |             16 |
|  clock_IBUF_BUFG |                                 | DebounceUnit/Timer/count[0]_i_1_n_0 |                7 |             27 |
|  clock_IBUF_BUFG | BaudRateUnit/en_16_x_baud       |                                     |                6 |             42 |
+------------------+---------------------------------+-------------------------------------+------------------+----------------+


