INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'Foating_Point_Adder'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'Foating_Point_Adder'...
Finished delivering C-model simulation files.
Delivering associated files for 'Foating_Point_Adder'...
Delivering EJava files for 'Foating_Point_Adder'...
Generating implementation netlist for 'Foating_Point_Adder'...
INFO:sim - Pre-processing HDL files for 'Foating_Point_Adder'...
Running synthesis for 'Foating_Point_Adder'
Running ngcbuild...
Writing VEO instantiation template for 'Foating_Point_Adder'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'Foating_Point_Adder'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Foating_Point_Adder'...
Generating metadata file...
Generating ISE project...
XCO file found: Foating_Point_Adder.xco
XMDF file found: Foating_Point_Adder_xmdf.tcl
Adding
C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poin
t_Adder.asy -view all -origin_type imported
Adding
C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poin
t_Adder.ngc -view all -origin_type created
Checking file
"C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poi
nt_Adder.ngc" for project device match ...
File
"C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poi
nt_Adder.ngc" device information matches project device.
Adding
C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poin
t_Adder.sym -view all -origin_type imported
Adding
C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poin
t_Adder.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_
   Point_Adder.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/1641068/Downloads/matrix_multiplication/ipcore_dir/tmp/_cg/Foating_Poin
t_Adder.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Foating_Point_Adder"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Foating_Point_Adder'.
