<!doctype html>
<html class="no-js" lang="en">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../genindex.html" /><link rel="search" title="Search" href="../../search.html" /><link rel="next" title="AD9783-EBZ HDL project" href="../ad9783_ebz/index.html" /><link rel="prev" title="SPI Engine Tutorial - PulSAR-ADC" href="../../library/spi_engine/tutorial.html" />

    <link rel="shortcut icon" href="../../_static/icon.svg"/><!-- Generated with Sphinx 7.2.2 and Furo 2023.08.17 -->
        <title>AD9081-FMCA-EBZ/AD9082-FMCA-EBZ HDL project - HDL, Analog Devices v0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=a746c00c" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo.css?v=135e06be" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo-extensions.css?v=36a5483c" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=732c4615" />
    
    


<style>
  body {
    --color-code-background: #f8f8f8;
  --color-code-foreground: black;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../index.html"><div class="brand">HDL, Analog Devices v0.1 documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../index.html">
  
  
  <span class="sidebar-brand-text">HDL, Analog Devices v0.1 documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">User guide</span></p>
<ul>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of User Guide</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/ip_cores.html">IP cores</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guideline.html">HDL coding guideline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Libraries</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../library/axi_dmac/index.html">High-Speed DMA Controller</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../library/spi_engine/index.html">SPI Engine</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of SPI Engine</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Projects</span></p>
<ul class="current">
<li class="toctree-l1 current current-page"><a class="current reference internal" href="#">AD9081-FMCA-EBZ/AD9082-FMCA-EBZ HDL project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad9783_ebz/index.html">AD9783-EBZ HDL project</a></li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <section id="ad9081-fmca-ebz-ad9082-fmca-ebz-hdl-project">
<span id="ad9081-fmca-ebz"></span><h1>AD9081-FMCA-EBZ/AD9082-FMCA-EBZ HDL project<a class="headerlink" href="#ad9081-fmca-ebz-ad9082-fmca-ebz-hdl-project" title="Link to this heading">#</a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Link to this heading">#</a></h2>
<p>The <a class="reference external" href="https://www.analog.com/EVAL-AD9081.html">AD9081-FMCA-EBZ</a> / <a class="reference external" href="https://www.analog.com/EVAL-AD9082.html">AD9082-FMCA-EBZ</a>
reference design (also known as Single MxFE) is a processor based
(e.g. Microblaze) embedded system.
The design consists from a receive and a transmit chain.</p>
<p>The receive chain transports the captured samples from ADC to the system
memory (DDR). Before transferring the data to DDR the samples are stored
in a buffer implemented on block rams from the FPGA fabric
(util_adc_fifo). The space allocated in the buffer for each channel
depends on the number of currently active channels. It goes up to M x
64k samples if a single channel is selected or 64k samples per channel
if all channels are selected.</p>
<p>The transmit chain transports samples from the system memory to the DAC
devices. Before streaming out the data to the DAC through the JESD link
the samples first are loaded into a buffer (util_dac_fifo) which will
cyclically stream the samples at the tx_device_clk data rate. The space
allocated in the transmit buffer for each channel depends on the number
of currently active channels. It goes up to M x 64k samples if a single
channel is selected or 64k samples per channel if all channels are
selected.</p>
<p>All cores from the receive and transmit chains are programmable through
an AXI-Lite interface.</p>
<p>The transmit and receive chains can operate at different data rates
having separate rx_device_clk/tx_device_clk and corresponding lane rates
but must share the same reference clock.</p>
</section>
<section id="supported-boards">
<h2>Supported boards<a class="headerlink" href="#supported-boards" title="Link to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://www.analog.com/EVAL-AD9081.html">AD9081-FMCA-EBZ</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/EVAL-AD9082.html">AD9082-FMCA-EBZ</a></p></li>
</ul>
</section>
<section id="supported-devices">
<h2>Supported devices<a class="headerlink" href="#supported-devices" title="Link to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference external" href="https://www.analog.com/AD9081.html">AD9081</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9082.html">AD9082</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9177.html">AD9177</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9207.html">AD9207</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9209.html">AD9209</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9986.html">AD9986</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9988.html">AD9988</a></p></li>
</ul>
</section>
<section id="supported-carriers">
<h2>Supported carriers<a class="headerlink" href="#supported-carriers" title="Link to this heading">#</a></h2>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://www.analog.com/EVAL-AD9081.html">AD9081-FMCA-EBZ</a></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/arria/10-sx.html">A10SoC</a></p></td>
<td><p>FMCA</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCK190">VCK190</a></p></td>
<td><p>FMC0</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU128">VCU128</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a></p></td>
<td><p>FMC HPC</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://www.analog.com/EVAL-AD9082.html">AD9082-FMCA-EBZ</a></p></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCK190">VCK190</a></p></td>
<td><p>FMC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a></p></td>
<td><p>FMC HPC</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="block-design">
<h2>Block design<a class="headerlink" href="#block-design" title="Link to this heading">#</a></h2>
<section id="block-diagram">
<h3>Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading">#</a></h3>
<section id="example-block-design-for-single-link-m-8-l-4">
<h4>Example block design for Single link; M=8; L=4<a class="headerlink" href="#example-block-design-for-single-link-m-8-l-4" title="Link to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_204b_M8L4.svg"><img alt="AD9081-FMCA-EBZ JESD204B M=8 L=4 block diagram" class="align-center" src="../../_images/ad9081_204b_M8L4.svg" width="800" /></a>
<p>The Rx links (ADC Path) operate with the following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=4, M=8, F=4, S=1, NP=16, N=16 (Quick
Config 0x0A)</p></li>
<li><p>Sample Rate: 250 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 250 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 500MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 10Gbps</p></li>
<li><p>QPLL0 or CPLL</p></li>
</ul>
<p>The Tx links (DAC Path) operate with the following parameters:</p>
<ul class="simple">
<li><p>Tx Framer parameters: L=4, M=8, F=4, S=1, NP=16, N=16 (Quick Config
0x09)</p></li>
<li><p>Sample Rate: 250 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 250 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 500MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 10Gbps</p></li>
<li><p>QPLL0 or CPLL</p></li>
</ul>
</section>
<section id="example-block-design-for-single-link-m-4-l-8">
<h4>Example block design for Single link; M=4; L=8<a class="headerlink" href="#example-block-design-for-single-link-m-4-l-8" title="Link to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_204b_M4L8.svg"><img alt="AD9081-FMCA-EBZ JESD204B M=4 L=8 block diagram" class="align-center" src="../../_images/ad9081_204b_M4L8.svg" width="800" /></a>
<p>The Rx links are set for full bandwidth mode and operate with the
following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=8, M=4, F=1, S=1, NP=16, N=16 (Quick
Config 0x12)</p></li>
<li><p>Sample Rate: 1550 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 387.5 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 775MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 15.5Gbps</p></li>
<li><p>QPLL0</p></li>
</ul>
<p>The Tx links are set for full bandwidth mode and operate with the
following parameters:</p>
<ul class="simple">
<li><p>Tx Framer parameters: L=8, M=4, F=1, S=1, NP=16, N=16 (Quick Config
0x11)</p></li>
<li><p>Sample Rate: 1550 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 387.5 MHz (Lane Rate/40)</p></li>
<li><p>REF_CLK: 775MHz (Lane Rate/20)</p></li>
<li><p>JESD204B Lane Rate: 15.5Gbps</p></li>
<li><p>QPLL0</p></li>
</ul>
</section>
<section id="example-block-design-for-single-link-m-2-l-8-jesd204c">
<h4>Example block design for Single link; M=2; L=8; JESD204C<a class="headerlink" href="#example-block-design-for-single-link-m-2-l-8-jesd204c" title="Link to this heading">#</a></h4>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>In 2019_R2 release, the AMD JESD Physical layer IP Core is used,
however in newer versions it is replaced with ADI’s util_adxcvr IP core.</p>
</div>
<a class="reference internal image-reference" href="../../_images/ad9081_204c_M2L8.svg"><img alt="AD9081-FMCA-EBZ JESD204C M=2 L=8 block diagram" class="align-center" src="../../_images/ad9081_204c_M2L8.svg" width="800" /></a>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><strong>Build instructions:</strong></p>
<p>The project must be built with the following parameters:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span><span class="nv">JESD_MODE</span><span class="o">=</span>64B66B<span class="w"> </span><span class="se">\</span>
<span class="nv">RX_RATE</span><span class="o">=</span><span class="m">16</span>.5<span class="w"> </span><span class="se">\</span>
<span class="nv">TX_RATE</span><span class="o">=</span><span class="m">16</span>.5<span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_M</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_L</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_S</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="nv">RX_JESD_NP</span><span class="o">=</span><span class="m">16</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_M</span><span class="o">=</span><span class="m">2</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_L</span><span class="o">=</span><span class="m">8</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_S</span><span class="o">=</span><span class="m">4</span><span class="w"> </span><span class="se">\</span>
<span class="nv">TX_JESD_NP</span><span class="o">=</span><span class="m">8</span>
</pre></div>
</div>
</div>
<p>The Rx link is operating with the following parameters:</p>
<ul class="simple">
<li><p>Rx Deframer parameters: L=8, M=2, F=1, S=2, NP=16, N=16 (Quick Config
0x13)</p></li>
<li><p>Sample Rate: 4000 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>RX_DEVICE_CLK: 250 MHz (Lane Rate/66)</p></li>
<li><p>REF_CLK: 500 MHz (Lane Rate/33)</p></li>
<li><p>JESD204C Lane Rate: 16.5Gbps</p></li>
<li><p>QPLL1</p></li>
</ul>
<p>The Tx link is operating with the following parameters:</p>
<ul class="simple">
<li><p>Tx Framer parameters: L=8, M=2, F=1, S=4, NP=8, N=8 (Quick Config
0x13)</p></li>
<li><p>Sample Rate: 8000 MSPS</p></li>
<li><p>Dual link: No</p></li>
<li><p>TX_DEVICE_CLK: 250 MHz (Lane Rate/66)</p></li>
<li><p>REF_CLK: 500 MHz (Lane Rate/33)</p></li>
<li><p>JESD204C Lane Rate: 16.5Gbps</p></li>
<li><p>QPLL1</p></li>
</ul>
</section>
</section>
<section id="configuration-modes">
<h3>Configuration modes<a class="headerlink" href="#configuration-modes" title="Link to this heading">#</a></h3>
<p>The block design supports configuration of parameters and scales.</p>
<p>We have listed a couple of examples at section
<a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a> and the default modes
for each project.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The parameters for Rx or Tx links can be changed from the
<strong>system_project.tcl</strong> file, located in
hdl/projects/ad9081_fmca_ebz/$CARRIER/system_project.tcl</p>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><code class="docutils literal notranslate"><span class="pre">Lane</span> <span class="pre">Rate</span> <span class="pre">=</span> <span class="pre">I/Q</span> <span class="pre">Sample</span> <span class="pre">Rate</span> <span class="pre">x</span> <span class="pre">M</span> <span class="pre">x</span> <span class="pre">N'</span> <span class="pre">x</span> <span class="pre">(10</span> <span class="pre">\</span> <span class="pre">8)</span> <span class="pre">\</span> <span class="pre">L</span></code></p>
</div>
<p>The following are the parameters of this project that can be configured:</p>
<ul class="simple">
<li><p>JESD_MODE: used link layer encoder mode</p>
<ul>
<li><p>64B66B - 64b66b link layer defined in JESD204C, uses AMD IP as Physical
Layer</p></li>
<li><p>8B10B  - 8b10b link layer defined in JESD204B, uses ADI IP as Physical
Layer</p></li>
</ul>
</li>
<li><p>RX_LANE_RATE: lane rate of the Rx link (MxFE to FPGA)</p></li>
<li><p>TX_LANE_RATE: lane rate of the Tx link (FPGA to MxFE)</p></li>
<li><p>REF_CLK_RATE: the rate of the reference clock</p></li>
<li><p>[RX/TX]_JESD_M: number of converters per link</p></li>
<li><p>[RX/TX]_JESD_L: number of lanes per link</p></li>
<li><p>[RX/TX]_JESD_S: number of samples per frame</p></li>
<li><p>[RX/TX]_JESD_NP: number of bits per sample</p></li>
<li><p>[RX/TX]_NUM_LINKS: number of links</p></li>
<li><p>[RX/TX]_TPL_WIDTH</p></li>
<li><p>TDD_SUPPORT: set to 1, adds the TDD; enables external synchronization through TDD. Must be set to 1 when SHARED_DEVCLK=1</p></li>
<li><p>SHARED_DEVCLK</p></li>
<li><p>TDD_CHANNEL_CNT</p></li>
<li><p>TDD_SYNC_WIDTH</p></li>
<li><p>TDD_SYNC_INT</p></li>
<li><p>TDD_SYNC_EXT</p></li>
<li><p>TDD_SYNC_EXT_CDC: if enabled, the CDC circuitry for the external sync signal is added</p></li>
<li><p>[RX/TX]_KS_PER_CHANNEL: Number of samples stored in internal buffers in
kilosamples per converter (M)</p></li>
<li><p>[ADC/DAC]_DO_MEM_TYPE</p></li>
<li><p>Check out this guide on more details regarding these parameters:
<a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_tdd">axi_tdd</a></p></li>
</ul>
</section>
<section id="clock-scheme">
<h3>Clock scheme<a class="headerlink" href="#clock-scheme" title="Link to this heading">#</a></h3>
<p>The clock sources depend on the carrier that is used:</p>
<section id="zcu102">
<h4><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a><a class="headerlink" href="#zcu102" title="Link to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_clock_scheme_zcu102.svg"><img alt="AD9081-FMCA-EBZ ZCU102 clock scheme" class="align-center" src="../../_images/ad9081_clock_scheme_zcu102.svg" width="800" /></a>
</section>
<section id="vcu118">
<h4><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a><a class="headerlink" href="#vcu118" title="Link to this heading">#</a></h4>
<a class="reference internal image-reference" href="../../_images/ad9081_clock_scheme_vcu118.svg"><img alt="AD9081-FMCA-EBZ VCU118 clock scheme" class="align-center" src="../../_images/ad9081_clock_scheme_vcu118.svg" width="800" /></a>
</section>
<section id="limitations">
<h4>Limitations<a class="headerlink" href="#limitations" title="Link to this heading">#</a></h4>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>For the parameter selection, the following restrictions apply:</p>
<ul class="simple">
<li><p>NP = 8, 12, 16</p></li>
<li><p>F = 1, 2, 3, 4, 6, 8</p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_rx#restrictions">https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_rx#restrictions</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_tx#restrictions">https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_tx#restrictions</a></p></li>
</ul>
</div>
</section>
</section>
<section id="cpu-memory-interconnects-addresses">
<h3>CPU/Memory interconnects addresses<a class="headerlink" href="#cpu-memory-interconnects-addresses" title="Link to this heading">#</a></h3>
<p>The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL (see more at <a class="reference internal" href="../../user_guide/architecture.html#architecture"><span class="std std-ref">HDL Architecture</span></a>).</p>
<p>Depending on the values of parameters $INTF_CFG, $ADI_PHY_SEL and $TDD_SUPPORT,
some IPs are instatiated and some are not.</p>
<p>Check-out the table below to find out the conditions.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance</p></th>
<th class="head"><p>Depends on parameter</p></th>
<th class="head"><p>Zynq/Microblaze</p></th>
<th class="head"><p>ZynqMP</p></th>
<th class="head"><p>Versal</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_rx_xcvr</p></td>
<td><p>$INTF_CFG!=”TX” &amp; $ADI_PHY_SEL==1</p></td>
<td><p>0x44A6_0000</p></td>
<td><p>0x84A6_0000</p></td>
<td><p>0xA4A6_00000</p></td>
</tr>
<tr class="row-odd"><td><p>rx_mxfe_tpl_core</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x44A1_0000</p></td>
<td><p>0x84A1_0000</p></td>
<td><p>0xA4A1_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_rx_jesd</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x44A9_0000</p></td>
<td><p>0x84A9_0000</p></td>
<td><p>0xA4A9_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_rx_dma</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x7C42_0000</p></td>
<td><p>0x9C42_0000</p></td>
<td><p>0xBC42_00000</p></td>
</tr>
<tr class="row-even"><td><p>mxfe_rx_data_offload</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x7C45_0000</p></td>
<td><p>0x9C45_0000</p></td>
<td><p>0xBC45_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_xcvr</p></td>
<td><p>$INTF_CFG!=”RX” &amp; $ADI_PHY_SEL==1</p></td>
<td><p>0x44B6_0000</p></td>
<td><p>0x84B6_0000</p></td>
<td><p>0xA4B6_00000</p></td>
</tr>
<tr class="row-even"><td><p>tx_mxfe_tpl_core</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x44B1_0000</p></td>
<td><p>0x84B1_0000</p></td>
<td><p>0xA4B1_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_jesd</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x44B9_0000</p></td>
<td><p>0x84B9_0000</p></td>
<td><p>0xA4B9_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_tx_dma</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x7C43_0000</p></td>
<td><p>0x9C43_0000</p></td>
<td><p>0xBC43_00000</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe_tx_data_offload</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x7C44_0000</p></td>
<td><p>0x9C44_0000</p></td>
<td><p>0xBC44_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_tdd_0</p></td>
<td><p>$TDD_SUPPORT==1</p></td>
<td><p>0x7C46_0000</p></td>
<td><p>0x9C46_0000</p></td>
<td><p>0xBC46_00000</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="spi-connections">
<h3>SPI connections<a class="headerlink" href="#spi-connections" title="Link to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>SPI type</p></th>
<th class="head"><p>SPI manager instance</p></th>
<th class="head"><p>SPI subordinate</p></th>
<th class="head"><p>CS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS</p></td>
<td><p>spi0</p></td>
<td><p>AD9081</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>spi1</p></td>
<td><p>HMC7044</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="gpios">
<h3>GPIOs<a class="headerlink" href="#gpios" title="Link to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 15.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>GPIO signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>HDL GPIO EMIO</p></th>
<th class="head"><p>Software GPIO</p></th>
<th class="head"><p>Software GPIO</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"><p>(from FPGA view)</p></th>
<th class="head"></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq MP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>gpio[0:10]</p></td>
<td><p>INOUT</p></td>
<td><p>32-42</p></td>
<td><p>86-96</p></td>
<td><p>110-120</p></td>
</tr>
<tr class="row-even"><td><p>hmc_gpio1</p></td>
<td><p>INOUT</p></td>
<td><p>43</p></td>
<td><p>97</p></td>
<td><p>121</p></td>
</tr>
<tr class="row-odd"><td><p>agc0[0:1]</p></td>
<td><p>IN</p></td>
<td><p>44, 45</p></td>
<td><p>98, 99</p></td>
<td><p>122, 123</p></td>
</tr>
<tr class="row-even"><td><p>agc1[0:1]</p></td>
<td><p>IN</p></td>
<td><p>46, 47</p></td>
<td><p>100, 101</p></td>
<td><p>124, 125</p></td>
</tr>
<tr class="row-odd"><td><p>agc2[0:1]</p></td>
<td><p>IN</p></td>
<td><p>48, 49</p></td>
<td><p>102, 103</p></td>
<td><p>126, 127</p></td>
</tr>
<tr class="row-even"><td><p>agc3[0:1]</p></td>
<td><p>IN</p></td>
<td><p>50, 51</p></td>
<td><p>104, 105</p></td>
<td><p>128, 129</p></td>
</tr>
<tr class="row-odd"><td><p>irqb[0:1]</p></td>
<td><p>IN</p></td>
<td><p>52, 53</p></td>
<td><p>106, 107</p></td>
<td><p>130, 131</p></td>
</tr>
<tr class="row-even"><td><p>hmc_sync</p></td>
<td><p>OUT</p></td>
<td><p>54</p></td>
<td><p>108</p></td>
<td><p>132</p></td>
</tr>
<tr class="row-odd"><td><p>rstb</p></td>
<td><p>OUT</p></td>
<td><p>55</p></td>
<td><p>109</p></td>
<td><p>133</p></td>
</tr>
<tr class="row-even"><td><p>rxen[0:1]</p></td>
<td><p>OUT</p></td>
<td><p>56, 57</p></td>
<td><p>110, 111</p></td>
<td><p>134, 135</p></td>
</tr>
<tr class="row-odd"><td><p>txen[0:1]</p></td>
<td><p>OUT</p></td>
<td><p>58, 59</p></td>
<td><p>112, 113</p></td>
<td><p>136, 137</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Link to this heading">#</a></h3>
<p>Below are the Programmable Logic interrupts used in this project.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux Zynq</p></th>
<th class="head"><p>Actual Zynq</p></th>
<th class="head"><p>Linux ZynqMP</p></th>
<th class="head"><p>Actual ZynqMP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_rx_dma</p></td>
<td><p>13</p></td>
<td><p>57</p></td>
<td><p>89</p></td>
<td><p>109</p></td>
<td><p>141</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_dma</p></td>
<td><p>12</p></td>
<td><p>56</p></td>
<td><p>88</p></td>
<td><p>108</p></td>
<td><p>140</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_rx_jesd</p></td>
<td><p>11</p></td>
<td><p>55</p></td>
<td><p>87</p></td>
<td><p>107</p></td>
<td><p>139</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_jesd</p></td>
<td><p>10</p></td>
<td><p>54</p></td>
<td><p>86</p></td>
<td><p>106</p></td>
<td><p>138</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="building-the-hdl-project">
<h2>Building the HDL project<a class="headerlink" href="#building-the-hdl-project" title="Link to this heading">#</a></h2>
<p>The design is built upon ADI’s generic HDL reference design framework.
ADI does not distribute the bit/elf files of these projects so they
must be built from the sources available <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master//">here</a>. To get
the source you must
<a class="reference external" href="https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository">clone</a>
the HDL repository.</p>
<p>Then go to the <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/projects/ad9081_fmca_ebz">projects/ad9081_fmca_ebz</a>
location and run the make command by typing in your command prompt:</p>
<p><strong>Linux/Cygwin/WSL</strong></p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span>user@analog:~$ cd hdl/projects/ad9081_fmca_ebz/zcu102
<span class="hll"><span class="linenos">2</span>// these are just examples of how to write the *make* command with parameters
</span><span class="linenos">3</span>user@analog:~/hdl/projects/ad9081_fmca_ebz/zcu102$ make parameter1=value parameter2=value
<span class="linenos">4</span>
<span class="linenos">5</span>user@analog:~$ cd hdl/projects/ad9081_fmca_ebz/a10soc
<span class="hll"><span class="linenos">6</span>// these are just examples of how to write the *make* command with parameters
</span><span class="linenos">7</span>user@analog:~/hdl/projects/ad9081_fmca_ebz/a10soc$ make RX_LANE_RATE=2.5 TX_LANE_RATE=2.5 RX_JESD_L=8 RX_JESD_M=4 RX_JESD_S=1 RX_JESD_NP=16 TX_JESD_L=8 TX_JESD_M=4 TX_JESD_S=1 TX_JESD_NP=16
</pre></div>
</div>
<p>The following dropdowns contain tables with the parameters that can be used to
configure this project, depending on the carrier used.
Where a cell contains a — (dash) it means that the parameter doesn’t exist
for that project (ad9081_fmca_ebz/carrier or ad9082_fmca_ebz/carrier).</p>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>For the parameter selection, the following restrictions apply:</p>
<ul class="simple">
<li><p>NP = 8, 12, 16</p></li>
<li><p>F = 1, 2, 3, 4, 6, 8</p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_rx#restrictions">https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_rx#restrictions</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_tx#restrictions">https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_tx#restrictions</a></p></li>
</ul>
<p><code class="docutils literal notranslate"><span class="pre">NP</span></code> notation is equivalent with <code class="docutils literal notranslate"><span class="pre">N'</span></code></p>
</div>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="b8aafcd90068233e586ae9dfbdde843dcf08330b" name="b8aafcd90068233e586ae9dfbdde843dcf08330b" type="checkbox"></input><label for="b8aafcd90068233e586ae9dfbdde843dcf08330b"><p>Default values of the ``make`` parameters for AD9081-FMCA-EBZ</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" rowspan="2"><p>Parameter</p></th>
<th class="head" colspan="6"><p>Default value of the parameters depending on carrier</p></th>
</tr>
<tr class="row-even"><th class="head"><p>A10SoC</p></th>
<th class="head"><p>VCK190</p></th>
<th class="head"><p>VCU118</p></th>
<th class="head"><p>VCU128</p></th>
<th class="head"><p>ZC706</p></th>
<th class="head"><p>ZCU102</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>JESD_MODE</p></td>
<td><p>—</p></td>
<td><p>64B66B</p></td>
<td><p>8B10B</p></td>
<td><p>8B10B</p></td>
<td><p>8B10B</p></td>
<td><p>8B10B</p></td>
</tr>
<tr class="row-even"><td><p>RX_LANE_RATE</p></td>
<td><p>10</p></td>
<td><p>24.75</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-odd"><td><p>TX_LANE_RATE</p></td>
<td><p>10</p></td>
<td><p>24.75</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
<td><p>10</p></td>
</tr>
<tr class="row-even"><td><p>REF_CLK_RATE</p></td>
<td><p>—</p></td>
<td><p>375</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_M</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_L</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_S</p></td>
<td><p>1</p></td>
<td><p>2</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_NP</p></td>
<td><p>16</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>RX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td><p>1</p></td>
<td><p>2</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_NP</p></td>
<td><p>16</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>TX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_SUPPORT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>SHARED_DEVCLK</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_CHANNEL_CNT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>TDD_SYNC_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>32</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_SYNC_INT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TDD_SYNC_EXT</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>TDD_SYNC_EXT_CDC</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>RX_KS_PER_CHANNEL</p></td>
<td><p>32</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>16384</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>TX_KS_PER_CHANNEL</p></td>
<td><p>32</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>16384</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>ADC_DO_MEM_TYPE</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>2</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>DAC_DO_MEM_TYPE</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>2</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div><div><div class="collapsible docutils container">
<input class="collapsible_input" id="0ac3edf16516bf32c861b8fb1448a489820d45b9" name="0ac3edf16516bf32c861b8fb1448a489820d45b9" type="checkbox"></input><label for="0ac3edf16516bf32c861b8fb1448a489820d45b9"><p>Default values of the ``make`` parameters for AD9082-FMCA-EBZ</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" rowspan="2"><p>Parameter</p></th>
<th class="head" colspan="4"><dl class="simple">
<dt>Default value of the parameters</dt><dd><p>depending on carrier</p>
</dd>
</dl>
</th>
</tr>
<tr class="row-even"><th class="head"><p>VCK190</p></th>
<th class="head"><p>VCU118</p></th>
<th class="head"><p>ZC706</p></th>
<th class="head"><p>ZCU102</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>JESD_MODE</p></td>
<td><p>64B66B</p></td>
<td><p>8B10B</p></td>
<td><p><span class="red">8B10B*</span></p></td>
<td><p><span class="red">8B10B*</span></p></td>
</tr>
<tr class="row-even"><td><p>RX_LANE_RATE</p></td>
<td><p>24.75</p></td>
<td><p>15</p></td>
<td><p>10</p></td>
<td><p>15</p></td>
</tr>
<tr class="row-odd"><td><p>TX_LANE_RATE</p></td>
<td><p>24.75</p></td>
<td><p>15</p></td>
<td><p>10</p></td>
<td><p>15</p></td>
</tr>
<tr class="row-even"><td><p>REF_CLK_RATE</p></td>
<td><p>375</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_M</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_L</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_S</p></td>
<td><p>4</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_NP</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>RX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td><p>8</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_NP</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>TX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>RX_KS_PER_CHANNEL</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>TX_KS_PER_CHANNEL</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><code class="docutils literal notranslate"><span class="pre">*</span></code> — for this carrier only the 8B10B mode is supported</p>
</div>
</div>
</div>
</div><p>The result of the build, if parameters were used, will be in a folder named
by the configuration used:</p>
<p>if the following command was run</p>
<p><code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">RX_LANE_RATE=2.5</span> <span class="pre">TX_LANE_RATE=2.5</span> <span class="pre">RX_JESD_L=8</span> <span class="pre">RX_JESD_M=4</span> <span class="pre">RX_JESD_S=1</span> <span class="pre">RX_JESD_NP=16</span> <span class="pre">TX_JESD_L=8</span> <span class="pre">TX_JESD_M=4</span> <span class="pre">TX_JESD_S=1</span> <span class="pre">TX_JESD_NP=16</span></code></p>
<p>then the folder name will be:</p>
<p><code class="docutils literal notranslate"><span class="pre">RXRATE2_5_TXRATE2_5_RXL8_RXM4_RXS1_RXNP16_TXL8_TXM4_TXS1_TXNP16</span></code>
because of truncation of some keywords so the name will not exceed the limits
of the Operating System (<code class="docutils literal notranslate"><span class="pre">JESD</span></code>, <code class="docutils literal notranslate"><span class="pre">LANE</span></code>, etc. are removed) of 260
characters.</p>
<p>A more comprehensive build guide can be found in the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">Build an HDL project</span></a> user guide.</p>
</section>
<section id="software-considerations">
<h2>Software considerations<a class="headerlink" href="#software-considerations" title="Link to this heading">#</a></h2>
<section id="adc-crossbar-config">
<h3>ADC - crossbar config<a class="headerlink" href="#adc-crossbar-config" title="Link to this heading">#</a></h3>
<p>Due to physical constraints, Rx lanes are reordered as described in the
following table.</p>
<p>e.g physical lane 2 from ADC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ADC phy Lane</p></th>
<th class="head"><p>FPGA Rx lane / Logical Lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="dac-crossbar-config">
<h3>DAC - crossbar config<a class="headerlink" href="#dac-crossbar-config" title="Link to this heading">#</a></h3>
<p>Due to physical constraints, Tx lanes are reordered as described in the
following table.</p>
<p>e.g physical lane 2 from DAC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DAC phy lane</p></th>
<th class="head"><p>FPGA Tx lane / Logical lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>3</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="resources">
<h2>Resources<a class="headerlink" href="#resources" title="Link to this heading">#</a></h2>
<section id="systems-related">
<h3>Systems related<a class="headerlink" href="#systems-related" title="Link to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz">[Wiki] AD9081 &amp; AD9082 &amp; AD9988 &amp; AD9986 Prototyping Platform User Guide</a></p></li>
<li><p>Here you can find all the quick start guides on wiki documentation:dokuwiki:<cite>[Wiki] AD9081 Quick Start Guides &lt;resources/eval/user-guides/ad9081_fmca_ebz/quickstart&gt;</cite></p></li>
</ul>
<p>Here you can find the quick start guides available for these evaluation boards:</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq UltraScale+ MP</p></th>
<th class="head"><p>Microblaze</p></th>
<th class="head"><p>Versal</p></th>
<th class="head"><p>Arria 10</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AD9081/AD9082-FMCA-EBZ</p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/zynq">ZC706</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/zynqmp">ZCU102</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/microblaze">VCU118</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/versal">VCK190/VMK180</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081/quickstart/a10soc">A10SoC</a></p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="hardware-related">
<h3>Hardware related<a class="headerlink" href="#hardware-related" title="Link to this heading">#</a></h3>
<ul class="simple">
<li><p>Product datasheets:</p>
<ul>
<li><p><a class="reference external" href="https://www.analog.com/AD9081.html">AD9081</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9082.html">AD9082</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9988.html">AD9988</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9986.html">AD9986</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-ad9082-ug-1578.pdf">UG-1578, Device User Guide</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-fmca-ebz-9082-fmca-ebz-ug-1829.pdf">UG-1829, Evaluation Board User Guide</a></p></li>
</ul>
</section>
<section id="hdl-related">
<h3>HDL related<a class="headerlink" href="#hdl-related" title="Link to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/projects/ad9081_fmca_ebz">AD9081_FMCA_EBZ HDL project source code</a></p></li>
<li><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/projects/ad9082_fmca_ebz">AD9082_FMCA_EBZ HDL project source code</a></p></li>
</ul>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 30.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>IP name</p></th>
<th class="head"><p>Source code link</p></th>
<th class="head"><p>Documentation link</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_DMAC</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/axi_dmac">library/axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_SYSID</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/axi_sysid">library/axi_sysid</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_sysid">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>SYSID_ROM</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/sysid_rom">library/sysid_rom</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_sysid">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_CPACK2</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/util_pack/util_cpack2">library/util_pack/util_cpack2</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_cpack">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_UPACK2</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/util_pack/util_upack2">library/util_pack/util_upack2</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_upack">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_ADXCVR for AMD</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/xilinx/util_adxcvr">library/xilinx/util_adxcvr</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_xcvr">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_ADXCVR for Intel</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/intel/axi_adxcvr">library/intel/axi_adxcvr</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_adxcvr">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_ADXCVR for AMD</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/xilinx/axi_adxcvr">library/intel/axi_adxcvr</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_adxcvr">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_JESD204_RX</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/jesd204/axi_jesd204_rx">library/jesd204/axi_jesd204_rx</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_rx">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_JESD204_TX</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/jesd204/axi_jesd204_tx">library/jesd204/axi_jesd204_tx</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_tx">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>JESD204_TPL_ADC</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/jesd204/jesd204_tpl_adc">library/jesd204/jesd204_tpl_adc</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/jesd204_tpl_adc">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>JESD204_TPL_DAC</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/jesd204/jesd204_tpl_dac">library/jesd204/jesd204_tpl_dac</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/jesd204_tpl_dac">[Wiki]</a></p></td>
</tr>
</tbody>
</table>
</div>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/hdl/generic_jesd_bds">[Wiki] Generic JESD204B block designs</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204">[Wiki] JESD204B High-Speed Serial Interface Support</a></p></li>
</ul>
</section>
<section id="software-related">
<h3>Software related<a class="headerlink" href="#software-related" title="Link to this heading">#</a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081">[Wiki] AD9081-FMCA-EBZ Linux driver wiki page</a></p></li>
<li><p>Python support:</p>
<ul>
<li><p><a class="reference external" href="https://analogdevicesinc.github.io/pyadi-iio/devices/adi.ad9081.html">AD9081 class documentation</a></p></li>
<li><p><a class="reference external" href="https://analogdevicesinc.github.io/pyadi-iio/">PyADI-IIO documentation</a></p></li>
</ul>
</li>
</ul>
</section>
</section>
<section id="more-information">
<h2>More information<a class="headerlink" href="#more-information" title="Link to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../user_guide/index.html#user-guide"><span class="std std-ref">ADI HDL User guide</span></a></p></li>
</ul>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Link to this heading">#</a></h2>
<p><a class="reference external" href="https://www.analog.com/en/index.html">Analog Devices, Inc.</a> will provide <strong>limited</strong> online support for anyone using
the <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master//">reference design</a> with <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> components
via the <a class="reference external" href="https://ez.analog.com/fpga">EngineerZone</a> FPGA reference designs forum.</p>
<p>For questions regarding the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> Linux device drivers, device trees, etc. from
our <a class="reference external" href="https://github.com/analogdevicesinc/linux/blob/master//">Linux GitHub repository</a>, the team will offer
support on the <a class="reference external" href="https://ez.analog.com/linux-software-drivers">EngineerZone</a> Linux software drivers forum.</p>
<p>For questions concerning the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> No-OS drivers, from our
<a class="reference external" href="https://github.com/analogdevicesinc/no-os/blob/master//">No-OS GitHub repository</a>, the team will offer support
on the <a class="reference external" href="https://ez.analog.com/microcontroller-no-os-drivers">EngineerZone</a> microcontroller No-OS drivers forum.</p>
<p>It should be noted, that the older the tools’ versions and release
branches are, the lower the chances to receive support from <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a>
engineers.</p>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="../ad9783_ebz/index.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">AD9783-EBZ HDL project</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="../../library/spi_engine/tutorial.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">SPI Engine Tutorial - PulSAR-ADC</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2023, Analog Devices Inc
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">AD9081-FMCA-EBZ/AD9082-FMCA-EBZ HDL project</a><ul>
<li><a class="reference internal" href="#overview">Overview</a></li>
<li><a class="reference internal" href="#supported-boards">Supported boards</a></li>
<li><a class="reference internal" href="#supported-devices">Supported devices</a></li>
<li><a class="reference internal" href="#supported-carriers">Supported carriers</a></li>
<li><a class="reference internal" href="#block-design">Block design</a><ul>
<li><a class="reference internal" href="#block-diagram">Block diagram</a><ul>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-8-l-4">Example block design for Single link; M=8; L=4</a></li>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-4-l-8">Example block design for Single link; M=4; L=8</a></li>
<li><a class="reference internal" href="#example-block-design-for-single-link-m-2-l-8-jesd204c">Example block design for Single link; M=2; L=8; JESD204C</a></li>
</ul>
</li>
<li><a class="reference internal" href="#configuration-modes">Configuration modes</a></li>
<li><a class="reference internal" href="#clock-scheme">Clock scheme</a><ul>
<li><a class="reference internal" href="#zcu102">ZCU102</a></li>
<li><a class="reference internal" href="#vcu118">VCU118</a></li>
<li><a class="reference internal" href="#limitations">Limitations</a></li>
</ul>
</li>
<li><a class="reference internal" href="#cpu-memory-interconnects-addresses">CPU/Memory interconnects addresses</a></li>
<li><a class="reference internal" href="#spi-connections">SPI connections</a></li>
<li><a class="reference internal" href="#gpios">GPIOs</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a></li>
<li><a class="reference internal" href="#software-considerations">Software considerations</a><ul>
<li><a class="reference internal" href="#adc-crossbar-config">ADC - crossbar config</a></li>
<li><a class="reference internal" href="#dac-crossbar-config">DAC - crossbar config</a></li>
</ul>
</li>
<li><a class="reference internal" href="#resources">Resources</a><ul>
<li><a class="reference internal" href="#systems-related">Systems related</a></li>
<li><a class="reference internal" href="#hardware-related">Hardware related</a></li>
<li><a class="reference internal" href="#hdl-related">HDL related</a></li>
<li><a class="reference internal" href="#software-related">Software related</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More information</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../_static/documentation_options.js?v=34cd777e"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/scripts/furo.js?v=32e29ea5"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    </body>
</html>