$date
	Thu Feb 27 18:07:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module jf $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1"
#10
0"
#12
1$
#15
1"
#20
0"
#25
1"
#30
0"
#32
0$
1#
#35
1!
1"
#40
0"
#45
1"
#50
0"
#52
1$
#55
0!
1"
#60
0"
#65
1!
1"
#70
0"
#72
