{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09813,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09907,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00186566,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00237702,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000975961,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00237702,
	"finish__design__instance__count__class:buffer": 23,
	"finish__design__instance__area__class:buffer": 31.654,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 35,
	"finish__design__instance__area__class:timing_repair_buffer": 27.93,
	"finish__design__instance__count__class:inverter": 30,
	"finish__design__instance__area__class:inverter": 18.088,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 2.66,
	"finish__design__instance__count__class:sequential_cell": 50,
	"finish__design__instance__area__class:sequential_cell": 227.696,
	"finish__design__instance__count__class:multi_input_combinational_cell": 218,
	"finish__design__instance__area__class:multi_input_combinational_cell": 333.032,
	"finish__design__instance__count": 364,
	"finish__design__instance__area": 647.71,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.238778,
	"finish__clock__skew__setup": 0.00229736,
	"finish__clock__skew__hold": 0.00229736,
	"finish__timing__drv__max_slew_limit": 0.71661,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.690196,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000569362,
	"finish__power__switching__total": 0.000249836,
	"finish__power__leakage__total": 1.45505e-05,
	"finish__power__total": 0.000833748,
	"finish__design__io": 38,
	"finish__design__die__area": 1296,
	"finish__design__core__area": 1136.35,
	"finish__design__instance__count": 412,
	"finish__design__instance__area": 660.478,
	"finish__design__instance__count__stdcell": 412,
	"finish__design__instance__area__stdcell": 660.478,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.581227,
	"finish__design__instance__utilization__stdcell": 0.581227,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4272,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4272,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}