$date
  Wed Nov 29 15:40:25 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux_8x1 $end
$var reg 3 ! s[2:0] $end
$var reg 8 " d[7:0] $end
$var reg 1 # y $end
$scope module dut $end
$var reg 8 $ d[7:0] $end
$var reg 3 % s[2:0] $end
$var reg 1 & o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b000 !
b00000001 "
1#
b00000001 $
b000 %
1&
#1000000
b001 !
b00000010 "
b00000010 $
b001 %
#2000000
b010 !
b00000100 "
b00000100 $
b010 %
#3000000
b011 !
b00001000 "
b00001000 $
b011 %
#4000000
b100 !
b00010000 "
b00010000 $
b100 %
#5000000
b101 !
b00100000 "
b00100000 $
b101 %
#6000000
b110 !
b01000000 "
b01000000 $
b110 %
#7000000
b111 !
b10000000 "
b10000000 $
b111 %
#8000000
