

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc'
================================================================
* Date:           Mon Nov  4 21:47:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.330 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                           |                                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                          Instance                                         |                                     Module                                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104  |dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        6|      109|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       15|      143|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+---+-----+-----+
    |                                          Instance                                         |                                     Module                                     | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+---+-----+-----+
    |grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104  |dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj  |        0|   0|  6|  109|    0|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+---+-----+-----+
    |Total                                                                                      |                                                                                |        0|   0|  6|  109|    0|
    +-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  14|          3|    1|          3|
    |ap_done             |   9|          2|    1|          2|
    |indvars_iv26_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  32|          7|    3|          7|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                  Name                                                  | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                               |  2|   0|    2|          0|
    |ap_done_reg                                                                                             |  1|   0|    1|          0|
    |grp_dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj_fu_104_ap_start_reg  |  1|   0|    1|          0|
    |tmp_reg_136                                                                                             |  5|   0|    8|          3|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                   |  9|   0|   12|          3|
    +--------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc|  return value|
|local_C_0_7                  |   in|   32|     ap_none|                                          local_C_0_7|       pointer|
|local_C_0_6                  |   in|   32|     ap_none|                                          local_C_0_6|       pointer|
|local_C_0_5                  |   in|   32|     ap_none|                                          local_C_0_5|       pointer|
|local_C_0_4                  |   in|   32|     ap_none|                                          local_C_0_4|       pointer|
|local_C_0_3                  |   in|   32|     ap_none|                                          local_C_0_3|       pointer|
|local_C_0_2                  |   in|   32|     ap_none|                                          local_C_0_2|       pointer|
|local_C_0_1                  |   in|   32|     ap_none|                                          local_C_0_1|       pointer|
|local_C_0                    |   in|   32|     ap_none|                                            local_C_0|       pointer|
|indvars_iv26_dout            |   in|    5|     ap_fifo|                                         indvars_iv26|       pointer|
|indvars_iv26_num_data_valid  |   in|    3|     ap_fifo|                                         indvars_iv26|       pointer|
|indvars_iv26_fifo_cap        |   in|    3|     ap_fifo|                                         indvars_iv26|       pointer|
|indvars_iv26_empty_n         |   in|    1|     ap_fifo|                                         indvars_iv26|       pointer|
|indvars_iv26_read            |  out|    1|     ap_fifo|                                         indvars_iv26|       pointer|
|v219_address0                |  out|    8|   ap_memory|                                                 v219|         array|
|v219_ce0                     |  out|    1|   ap_memory|                                                 v219|         array|
|v219_we0                     |  out|    1|   ap_memory|                                                 v219|         array|
|v219_d0                      |  out|   32|   ap_memory|                                                 v219|         array|
+-----------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

