
Encoder_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000630c  080002ac  080002ac  000012ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080065b8  080065b8  000075b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080065f0  080065f0  000075f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080065f8  080065f8  000075f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080065fc  080065fc  000075fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08006600  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000110  24000010  08006610  00008010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000120  08006610  00008120  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013f7b  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000027df  00000000  00000000  0001bfb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e00  00000000  00000000  0001e798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000ad3  00000000  00000000  0001f598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003004b  00000000  00000000  0002006b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000156eb  00000000  00000000  000500b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00134d6b  00000000  00000000  000657a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0019a50c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003984  00000000  00000000  0019a550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004a  00000000  00000000  0019ded4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	@ (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	@ (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	24000010 	.word	0x24000010
 80002c8:	00000000 	.word	0x00000000
 80002cc:	080065a0 	.word	0x080065a0

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	@ (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	@ (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	@ (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	24000014 	.word	0x24000014
 80002e8:	080065a0 	.word	0x080065a0

080002ec <__aeabi_uldivmod>:
 80002ec:	b953      	cbnz	r3, 8000304 <__aeabi_uldivmod+0x18>
 80002ee:	b94a      	cbnz	r2, 8000304 <__aeabi_uldivmod+0x18>
 80002f0:	2900      	cmp	r1, #0
 80002f2:	bf08      	it	eq
 80002f4:	2800      	cmpeq	r0, #0
 80002f6:	bf1c      	itt	ne
 80002f8:	f04f 31ff 	movne.w	r1, #4294967295
 80002fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000300:	f000 b988 	b.w	8000614 <__aeabi_idiv0>
 8000304:	f1ad 0c08 	sub.w	ip, sp, #8
 8000308:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030c:	f000 f806 	bl	800031c <__udivmoddi4>
 8000310:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000318:	b004      	add	sp, #16
 800031a:	4770      	bx	lr

0800031c <__udivmoddi4>:
 800031c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000320:	9d08      	ldr	r5, [sp, #32]
 8000322:	468e      	mov	lr, r1
 8000324:	4604      	mov	r4, r0
 8000326:	4688      	mov	r8, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14a      	bne.n	80003c2 <__udivmoddi4+0xa6>
 800032c:	428a      	cmp	r2, r1
 800032e:	4617      	mov	r7, r2
 8000330:	d962      	bls.n	80003f8 <__udivmoddi4+0xdc>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	b14e      	cbz	r6, 800034c <__udivmoddi4+0x30>
 8000338:	f1c6 0320 	rsb	r3, r6, #32
 800033c:	fa01 f806 	lsl.w	r8, r1, r6
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	40b7      	lsls	r7, r6
 8000346:	ea43 0808 	orr.w	r8, r3, r8
 800034a:	40b4      	lsls	r4, r6
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	fa1f fc87 	uxth.w	ip, r7
 8000354:	fbb8 f1fe 	udiv	r1, r8, lr
 8000358:	0c23      	lsrs	r3, r4, #16
 800035a:	fb0e 8811 	mls	r8, lr, r1, r8
 800035e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000362:	fb01 f20c 	mul.w	r2, r1, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x62>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000370:	f080 80ea 	bcs.w	8000548 <__udivmoddi4+0x22c>
 8000374:	429a      	cmp	r2, r3
 8000376:	f240 80e7 	bls.w	8000548 <__udivmoddi4+0x22c>
 800037a:	3902      	subs	r1, #2
 800037c:	443b      	add	r3, r7
 800037e:	1a9a      	subs	r2, r3, r2
 8000380:	b2a3      	uxth	r3, r4
 8000382:	fbb2 f0fe 	udiv	r0, r2, lr
 8000386:	fb0e 2210 	mls	r2, lr, r0, r2
 800038a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000392:	459c      	cmp	ip, r3
 8000394:	d909      	bls.n	80003aa <__udivmoddi4+0x8e>
 8000396:	18fb      	adds	r3, r7, r3
 8000398:	f100 32ff 	add.w	r2, r0, #4294967295
 800039c:	f080 80d6 	bcs.w	800054c <__udivmoddi4+0x230>
 80003a0:	459c      	cmp	ip, r3
 80003a2:	f240 80d3 	bls.w	800054c <__udivmoddi4+0x230>
 80003a6:	443b      	add	r3, r7
 80003a8:	3802      	subs	r0, #2
 80003aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003ae:	eba3 030c 	sub.w	r3, r3, ip
 80003b2:	2100      	movs	r1, #0
 80003b4:	b11d      	cbz	r5, 80003be <__udivmoddi4+0xa2>
 80003b6:	40f3      	lsrs	r3, r6
 80003b8:	2200      	movs	r2, #0
 80003ba:	e9c5 3200 	strd	r3, r2, [r5]
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d905      	bls.n	80003d2 <__udivmoddi4+0xb6>
 80003c6:	b10d      	cbz	r5, 80003cc <__udivmoddi4+0xb0>
 80003c8:	e9c5 0100 	strd	r0, r1, [r5]
 80003cc:	2100      	movs	r1, #0
 80003ce:	4608      	mov	r0, r1
 80003d0:	e7f5      	b.n	80003be <__udivmoddi4+0xa2>
 80003d2:	fab3 f183 	clz	r1, r3
 80003d6:	2900      	cmp	r1, #0
 80003d8:	d146      	bne.n	8000468 <__udivmoddi4+0x14c>
 80003da:	4573      	cmp	r3, lr
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xc8>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 8105 	bhi.w	80005ee <__udivmoddi4+0x2d2>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	4690      	mov	r8, r2
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e5      	beq.n	80003be <__udivmoddi4+0xa2>
 80003f2:	e9c5 4800 	strd	r4, r8, [r5]
 80003f6:	e7e2      	b.n	80003be <__udivmoddi4+0xa2>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f000 8090 	beq.w	800051e <__udivmoddi4+0x202>
 80003fe:	fab2 f682 	clz	r6, r2
 8000402:	2e00      	cmp	r6, #0
 8000404:	f040 80a4 	bne.w	8000550 <__udivmoddi4+0x234>
 8000408:	1a8a      	subs	r2, r1, r2
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000410:	b280      	uxth	r0, r0
 8000412:	b2bc      	uxth	r4, r7
 8000414:	2101      	movs	r1, #1
 8000416:	fbb2 fcfe 	udiv	ip, r2, lr
 800041a:	fb0e 221c 	mls	r2, lr, ip, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb04 f20c 	mul.w	r2, r4, ip
 8000426:	429a      	cmp	r2, r3
 8000428:	d907      	bls.n	800043a <__udivmoddi4+0x11e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000430:	d202      	bcs.n	8000438 <__udivmoddi4+0x11c>
 8000432:	429a      	cmp	r2, r3
 8000434:	f200 80e0 	bhi.w	80005f8 <__udivmoddi4+0x2dc>
 8000438:	46c4      	mov	ip, r8
 800043a:	1a9b      	subs	r3, r3, r2
 800043c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000440:	fb0e 3312 	mls	r3, lr, r2, r3
 8000444:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000448:	fb02 f404 	mul.w	r4, r2, r4
 800044c:	429c      	cmp	r4, r3
 800044e:	d907      	bls.n	8000460 <__udivmoddi4+0x144>
 8000450:	18fb      	adds	r3, r7, r3
 8000452:	f102 30ff 	add.w	r0, r2, #4294967295
 8000456:	d202      	bcs.n	800045e <__udivmoddi4+0x142>
 8000458:	429c      	cmp	r4, r3
 800045a:	f200 80ca 	bhi.w	80005f2 <__udivmoddi4+0x2d6>
 800045e:	4602      	mov	r2, r0
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000466:	e7a5      	b.n	80003b4 <__udivmoddi4+0x98>
 8000468:	f1c1 0620 	rsb	r6, r1, #32
 800046c:	408b      	lsls	r3, r1
 800046e:	fa22 f706 	lsr.w	r7, r2, r6
 8000472:	431f      	orrs	r7, r3
 8000474:	fa0e f401 	lsl.w	r4, lr, r1
 8000478:	fa20 f306 	lsr.w	r3, r0, r6
 800047c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000480:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000484:	4323      	orrs	r3, r4
 8000486:	fa00 f801 	lsl.w	r8, r0, r1
 800048a:	fa1f fc87 	uxth.w	ip, r7
 800048e:	fbbe f0f9 	udiv	r0, lr, r9
 8000492:	0c1c      	lsrs	r4, r3, #16
 8000494:	fb09 ee10 	mls	lr, r9, r0, lr
 8000498:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800049c:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a0:	45a6      	cmp	lr, r4
 80004a2:	fa02 f201 	lsl.w	r2, r2, r1
 80004a6:	d909      	bls.n	80004bc <__udivmoddi4+0x1a0>
 80004a8:	193c      	adds	r4, r7, r4
 80004aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80004ae:	f080 809c 	bcs.w	80005ea <__udivmoddi4+0x2ce>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	f240 8099 	bls.w	80005ea <__udivmoddi4+0x2ce>
 80004b8:	3802      	subs	r0, #2
 80004ba:	443c      	add	r4, r7
 80004bc:	eba4 040e 	sub.w	r4, r4, lr
 80004c0:	fa1f fe83 	uxth.w	lr, r3
 80004c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c8:	fb09 4413 	mls	r4, r9, r3, r4
 80004cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d4:	45a4      	cmp	ip, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1ce>
 80004d8:	193c      	adds	r4, r7, r4
 80004da:	f103 3eff 	add.w	lr, r3, #4294967295
 80004de:	f080 8082 	bcs.w	80005e6 <__udivmoddi4+0x2ca>
 80004e2:	45a4      	cmp	ip, r4
 80004e4:	d97f      	bls.n	80005e6 <__udivmoddi4+0x2ca>
 80004e6:	3b02      	subs	r3, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ee:	eba4 040c 	sub.w	r4, r4, ip
 80004f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f6:	4564      	cmp	r4, ip
 80004f8:	4673      	mov	r3, lr
 80004fa:	46e1      	mov	r9, ip
 80004fc:	d362      	bcc.n	80005c4 <__udivmoddi4+0x2a8>
 80004fe:	d05f      	beq.n	80005c0 <__udivmoddi4+0x2a4>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x1fe>
 8000502:	ebb8 0203 	subs.w	r2, r8, r3
 8000506:	eb64 0409 	sbc.w	r4, r4, r9
 800050a:	fa04 f606 	lsl.w	r6, r4, r6
 800050e:	fa22 f301 	lsr.w	r3, r2, r1
 8000512:	431e      	orrs	r6, r3
 8000514:	40cc      	lsrs	r4, r1
 8000516:	e9c5 6400 	strd	r6, r4, [r5]
 800051a:	2100      	movs	r1, #0
 800051c:	e74f      	b.n	80003be <__udivmoddi4+0xa2>
 800051e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000522:	0c01      	lsrs	r1, r0, #16
 8000524:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000528:	b280      	uxth	r0, r0
 800052a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052e:	463b      	mov	r3, r7
 8000530:	4638      	mov	r0, r7
 8000532:	463c      	mov	r4, r7
 8000534:	46b8      	mov	r8, r7
 8000536:	46be      	mov	lr, r7
 8000538:	2620      	movs	r6, #32
 800053a:	fbb1 f1f7 	udiv	r1, r1, r7
 800053e:	eba2 0208 	sub.w	r2, r2, r8
 8000542:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000546:	e766      	b.n	8000416 <__udivmoddi4+0xfa>
 8000548:	4601      	mov	r1, r0
 800054a:	e718      	b.n	800037e <__udivmoddi4+0x62>
 800054c:	4610      	mov	r0, r2
 800054e:	e72c      	b.n	80003aa <__udivmoddi4+0x8e>
 8000550:	f1c6 0220 	rsb	r2, r6, #32
 8000554:	fa2e f302 	lsr.w	r3, lr, r2
 8000558:	40b7      	lsls	r7, r6
 800055a:	40b1      	lsls	r1, r6
 800055c:	fa20 f202 	lsr.w	r2, r0, r2
 8000560:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000564:	430a      	orrs	r2, r1
 8000566:	fbb3 f8fe 	udiv	r8, r3, lr
 800056a:	b2bc      	uxth	r4, r7
 800056c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000570:	0c11      	lsrs	r1, r2, #16
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb08 f904 	mul.w	r9, r8, r4
 800057a:	40b0      	lsls	r0, r6
 800057c:	4589      	cmp	r9, r1
 800057e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000582:	b280      	uxth	r0, r0
 8000584:	d93e      	bls.n	8000604 <__udivmoddi4+0x2e8>
 8000586:	1879      	adds	r1, r7, r1
 8000588:	f108 3cff 	add.w	ip, r8, #4294967295
 800058c:	d201      	bcs.n	8000592 <__udivmoddi4+0x276>
 800058e:	4589      	cmp	r9, r1
 8000590:	d81f      	bhi.n	80005d2 <__udivmoddi4+0x2b6>
 8000592:	eba1 0109 	sub.w	r1, r1, r9
 8000596:	fbb1 f9fe 	udiv	r9, r1, lr
 800059a:	fb09 f804 	mul.w	r8, r9, r4
 800059e:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a2:	b292      	uxth	r2, r2
 80005a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d229      	bcs.n	8000600 <__udivmoddi4+0x2e4>
 80005ac:	18ba      	adds	r2, r7, r2
 80005ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b2:	d2c4      	bcs.n	800053e <__udivmoddi4+0x222>
 80005b4:	4542      	cmp	r2, r8
 80005b6:	d2c2      	bcs.n	800053e <__udivmoddi4+0x222>
 80005b8:	f1a9 0102 	sub.w	r1, r9, #2
 80005bc:	443a      	add	r2, r7
 80005be:	e7be      	b.n	800053e <__udivmoddi4+0x222>
 80005c0:	45f0      	cmp	r8, lr
 80005c2:	d29d      	bcs.n	8000500 <__udivmoddi4+0x1e4>
 80005c4:	ebbe 0302 	subs.w	r3, lr, r2
 80005c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005cc:	3801      	subs	r0, #1
 80005ce:	46e1      	mov	r9, ip
 80005d0:	e796      	b.n	8000500 <__udivmoddi4+0x1e4>
 80005d2:	eba7 0909 	sub.w	r9, r7, r9
 80005d6:	4449      	add	r1, r9
 80005d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80005dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e0:	fb09 f804 	mul.w	r8, r9, r4
 80005e4:	e7db      	b.n	800059e <__udivmoddi4+0x282>
 80005e6:	4673      	mov	r3, lr
 80005e8:	e77f      	b.n	80004ea <__udivmoddi4+0x1ce>
 80005ea:	4650      	mov	r0, sl
 80005ec:	e766      	b.n	80004bc <__udivmoddi4+0x1a0>
 80005ee:	4608      	mov	r0, r1
 80005f0:	e6fd      	b.n	80003ee <__udivmoddi4+0xd2>
 80005f2:	443b      	add	r3, r7
 80005f4:	3a02      	subs	r2, #2
 80005f6:	e733      	b.n	8000460 <__udivmoddi4+0x144>
 80005f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005fc:	443b      	add	r3, r7
 80005fe:	e71c      	b.n	800043a <__udivmoddi4+0x11e>
 8000600:	4649      	mov	r1, r9
 8000602:	e79c      	b.n	800053e <__udivmoddi4+0x222>
 8000604:	eba1 0109 	sub.w	r1, r1, r9
 8000608:	46c4      	mov	ip, r8
 800060a:	fbb1 f9fe 	udiv	r9, r1, lr
 800060e:	fb09 f804 	mul.w	r8, r9, r4
 8000612:	e7c4      	b.n	800059e <__udivmoddi4+0x282>

08000614 <__aeabi_idiv0>:
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop

08000618 <AS5600_CheckConnection>:
const float   AS5600_RAW_TO_RPM         = 60.0 / 4096;

extern I2C_HandleTypeDef hi2c1;

uint8_t AS5600_CheckConnection(I2C_HandleTypeDef *hi2c1)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ref;
	ref = HAL_I2C_IsDeviceReady(hi2c1, AS5600_I2C_ADDR, 3, 100);
 8000620:	2364      	movs	r3, #100	@ 0x64
 8000622:	2203      	movs	r2, #3
 8000624:	216c      	movs	r1, #108	@ 0x6c
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f001 fb56 	bl	8001cd8 <HAL_I2C_IsDeviceReady>
 800062c:	4603      	mov	r3, r0
 800062e:	73fb      	strb	r3, [r7, #15]

    if (ref == HAL_OK)
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	2b00      	cmp	r3, #0
 8000634:	d101      	bne.n	800063a <AS5600_CheckConnection+0x22>
    {
        // Thiết bị phản hồi ACK -> I2C hoạt động tốt
        return 1;
 8000636:	2301      	movs	r3, #1
 8000638:	e000      	b.n	800063c <AS5600_CheckConnection+0x24>
    }
    else
    {
        // Không nhận được phản hồi -> lỗi I2C hoặc chưa kết nối
        return 0;
 800063a:	2300      	movs	r3, #0
    }
}
 800063c:	4618      	mov	r0, r3
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <AS5600_ReadRawAngle>:

void AS5600_ReadRawAngle(I2C_HandleTypeDef *hi2c1, uint16_t *angle12)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af04      	add	r7, sp, #16
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	6039      	str	r1, [r7, #0]
    uint8_t buf[2];

    // Read 2 bytes from register RAW_ANGLE_MSB (0x0C) & RAW_ANGLE_LSB (0x0D)
    HAL_I2C_Mem_Read(
 800064e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000652:	9302      	str	r3, [sp, #8]
 8000654:	2302      	movs	r3, #2
 8000656:	9301      	str	r3, [sp, #4]
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2301      	movs	r3, #1
 8000660:	220c      	movs	r2, #12
 8000662:	216c      	movs	r1, #108	@ 0x6c
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f001 fa1d 	bl	8001aa4 <HAL_I2C_Mem_Read>
		2,
		500                        // timeout 100ms
);

    // Combines 12 bits (bits [11:0])
    uint16_t raw = (((uint16_t)buf[0] << 8) | buf[1]);
 800066a:	7b3b      	ldrb	r3, [r7, #12]
 800066c:	b21b      	sxth	r3, r3
 800066e:	021b      	lsls	r3, r3, #8
 8000670:	b21a      	sxth	r2, r3
 8000672:	7b7b      	ldrb	r3, [r7, #13]
 8000674:	b21b      	sxth	r3, r3
 8000676:	4313      	orrs	r3, r2
 8000678:	b21b      	sxth	r3, r3
 800067a:	81fb      	strh	r3, [r7, #14]
    *angle12 = raw;
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	89fa      	ldrh	r2, [r7, #14]
 8000680:	801a      	strh	r2, [r3, #0]
}
 8000682:	bf00      	nop
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}

0800068a <AS5600_WriteZPOS>:

void AS5600_WriteZPOS(I2C_HandleTypeDef *hi2c1, uint16_t zpos12)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b088      	sub	sp, #32
 800068e:	af04      	add	r7, sp, #16
 8000690:	6078      	str	r0, [r7, #4]
 8000692:	460b      	mov	r3, r1
 8000694:	807b      	strh	r3, [r7, #2]
	// Limit to 12-bit values ​​(guaranteed not to exceed 4095)
    zpos12 &= 0x0FFF;
 8000696:	887b      	ldrh	r3, [r7, #2]
 8000698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800069c:	807b      	strh	r3, [r7, #2]

    // ZPOS consists of 2 bytes:
    // - MSB (0x01): contains 4 high bits (bits 11:8)
    // - LSB (0x02): contains 8 low bits (bits 7:0)
    uint8_t zp_data_msb = (uint8_t)((zpos12 >> 8) & 0x0F);
 800069e:	887b      	ldrh	r3, [r7, #2]
 80006a0:	0a1b      	lsrs	r3, r3, #8
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	f003 030f 	and.w	r3, r3, #15
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	73fb      	strb	r3, [r7, #15]
    uint8_t zp_data_lsb = (uint8_t)(zpos12 & 0xFF);
 80006ae:	887b      	ldrh	r3, [r7, #2]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	73bb      	strb	r3, [r7, #14]

    // Write MSB first
    HAL_I2C_Mem_Write(
 80006b4:	2364      	movs	r3, #100	@ 0x64
 80006b6:	9302      	str	r3, [sp, #8]
 80006b8:	2301      	movs	r3, #1
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	f107 030f 	add.w	r3, r7, #15
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	2301      	movs	r3, #1
 80006c4:	2201      	movs	r2, #1
 80006c6:	216c      	movs	r1, #108	@ 0x6c
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f001 f8d7 	bl	800187c <HAL_I2C_Mem_Write>
        1,
        100
    );

    // Write LSB later
    HAL_I2C_Mem_Write(
 80006ce:	2364      	movs	r3, #100	@ 0x64
 80006d0:	9302      	str	r3, [sp, #8]
 80006d2:	2301      	movs	r3, #1
 80006d4:	9301      	str	r3, [sp, #4]
 80006d6:	f107 030e 	add.w	r3, r7, #14
 80006da:	9300      	str	r3, [sp, #0]
 80006dc:	2301      	movs	r3, #1
 80006de:	2202      	movs	r2, #2
 80006e0:	216c      	movs	r1, #108	@ 0x6c
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f001 f8ca 	bl	800187c <HAL_I2C_Mem_Write>
        I2C_MEMADD_SIZE_8BIT,
        &zp_data_lsb,
        1,
        100
    );
}
 80006e8:	bf00      	nop
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <AS5600_ReadZPOS>:

void AS5600_ReadZPOS(I2C_HandleTypeDef *hi2c1, uint16_t *zpos12)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b088      	sub	sp, #32
 80006f4:	af04      	add	r7, sp, #16
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
    uint8_t buf1[2];

    /* Read 2 consecutive bytes starting from ZPOS_MSB (0x01) -> will read 0x01 and 0x02 */
    HAL_I2C_Mem_Read(
 80006fa:	2364      	movs	r3, #100	@ 0x64
 80006fc:	9302      	str	r3, [sp, #8]
 80006fe:	2302      	movs	r3, #2
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	f107 030c 	add.w	r3, r7, #12
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	2301      	movs	r3, #1
 800070a:	2201      	movs	r2, #1
 800070c:	216c      	movs	r1, #108	@ 0x6c
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f001 f9c8 	bl	8001aa4 <HAL_I2C_Mem_Read>
        2,
        100
    );

    /* 12-bit combination */
    uint16_t zp_raw = ((uint16_t)buf1[0] << 8) | buf1[1];
 8000714:	7b3b      	ldrb	r3, [r7, #12]
 8000716:	b21b      	sxth	r3, r3
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	b21a      	sxth	r2, r3
 800071c:	7b7b      	ldrb	r3, [r7, #13]
 800071e:	b21b      	sxth	r3, r3
 8000720:	4313      	orrs	r3, r2
 8000722:	b21b      	sxth	r3, r3
 8000724:	81fb      	strh	r3, [r7, #14]
    *zpos12 = zp_raw;
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	89fa      	ldrh	r2, [r7, #14]
 800072a:	801a      	strh	r2, [r3, #0]
}
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <AS5600_WriteMPOS>:

void AS5600_WriteMPOS(I2C_HandleTypeDef *hi2c1, uint16_t mpos12)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b088      	sub	sp, #32
 8000738:	af04      	add	r7, sp, #16
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
	// Limit to 12-bit values ​​(guaranteed not to exceed 4095)
    mpos12 &= 0x0FFF;
 8000740:	887b      	ldrh	r3, [r7, #2]
 8000742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000746:	807b      	strh	r3, [r7, #2]

    // MPOS consists of 2 bytes:
    // - MSB (0x03): contains 4 high bits (bits 11:8)
    // - LSB (0x04): contains 8 low bits (bits 7:0)
    uint8_t mp_data_msb = (uint8_t)((mpos12 >> 8) & 0x0F);
 8000748:	887b      	ldrh	r3, [r7, #2]
 800074a:	0a1b      	lsrs	r3, r3, #8
 800074c:	b29b      	uxth	r3, r3
 800074e:	b2db      	uxtb	r3, r3
 8000750:	f003 030f 	and.w	r3, r3, #15
 8000754:	b2db      	uxtb	r3, r3
 8000756:	73fb      	strb	r3, [r7, #15]
    uint8_t mp_data_lsb = (uint8_t)(mpos12 & 0xFF);
 8000758:	887b      	ldrh	r3, [r7, #2]
 800075a:	b2db      	uxtb	r3, r3
 800075c:	73bb      	strb	r3, [r7, #14]

    // Write MSB first
    HAL_I2C_Mem_Write(
 800075e:	2364      	movs	r3, #100	@ 0x64
 8000760:	9302      	str	r3, [sp, #8]
 8000762:	2301      	movs	r3, #1
 8000764:	9301      	str	r3, [sp, #4]
 8000766:	f107 030f 	add.w	r3, r7, #15
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2301      	movs	r3, #1
 800076e:	2203      	movs	r2, #3
 8000770:	216c      	movs	r1, #108	@ 0x6c
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f001 f882 	bl	800187c <HAL_I2C_Mem_Write>
        1,
        100
    );

    // Write LSB later
    HAL_I2C_Mem_Write(
 8000778:	2364      	movs	r3, #100	@ 0x64
 800077a:	9302      	str	r3, [sp, #8]
 800077c:	2301      	movs	r3, #1
 800077e:	9301      	str	r3, [sp, #4]
 8000780:	f107 030e 	add.w	r3, r7, #14
 8000784:	9300      	str	r3, [sp, #0]
 8000786:	2301      	movs	r3, #1
 8000788:	2204      	movs	r2, #4
 800078a:	216c      	movs	r1, #108	@ 0x6c
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f001 f875 	bl	800187c <HAL_I2C_Mem_Write>
        I2C_MEMADD_SIZE_8BIT,
        &mp_data_lsb,
        1,
        100
    );
}
 8000792:	bf00      	nop
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <AS5600_ReadMPOS>:

void AS5600_ReadMPOS(I2C_HandleTypeDef *hi2c1, uint16_t *mpos12)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	b088      	sub	sp, #32
 800079e:	af04      	add	r7, sp, #16
 80007a0:	6078      	str	r0, [r7, #4]
 80007a2:	6039      	str	r1, [r7, #0]
    uint8_t buf2[2];

    /* Read 2 consecutive bytes starting from MPOS_MSB (0x03) -> will read 0x03 and 0x04 */
    HAL_I2C_Mem_Read(
 80007a4:	2364      	movs	r3, #100	@ 0x64
 80007a6:	9302      	str	r3, [sp, #8]
 80007a8:	2302      	movs	r3, #2
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	f107 030c 	add.w	r3, r7, #12
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	2301      	movs	r3, #1
 80007b4:	2203      	movs	r2, #3
 80007b6:	216c      	movs	r1, #108	@ 0x6c
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f001 f973 	bl	8001aa4 <HAL_I2C_Mem_Read>
        2,
        100
    );

    /* 12-bit combination */
    uint16_t mp_raw = ((uint16_t)buf2[0] << 8) | buf2[1];
 80007be:	7b3b      	ldrb	r3, [r7, #12]
 80007c0:	b21b      	sxth	r3, r3
 80007c2:	021b      	lsls	r3, r3, #8
 80007c4:	b21a      	sxth	r2, r3
 80007c6:	7b7b      	ldrb	r3, [r7, #13]
 80007c8:	b21b      	sxth	r3, r3
 80007ca:	4313      	orrs	r3, r2
 80007cc:	b21b      	sxth	r3, r3
 80007ce:	81fb      	strh	r3, [r7, #14]
    *mpos12 = mp_raw;
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	89fa      	ldrh	r2, [r7, #14]
 80007d4:	801a      	strh	r2, [r3, #0]
}
 80007d6:	bf00      	nop
 80007d8:	3710      	adds	r7, #16
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <AS5600_MakeSmooth>:
        );
    }
}

void AS5600_MakeSmooth(I2C_HandleTypeDef *hi2c1)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b088      	sub	sp, #32
 80007e2:	af04      	add	r7, sp, #16
 80007e4:	6078      	str	r0, [r7, #4]
	uint8_t filter_mode = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	73fb      	strb	r3, [r7, #15]
	filter_mode = (AS5600_SLOW_FILTER_8X | (AS5600_FF_THRESHOLD_SLOW_FILTER_ONLY << 2));
 80007ea:	2301      	movs	r3, #1
 80007ec:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(
 80007ee:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80007f2:	9302      	str	r3, [sp, #8]
 80007f4:	2301      	movs	r3, #1
 80007f6:	9301      	str	r3, [sp, #4]
 80007f8:	f107 030f 	add.w	r3, r7, #15
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	2301      	movs	r3, #1
 8000800:	2207      	movs	r2, #7
 8000802:	216c      	movs	r1, #108	@ 0x6c
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f001 f839 	bl	800187c <HAL_I2C_Mem_Write>
	        I2C_MEMADD_SIZE_8BIT,
	        &filter_mode,
	        1,
	        500                   // timeout 500ms
	    );
}
 800080a:	bf00      	nop
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b088      	sub	sp, #32
 8000818:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 030c 	add.w	r3, r7, #12
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	4b1a      	ldr	r3, [pc, #104]	@ (8000894 <MX_GPIO_Init+0x80>)
 800082c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000830:	4a18      	ldr	r2, [pc, #96]	@ (8000894 <MX_GPIO_Init+0x80>)
 8000832:	f043 0301 	orr.w	r3, r3, #1
 8000836:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800083a:	4b16      	ldr	r3, [pc, #88]	@ (8000894 <MX_GPIO_Init+0x80>)
 800083c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000848:	4b12      	ldr	r3, [pc, #72]	@ (8000894 <MX_GPIO_Init+0x80>)
 800084a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800084e:	4a11      	ldr	r2, [pc, #68]	@ (8000894 <MX_GPIO_Init+0x80>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000858:	4b0e      	ldr	r3, [pc, #56]	@ (8000894 <MX_GPIO_Init+0x80>)
 800085a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800085e:	f003 0302 	and.w	r3, r3, #2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	2101      	movs	r1, #1
 800086a:	480b      	ldr	r0, [pc, #44]	@ (8000898 <MX_GPIO_Init+0x84>)
 800086c:	f000 ff36 	bl	80016dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000870:	2301      	movs	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	2301      	movs	r3, #1
 8000876:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000880:	f107 030c 	add.w	r3, r7, #12
 8000884:	4619      	mov	r1, r3
 8000886:	4804      	ldr	r0, [pc, #16]	@ (8000898 <MX_GPIO_Init+0x84>)
 8000888:	f000 fd78 	bl	800137c <HAL_GPIO_Init>

}
 800088c:	bf00      	nop
 800088e:	3720      	adds	r7, #32
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	58024400 	.word	0x58024400
 8000898:	58020400 	.word	0x58020400

0800089c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000914 <MX_I2C1_Init+0x78>)
 80008a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80008a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008a8:	4a1b      	ldr	r2, [pc, #108]	@ (8000918 <MX_I2C1_Init+0x7c>)
 80008aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008ac:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008b2:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008be:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008c4:	4b12      	ldr	r3, [pc, #72]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ca:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008d6:	480e      	ldr	r0, [pc, #56]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008d8:	f000 ff34 	bl	8001744 <HAL_I2C_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80008e2:	f000 f961 	bl	8000ba8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008e6:	2100      	movs	r1, #0
 80008e8:	4809      	ldr	r0, [pc, #36]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008ea:	f001 fdbd 	bl	8002468 <HAL_I2CEx_ConfigAnalogFilter>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80008f4:	f000 f958 	bl	8000ba8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008f8:	2100      	movs	r1, #0
 80008fa:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_I2C1_Init+0x74>)
 80008fc:	f001 fdff 	bl	80024fe <HAL_I2CEx_ConfigDigitalFilter>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000906:	f000 f94f 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	2400002c 	.word	0x2400002c
 8000914:	40005400 	.word	0x40005400
 8000918:	00707cbb 	.word	0x00707cbb

0800091c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b0ba      	sub	sp, #232	@ 0xe8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000934:	f107 0310 	add.w	r3, r7, #16
 8000938:	22c0      	movs	r2, #192	@ 0xc0
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f005 fe03 	bl	8006548 <memset>
  if(i2cHandle->Instance==I2C1)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a26      	ldr	r2, [pc, #152]	@ (80009e0 <HAL_I2C_MspInit+0xc4>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d145      	bne.n	80009d8 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800094c:	f04f 0208 	mov.w	r2, #8
 8000950:	f04f 0300 	mov.w	r3, #0
 8000954:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000958:	2300      	movs	r3, #0
 800095a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800095e:	f107 0310 	add.w	r3, r7, #16
 8000962:	4618      	mov	r0, r3
 8000964:	f002 fe30 	bl	80035c8 <HAL_RCCEx_PeriphCLKConfig>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800096e:	f000 f91b 	bl	8000ba8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <HAL_I2C_MspInit+0xc8>)
 8000974:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000978:	4a1a      	ldr	r2, [pc, #104]	@ (80009e4 <HAL_I2C_MspInit+0xc8>)
 800097a:	f043 0302 	orr.w	r3, r3, #2
 800097e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000982:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <HAL_I2C_MspInit+0xc8>)
 8000984:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000988:	f003 0302 	and.w	r3, r3, #2
 800098c:	60fb      	str	r3, [r7, #12]
 800098e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000990:	23c0      	movs	r3, #192	@ 0xc0
 8000992:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000996:	2312      	movs	r3, #18
 8000998:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800099c:	2301      	movs	r3, #1
 800099e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009a8:	2304      	movs	r3, #4
 80009aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009b2:	4619      	mov	r1, r3
 80009b4:	480c      	ldr	r0, [pc, #48]	@ (80009e8 <HAL_I2C_MspInit+0xcc>)
 80009b6:	f000 fce1 	bl	800137c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009ba:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <HAL_I2C_MspInit+0xc8>)
 80009bc:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80009c0:	4a08      	ldr	r2, [pc, #32]	@ (80009e4 <HAL_I2C_MspInit+0xc8>)
 80009c2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009c6:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 80009ca:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_I2C_MspInit+0xc8>)
 80009cc:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80009d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80009d8:	bf00      	nop
 80009da:	37e8      	adds	r7, #232	@ 0xe8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40005400 	.word	0x40005400
 80009e4:	58024400 	.word	0x58024400
 80009e8:	58020400 	.word	0x58020400

080009ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009f0:	f000 f8ae 	bl	8000b50 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f4:	f000 fab0 	bl	8000f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f8:	f000 f846 	bl	8000a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fc:	f7ff ff0a 	bl	8000814 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a00:	f7ff ff4c 	bl	800089c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000a04:	f000 f9c8 	bl	8000d98 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    /* USER CODE END WHILE */
	  testing = AS5600_CheckConnection(&hi2c1);
 8000a08:	4819      	ldr	r0, [pc, #100]	@ (8000a70 <main+0x84>)
 8000a0a:	f7ff fe05 	bl	8000618 <AS5600_CheckConnection>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	461a      	mov	r2, r3
 8000a12:	4b18      	ldr	r3, [pc, #96]	@ (8000a74 <main+0x88>)
 8000a14:	701a      	strb	r2, [r3, #0]
	  AS5600_MakeSmooth(&hi2c1);
 8000a16:	4816      	ldr	r0, [pc, #88]	@ (8000a70 <main+0x84>)
 8000a18:	f7ff fee1 	bl	80007de <AS5600_MakeSmooth>
	  AS5600_ReadRawAngle(&hi2c1, &RawTestAngle);
 8000a1c:	4916      	ldr	r1, [pc, #88]	@ (8000a78 <main+0x8c>)
 8000a1e:	4814      	ldr	r0, [pc, #80]	@ (8000a70 <main+0x84>)
 8000a20:	f7ff fe10 	bl	8000644 <AS5600_ReadRawAngle>
	  AS5600_WriteZPOS(&hi2c1, RawTestAngle);
 8000a24:	4b14      	ldr	r3, [pc, #80]	@ (8000a78 <main+0x8c>)
 8000a26:	881b      	ldrh	r3, [r3, #0]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4811      	ldr	r0, [pc, #68]	@ (8000a70 <main+0x84>)
 8000a2c:	f7ff fe2d 	bl	800068a <AS5600_WriteZPOS>
	  AS5600_ReadZPOS(&hi2c1, &zp_test_angle);
 8000a30:	4912      	ldr	r1, [pc, #72]	@ (8000a7c <main+0x90>)
 8000a32:	480f      	ldr	r0, [pc, #60]	@ (8000a70 <main+0x84>)
 8000a34:	f7ff fe5c 	bl	80006f0 <AS5600_ReadZPOS>
	  HAL_Delay(100);
 8000a38:	2064      	movs	r0, #100	@ 0x64
 8000a3a:	f000 fb1f 	bl	800107c <HAL_Delay>

	  AS5600_ReadRawAngle(&hi2c1, &RawTestAngle);
 8000a3e:	490e      	ldr	r1, [pc, #56]	@ (8000a78 <main+0x8c>)
 8000a40:	480b      	ldr	r0, [pc, #44]	@ (8000a70 <main+0x84>)
 8000a42:	f7ff fdff 	bl	8000644 <AS5600_ReadRawAngle>
	  AS5600_WriteMPOS(&hi2c1, RawTestAngle);
 8000a46:	4b0c      	ldr	r3, [pc, #48]	@ (8000a78 <main+0x8c>)
 8000a48:	881b      	ldrh	r3, [r3, #0]
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4808      	ldr	r0, [pc, #32]	@ (8000a70 <main+0x84>)
 8000a4e:	f7ff fe71 	bl	8000734 <AS5600_WriteMPOS>
	  AS5600_ReadMPOS(&hi2c1, &mp_test_angle);
 8000a52:	490b      	ldr	r1, [pc, #44]	@ (8000a80 <main+0x94>)
 8000a54:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <main+0x84>)
 8000a56:	f7ff fea0 	bl	800079a <AS5600_ReadMPOS>

	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	4809      	ldr	r0, [pc, #36]	@ (8000a84 <main+0x98>)
 8000a5e:	f000 fe56 	bl	800170e <HAL_GPIO_TogglePin>
	  HAL_Delay(1000); /* 1000 ms on/off -> 2 Hz blink */
 8000a62:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a66:	f000 fb09 	bl	800107c <HAL_Delay>
	  testing = AS5600_CheckConnection(&hi2c1);
 8000a6a:	bf00      	nop
 8000a6c:	e7cc      	b.n	8000a08 <main+0x1c>
 8000a6e:	bf00      	nop
 8000a70:	2400002c 	.word	0x2400002c
 8000a74:	24000080 	.word	0x24000080
 8000a78:	24000086 	.word	0x24000086
 8000a7c:	24000082 	.word	0x24000082
 8000a80:	24000084 	.word	0x24000084
 8000a84:	58020400 	.word	0x58020400

08000a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b09c      	sub	sp, #112	@ 0x70
 8000a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a92:	224c      	movs	r2, #76	@ 0x4c
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f005 fd56 	bl	8006548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2220      	movs	r2, #32
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f005 fd50 	bl	8006548 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xE003FFFF;
 8000aa8:	4b26      	ldr	r3, [pc, #152]	@ (8000b44 <SystemClock_Config+0xbc>)
 8000aaa:	4a27      	ldr	r2, [pc, #156]	@ (8000b48 <SystemClock_Config+0xc0>)
 8000aac:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ab0:	2004      	movs	r0, #4
 8000ab2:	f001 fd71 	bl	8002598 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	603b      	str	r3, [r7, #0]
 8000aba:	4b24      	ldr	r3, [pc, #144]	@ (8000b4c <SystemClock_Config+0xc4>)
 8000abc:	699b      	ldr	r3, [r3, #24]
 8000abe:	4a23      	ldr	r2, [pc, #140]	@ (8000b4c <SystemClock_Config+0xc4>)
 8000ac0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ac4:	6193      	str	r3, [r2, #24]
 8000ac6:	4b21      	ldr	r3, [pc, #132]	@ (8000b4c <SystemClock_Config+0xc4>)
 8000ac8:	699b      	ldr	r3, [r3, #24]
 8000aca:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ad2:	bf00      	nop
 8000ad4:	4b1d      	ldr	r3, [pc, #116]	@ (8000b4c <SystemClock_Config+0xc4>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000adc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ae0:	d1f8      	bne.n	8000ad4 <SystemClock_Config+0x4c>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ae2:	2302      	movs	r3, #2
 8000ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000aea:	2340      	movs	r3, #64	@ 0x40
 8000aec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af6:	4618      	mov	r0, r3
 8000af8:	f001 fda8 	bl	800264c <HAL_RCC_OscConfig>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000b02:	f000 f851 	bl	8000ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b06:	233f      	movs	r3, #63	@ 0x3f
 8000b08:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b1a:	2340      	movs	r3, #64	@ 0x40
 8000b1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b22:	2300      	movs	r3, #0
 8000b24:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	2102      	movs	r1, #2
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f002 f9c0 	bl	8002eb0 <HAL_RCC_ClockConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000b36:	f000 f837 	bl	8000ba8 <Error_Handler>
  }
}
 8000b3a:	bf00      	nop
 8000b3c:	3770      	adds	r7, #112	@ 0x70
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	58024400 	.word	0x58024400
 8000b48:	e003ffff 	.word	0xe003ffff
 8000b4c:	58024800 	.word	0x58024800

08000b50 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000b56:	463b      	mov	r3, r7
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000b62:	f000 fb93 	bl	800128c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000b66:	2301      	movs	r3, #1
 8000b68:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000b72:	231f      	movs	r3, #31
 8000b74:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000b76:	2387      	movs	r3, #135	@ 0x87
 8000b78:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000b82:	2301      	movs	r3, #1
 8000b84:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000b86:	2301      	movs	r3, #1
 8000b88:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000b92:	463b      	mov	r3, r7
 8000b94:	4618      	mov	r0, r3
 8000b96:	f000 fbb1 	bl	80012fc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000b9a:	2004      	movs	r0, #4
 8000b9c:	f000 fb8e 	bl	80012bc <HAL_MPU_Enable>

}
 8000ba0:	bf00      	nop
 8000ba2:	3710      	adds	r7, #16
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bd80      	pop	{r7, pc}

08000ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bac:	b672      	cpsid	i
}
 8000bae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <Error_Handler+0x8>

08000bb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <HAL_MspInit+0x30>)
 8000bbc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000bc0:	4a08      	ldr	r2, [pc, #32]	@ (8000be4 <HAL_MspInit+0x30>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000bca:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <HAL_MspInit+0x30>)
 8000bcc:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000bd0:	f003 0302 	and.w	r3, r3, #2
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	58024400 	.word	0x58024400

08000be8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <NMI_Handler+0x4>

08000bf0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <MemManage_Handler+0x4>

08000c00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <BusFault_Handler+0x4>

08000c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <UsageFault_Handler+0x4>

08000c10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c22:	bf00      	nop
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c3e:	f000 f9fd 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c4c:	4b3e      	ldr	r3, [pc, #248]	@ (8000d48 <SystemInit+0x100>)
 8000c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c52:	4a3d      	ldr	r2, [pc, #244]	@ (8000d48 <SystemInit+0x100>)
 8000c54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8000d4c <SystemInit+0x104>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f003 030f 	and.w	r3, r3, #15
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d807      	bhi.n	8000c78 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c68:	4b38      	ldr	r3, [pc, #224]	@ (8000d4c <SystemInit+0x104>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f023 030f 	bic.w	r3, r3, #15
 8000c70:	4a36      	ldr	r2, [pc, #216]	@ (8000d4c <SystemInit+0x104>)
 8000c72:	f043 0303 	orr.w	r3, r3, #3
 8000c76:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c78:	4b35      	ldr	r3, [pc, #212]	@ (8000d50 <SystemInit+0x108>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a34      	ldr	r2, [pc, #208]	@ (8000d50 <SystemInit+0x108>)
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c84:	4b32      	ldr	r3, [pc, #200]	@ (8000d50 <SystemInit+0x108>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c8a:	4b31      	ldr	r3, [pc, #196]	@ (8000d50 <SystemInit+0x108>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	4930      	ldr	r1, [pc, #192]	@ (8000d50 <SystemInit+0x108>)
 8000c90:	4b30      	ldr	r3, [pc, #192]	@ (8000d54 <SystemInit+0x10c>)
 8000c92:	4013      	ands	r3, r2
 8000c94:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c96:	4b2d      	ldr	r3, [pc, #180]	@ (8000d4c <SystemInit+0x104>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f003 030c 	and.w	r3, r3, #12
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d007      	beq.n	8000cb2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8000d4c <SystemInit+0x104>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f023 030f 	bic.w	r3, r3, #15
 8000caa:	4a28      	ldr	r2, [pc, #160]	@ (8000d4c <SystemInit+0x104>)
 8000cac:	f043 0303 	orr.w	r3, r3, #3
 8000cb0:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000cb2:	4b27      	ldr	r3, [pc, #156]	@ (8000d50 <SystemInit+0x108>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000cb8:	4b25      	ldr	r3, [pc, #148]	@ (8000d50 <SystemInit+0x108>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000cbe:	4b24      	ldr	r3, [pc, #144]	@ (8000d50 <SystemInit+0x108>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cc4:	4b22      	ldr	r3, [pc, #136]	@ (8000d50 <SystemInit+0x108>)
 8000cc6:	4a24      	ldr	r2, [pc, #144]	@ (8000d58 <SystemInit+0x110>)
 8000cc8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cca:	4b21      	ldr	r3, [pc, #132]	@ (8000d50 <SystemInit+0x108>)
 8000ccc:	4a23      	ldr	r2, [pc, #140]	@ (8000d5c <SystemInit+0x114>)
 8000cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d50 <SystemInit+0x108>)
 8000cd2:	4a23      	ldr	r2, [pc, #140]	@ (8000d60 <SystemInit+0x118>)
 8000cd4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d50 <SystemInit+0x108>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d50 <SystemInit+0x108>)
 8000cde:	4a20      	ldr	r2, [pc, #128]	@ (8000d60 <SystemInit+0x118>)
 8000ce0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d50 <SystemInit+0x108>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000ce8:	4b19      	ldr	r3, [pc, #100]	@ (8000d50 <SystemInit+0x108>)
 8000cea:	4a1d      	ldr	r2, [pc, #116]	@ (8000d60 <SystemInit+0x118>)
 8000cec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cee:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <SystemInit+0x108>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000cf4:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <SystemInit+0x108>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a15      	ldr	r2, [pc, #84]	@ (8000d50 <SystemInit+0x108>)
 8000cfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cfe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d00:	4b13      	ldr	r3, [pc, #76]	@ (8000d50 <SystemInit+0x108>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d06:	4b12      	ldr	r3, [pc, #72]	@ (8000d50 <SystemInit+0x108>)
 8000d08:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000d0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d113      	bne.n	8000d3c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d14:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <SystemInit+0x108>)
 8000d16:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000d50 <SystemInit+0x108>)
 8000d1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d20:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	@ (8000d64 <SystemInit+0x11c>)
 8000d26:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d2a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d2c:	4b08      	ldr	r3, [pc, #32]	@ (8000d50 <SystemInit+0x108>)
 8000d2e:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8000d32:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <SystemInit+0x108>)
 8000d34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d38:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d3c:	bf00      	nop
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	e000ed00 	.word	0xe000ed00
 8000d4c:	52002000 	.word	0x52002000
 8000d50:	58024400 	.word	0x58024400
 8000d54:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d58:	02020200 	.word	0x02020200
 8000d5c:	01ff0000 	.word	0x01ff0000
 8000d60:	01010280 	.word	0x01010280
 8000d64:	52004000 	.word	0x52004000

08000d68 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000d6c:	4b09      	ldr	r3, [pc, #36]	@ (8000d94 <ExitRun0Mode+0x2c>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	4a08      	ldr	r2, [pc, #32]	@ (8000d94 <ExitRun0Mode+0x2c>)
 8000d72:	f023 0302 	bic.w	r3, r3, #2
 8000d76:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000d78:	bf00      	nop
 8000d7a:	4b06      	ldr	r3, [pc, #24]	@ (8000d94 <ExitRun0Mode+0x2c>)
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0f9      	beq.n	8000d7a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000d86:	bf00      	nop
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	58024800 	.word	0x58024800

08000d98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d9c:	4b22      	ldr	r3, [pc, #136]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000d9e:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <MX_USART2_UART_Init+0x94>)
 8000da0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000da2:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000da4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000da8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000daa:	4b1f      	ldr	r3, [pc, #124]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000db6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dbe:	220c      	movs	r2, #12
 8000dc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc2:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dc8:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dce:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dda:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000de0:	4811      	ldr	r0, [pc, #68]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000de2:	f004 f9d1 	bl	8005188 <HAL_UART_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000dec:	f7ff fedc 	bl	8000ba8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000df0:	2100      	movs	r1, #0
 8000df2:	480d      	ldr	r0, [pc, #52]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000df4:	f005 fadd 	bl	80063b2 <HAL_UARTEx_SetTxFifoThreshold>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000dfe:	f7ff fed3 	bl	8000ba8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e02:	2100      	movs	r1, #0
 8000e04:	4808      	ldr	r0, [pc, #32]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000e06:	f005 fb12 	bl	800642e <HAL_UARTEx_SetRxFifoThreshold>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e10:	f7ff feca 	bl	8000ba8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e14:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000e16:	f005 fa93 	bl	8006340 <HAL_UARTEx_DisableFifoMode>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e20:	f7ff fec2 	bl	8000ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	24000088 	.word	0x24000088
 8000e2c:	40004400 	.word	0x40004400

08000e30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b0ba      	sub	sp, #232	@ 0xe8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	22c0      	movs	r2, #192	@ 0xc0
 8000e4e:	2100      	movs	r1, #0
 8000e50:	4618      	mov	r0, r3
 8000e52:	f005 fb79 	bl	8006548 <memset>
  if(uartHandle->Instance==USART2)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a26      	ldr	r2, [pc, #152]	@ (8000ef4 <HAL_UART_MspInit+0xc4>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d145      	bne.n	8000eec <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e60:	f04f 0202 	mov.w	r2, #2
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e72:	f107 0310 	add.w	r3, r7, #16
 8000e76:	4618      	mov	r0, r3
 8000e78:	f002 fba6 	bl	80035c8 <HAL_RCCEx_PeriphCLKConfig>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e82:	f7ff fe91 	bl	8000ba8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e86:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <HAL_UART_MspInit+0xc8>)
 8000e88:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000e8c:	4a1a      	ldr	r2, [pc, #104]	@ (8000ef8 <HAL_UART_MspInit+0xc8>)
 8000e8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e92:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000e96:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <HAL_UART_MspInit+0xc8>)
 8000e98:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000e9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ea0:	60fb      	str	r3, [r7, #12]
 8000ea2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea4:	4b14      	ldr	r3, [pc, #80]	@ (8000ef8 <HAL_UART_MspInit+0xc8>)
 8000ea6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eaa:	4a13      	ldr	r2, [pc, #76]	@ (8000ef8 <HAL_UART_MspInit+0xc8>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000eb4:	4b10      	ldr	r3, [pc, #64]	@ (8000ef8 <HAL_UART_MspInit+0xc8>)
 8000eb6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	60bb      	str	r3, [r7, #8]
 8000ec0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eda:	2307      	movs	r3, #7
 8000edc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4805      	ldr	r0, [pc, #20]	@ (8000efc <HAL_UART_MspInit+0xcc>)
 8000ee8:	f000 fa48 	bl	800137c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000eec:	bf00      	nop
 8000eee:	37e8      	adds	r7, #232	@ 0xe8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40004400 	.word	0x40004400
 8000ef8:	58024400 	.word	0x58024400
 8000efc:	58020000 	.word	0x58020000

08000f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f00:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000f3c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f04:	f7ff ff30 	bl	8000d68 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f08:	f7ff fe9e 	bl	8000c48 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f0c:	480c      	ldr	r0, [pc, #48]	@ (8000f40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f0e:	490d      	ldr	r1, [pc, #52]	@ (8000f44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f10:	4a0d      	ldr	r2, [pc, #52]	@ (8000f48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f14:	e002      	b.n	8000f1c <LoopCopyDataInit>

08000f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1a:	3304      	adds	r3, #4

08000f1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8000f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f20:	d3f9      	bcc.n	8000f16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f22:	4a0a      	ldr	r2, [pc, #40]	@ (8000f4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f24:	4c0a      	ldr	r4, [pc, #40]	@ (8000f50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f28:	e001      	b.n	8000f2e <LoopFillZerobss>

08000f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f2c:	3204      	adds	r2, #4

08000f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f30:	d3fb      	bcc.n	8000f2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f32:	f005 fb11 	bl	8006558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f36:	f7ff fd59 	bl	80009ec <main>
  bx  lr
 8000f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f3c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000f40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f44:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000f48:	08006600 	.word	0x08006600
  ldr r2, =_sbss
 8000f4c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000f50:	24000120 	.word	0x24000120

08000f54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f54:	e7fe      	b.n	8000f54 <ADC_IRQHandler>
	...

08000f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5e:	2003      	movs	r0, #3
 8000f60:	f000 f962 	bl	8001228 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8000f64:	f002 f95a 	bl	800321c <HAL_RCC_GetSysClockFreq>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <HAL_Init+0x68>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	4913      	ldr	r1, [pc, #76]	@ (8000fc4 <HAL_Init+0x6c>)
 8000f76:	5ccb      	ldrb	r3, [r1, r3]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f80:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_Init+0x68>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc4 <HAL_Init+0x6c>)
 8000f8c:	5cd3      	ldrb	r3, [r2, r3]
 8000f8e:	f003 031f 	and.w	r3, r3, #31
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	fa22 f303 	lsr.w	r3, r2, r3
 8000f98:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <HAL_Init+0x70>)
 8000f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000fcc <HAL_Init+0x74>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa2:	200f      	movs	r0, #15
 8000fa4:	f000 f814 	bl	8000fd0 <HAL_InitTick>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e002      	b.n	8000fb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb2:	f7ff fdff 	bl	8000bb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58024400 	.word	0x58024400
 8000fc4:	080065b8 	.word	0x080065b8
 8000fc8:	24000004 	.word	0x24000004
 8000fcc:	24000000 	.word	0x24000000

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <HAL_InitTick+0x60>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e021      	b.n	8001028 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <HAL_InitTick+0x64>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b11      	ldr	r3, [pc, #68]	@ (8001030 <HAL_InitTick+0x60>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f939 	bl	8001272 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 f911 	bl	800123e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	@ (8001038 <HAL_InitTick+0x68>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2400000c 	.word	0x2400000c
 8001034:	24000000 	.word	0x24000000
 8001038:	24000008 	.word	0x24000008

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	@ (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2400000c 	.word	0x2400000c
 8001060:	2400011c 	.word	0x2400011c

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	@ (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	2400011c 	.word	0x2400011c

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff ffee 	bl	8001064 <HAL_GetTick>
 8001088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b0a      	ldr	r3, [pc, #40]	@ (80010c0 <HAL_Delay+0x44>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4413      	add	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010a2:	bf00      	nop
 80010a4:	f7ff ffde 	bl	8001064 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	bf00      	nop
 80010b6:	bf00      	nop
 80010b8:	3710      	adds	r7, #16
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2400000c 	.word	0x2400000c

080010c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <__NVIC_SetPriorityGrouping+0x40>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010e0:	4013      	ands	r3, r2
 80010e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80010ec:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <__NVIC_SetPriorityGrouping+0x44>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010f2:	4a04      	ldr	r2, [pc, #16]	@ (8001104 <__NVIC_SetPriorityGrouping+0x40>)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	60d3      	str	r3, [r2, #12]
}
 80010f8:	bf00      	nop
 80010fa:	3714      	adds	r7, #20
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr
 8001104:	e000ed00 	.word	0xe000ed00
 8001108:	05fa0000 	.word	0x05fa0000

0800110c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001110:	4b04      	ldr	r3, [pc, #16]	@ (8001124 <__NVIC_GetPriorityGrouping+0x18>)
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	0a1b      	lsrs	r3, r3, #8
 8001116:	f003 0307 	and.w	r3, r3, #7
}
 800111a:	4618      	mov	r0, r3
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	e000ed00 	.word	0xe000ed00

08001128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	6039      	str	r1, [r7, #0]
 8001132:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001134:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001138:	2b00      	cmp	r3, #0
 800113a:	db0a      	blt.n	8001152 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	b2da      	uxtb	r2, r3
 8001140:	490c      	ldr	r1, [pc, #48]	@ (8001174 <__NVIC_SetPriority+0x4c>)
 8001142:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001146:	0112      	lsls	r2, r2, #4
 8001148:	b2d2      	uxtb	r2, r2
 800114a:	440b      	add	r3, r1
 800114c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001150:	e00a      	b.n	8001168 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	b2da      	uxtb	r2, r3
 8001156:	4908      	ldr	r1, [pc, #32]	@ (8001178 <__NVIC_SetPriority+0x50>)
 8001158:	88fb      	ldrh	r3, [r7, #6]
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	3b04      	subs	r3, #4
 8001160:	0112      	lsls	r2, r2, #4
 8001162:	b2d2      	uxtb	r2, r2
 8001164:	440b      	add	r3, r1
 8001166:	761a      	strb	r2, [r3, #24]
}
 8001168:	bf00      	nop
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	e000e100 	.word	0xe000e100
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800117c:	b480      	push	{r7}
 800117e:	b089      	sub	sp, #36	@ 0x24
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	f003 0307 	and.w	r3, r3, #7
 800118e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	f1c3 0307 	rsb	r3, r3, #7
 8001196:	2b04      	cmp	r3, #4
 8001198:	bf28      	it	cs
 800119a:	2304      	movcs	r3, #4
 800119c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	3304      	adds	r3, #4
 80011a2:	2b06      	cmp	r3, #6
 80011a4:	d902      	bls.n	80011ac <NVIC_EncodePriority+0x30>
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	3b03      	subs	r3, #3
 80011aa:	e000      	b.n	80011ae <NVIC_EncodePriority+0x32>
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b0:	f04f 32ff 	mov.w	r2, #4294967295
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43da      	mvns	r2, r3
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	401a      	ands	r2, r3
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c4:	f04f 31ff 	mov.w	r1, #4294967295
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa01 f303 	lsl.w	r3, r1, r3
 80011ce:	43d9      	mvns	r1, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d4:	4313      	orrs	r3, r2
         );
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3724      	adds	r7, #36	@ 0x24
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
	...

080011e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011f4:	d301      	bcc.n	80011fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f6:	2301      	movs	r3, #1
 80011f8:	e00f      	b.n	800121a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001224 <SysTick_Config+0x40>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001202:	210f      	movs	r1, #15
 8001204:	f04f 30ff 	mov.w	r0, #4294967295
 8001208:	f7ff ff8e 	bl	8001128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800120c:	4b05      	ldr	r3, [pc, #20]	@ (8001224 <SysTick_Config+0x40>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001212:	4b04      	ldr	r3, [pc, #16]	@ (8001224 <SysTick_Config+0x40>)
 8001214:	2207      	movs	r2, #7
 8001216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	e000e010 	.word	0xe000e010

08001228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ff47 	bl	80010c4 <__NVIC_SetPriorityGrouping>
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b086      	sub	sp, #24
 8001242:	af00      	add	r7, sp, #0
 8001244:	4603      	mov	r3, r0
 8001246:	60b9      	str	r1, [r7, #8]
 8001248:	607a      	str	r2, [r7, #4]
 800124a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800124c:	f7ff ff5e 	bl	800110c <__NVIC_GetPriorityGrouping>
 8001250:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	68b9      	ldr	r1, [r7, #8]
 8001256:	6978      	ldr	r0, [r7, #20]
 8001258:	f7ff ff90 	bl	800117c <NVIC_EncodePriority>
 800125c:	4602      	mov	r2, r0
 800125e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001262:	4611      	mov	r1, r2
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ff5f 	bl	8001128 <__NVIC_SetPriority>
}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff ffb2 	bl	80011e4 <SysTick_Config>
 8001280:	4603      	mov	r3, r0
}
 8001282:	4618      	mov	r0, r3
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001290:	f3bf 8f5f 	dmb	sy
}
 8001294:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001296:	4b07      	ldr	r3, [pc, #28]	@ (80012b4 <HAL_MPU_Disable+0x28>)
 8001298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800129a:	4a06      	ldr	r2, [pc, #24]	@ (80012b4 <HAL_MPU_Disable+0x28>)
 800129c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012a0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80012a2:	4b05      	ldr	r3, [pc, #20]	@ (80012b8 <HAL_MPU_Disable+0x2c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	605a      	str	r2, [r3, #4]
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	e000ed00 	.word	0xe000ed00
 80012b8:	e000ed90 	.word	0xe000ed90

080012bc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80012c4:	4a0b      	ldr	r2, [pc, #44]	@ (80012f4 <HAL_MPU_Enable+0x38>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80012ce:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <HAL_MPU_Enable+0x3c>)
 80012d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d2:	4a09      	ldr	r2, [pc, #36]	@ (80012f8 <HAL_MPU_Enable+0x3c>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012d8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80012da:	f3bf 8f4f 	dsb	sy
}
 80012de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012e0:	f3bf 8f6f 	isb	sy
}
 80012e4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed90 	.word	0xe000ed90
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	785a      	ldrb	r2, [r3, #1]
 8001308:	4b1b      	ldr	r3, [pc, #108]	@ (8001378 <HAL_MPU_ConfigRegion+0x7c>)
 800130a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800130c:	4b1a      	ldr	r3, [pc, #104]	@ (8001378 <HAL_MPU_ConfigRegion+0x7c>)
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	4a19      	ldr	r2, [pc, #100]	@ (8001378 <HAL_MPU_ConfigRegion+0x7c>)
 8001312:	f023 0301 	bic.w	r3, r3, #1
 8001316:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001318:	4a17      	ldr	r2, [pc, #92]	@ (8001378 <HAL_MPU_ConfigRegion+0x7c>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	7b1b      	ldrb	r3, [r3, #12]
 8001324:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	7adb      	ldrb	r3, [r3, #11]
 800132a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800132c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	7a9b      	ldrb	r3, [r3, #10]
 8001332:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001334:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	7b5b      	ldrb	r3, [r3, #13]
 800133a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800133c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	7b9b      	ldrb	r3, [r3, #14]
 8001342:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001344:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	7bdb      	ldrb	r3, [r3, #15]
 800134a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800134c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	7a5b      	ldrb	r3, [r3, #9]
 8001352:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001354:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	7a1b      	ldrb	r3, [r3, #8]
 800135a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800135c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	7812      	ldrb	r2, [r2, #0]
 8001362:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001364:	4a04      	ldr	r2, [pc, #16]	@ (8001378 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001366:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001368:	6113      	str	r3, [r2, #16]
}
 800136a:	bf00      	nop
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	e000ed90 	.word	0xe000ed90

0800137c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800137c:	b480      	push	{r7}
 800137e:	b089      	sub	sp, #36	@ 0x24
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800138a:	4b89      	ldr	r3, [pc, #548]	@ (80015b0 <HAL_GPIO_Init+0x234>)
 800138c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800138e:	e194      	b.n	80016ba <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	2101      	movs	r1, #1
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	fa01 f303 	lsl.w	r3, r1, r3
 800139c:	4013      	ands	r3, r2
 800139e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 8186 	beq.w	80016b4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f003 0303 	and.w	r3, r3, #3
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d005      	beq.n	80013c0 <HAL_GPIO_Init+0x44>
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 0303 	and.w	r3, r3, #3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d130      	bne.n	8001422 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	2203      	movs	r2, #3
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	4013      	ands	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	68da      	ldr	r2, [r3, #12]
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	fa02 f303 	lsl.w	r3, r2, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013f6:	2201      	movs	r2, #1
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	4013      	ands	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	091b      	lsrs	r3, r3, #4
 800140c:	f003 0201 	and.w	r2, r3, #1
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4313      	orrs	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	2b03      	cmp	r3, #3
 800142c:	d017      	beq.n	800145e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	68db      	ldr	r3, [r3, #12]
 8001432:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	2203      	movs	r2, #3
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	689a      	ldr	r2, [r3, #8]
 800144a:	69fb      	ldr	r3, [r7, #28]
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4313      	orrs	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f003 0303 	and.w	r3, r3, #3
 8001466:	2b02      	cmp	r3, #2
 8001468:	d123      	bne.n	80014b2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	08da      	lsrs	r2, r3, #3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001476:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001478:	69fb      	ldr	r3, [r7, #28]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	220f      	movs	r2, #15
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	43db      	mvns	r3, r3
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	4013      	ands	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	691a      	ldr	r2, [r3, #16]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	fa02 f303 	lsl.w	r3, r2, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	08da      	lsrs	r2, r3, #3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3208      	adds	r2, #8
 80014ac:	69b9      	ldr	r1, [r7, #24]
 80014ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	2203      	movs	r2, #3
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4013      	ands	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0203 	and.w	r2, r3, #3
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	f000 80e0 	beq.w	80016b4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014f4:	4b2f      	ldr	r3, [pc, #188]	@ (80015b4 <HAL_GPIO_Init+0x238>)
 80014f6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80014fa:	4a2e      	ldr	r2, [pc, #184]	@ (80015b4 <HAL_GPIO_Init+0x238>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001504:	4b2b      	ldr	r3, [pc, #172]	@ (80015b4 <HAL_GPIO_Init+0x238>)
 8001506:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001512:	4a29      	ldr	r2, [pc, #164]	@ (80015b8 <HAL_GPIO_Init+0x23c>)
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	089b      	lsrs	r3, r3, #2
 8001518:	3302      	adds	r3, #2
 800151a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	220f      	movs	r2, #15
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43db      	mvns	r3, r3
 8001530:	69ba      	ldr	r2, [r7, #24]
 8001532:	4013      	ands	r3, r2
 8001534:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a20      	ldr	r2, [pc, #128]	@ (80015bc <HAL_GPIO_Init+0x240>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d052      	beq.n	80015e4 <HAL_GPIO_Init+0x268>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a1f      	ldr	r2, [pc, #124]	@ (80015c0 <HAL_GPIO_Init+0x244>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d031      	beq.n	80015aa <HAL_GPIO_Init+0x22e>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a1e      	ldr	r2, [pc, #120]	@ (80015c4 <HAL_GPIO_Init+0x248>)
 800154a:	4293      	cmp	r3, r2
 800154c:	d02b      	beq.n	80015a6 <HAL_GPIO_Init+0x22a>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a1d      	ldr	r2, [pc, #116]	@ (80015c8 <HAL_GPIO_Init+0x24c>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d025      	beq.n	80015a2 <HAL_GPIO_Init+0x226>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a1c      	ldr	r2, [pc, #112]	@ (80015cc <HAL_GPIO_Init+0x250>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d01f      	beq.n	800159e <HAL_GPIO_Init+0x222>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a1b      	ldr	r2, [pc, #108]	@ (80015d0 <HAL_GPIO_Init+0x254>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d019      	beq.n	800159a <HAL_GPIO_Init+0x21e>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a1a      	ldr	r2, [pc, #104]	@ (80015d4 <HAL_GPIO_Init+0x258>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0x21a>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a19      	ldr	r2, [pc, #100]	@ (80015d8 <HAL_GPIO_Init+0x25c>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00d      	beq.n	8001592 <HAL_GPIO_Init+0x216>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a18      	ldr	r2, [pc, #96]	@ (80015dc <HAL_GPIO_Init+0x260>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d007      	beq.n	800158e <HAL_GPIO_Init+0x212>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a17      	ldr	r2, [pc, #92]	@ (80015e0 <HAL_GPIO_Init+0x264>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_GPIO_Init+0x20e>
 8001586:	2309      	movs	r3, #9
 8001588:	e02d      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800158a:	230a      	movs	r3, #10
 800158c:	e02b      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800158e:	2308      	movs	r3, #8
 8001590:	e029      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 8001592:	2307      	movs	r3, #7
 8001594:	e027      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 8001596:	2306      	movs	r3, #6
 8001598:	e025      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800159a:	2305      	movs	r3, #5
 800159c:	e023      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 800159e:	2304      	movs	r3, #4
 80015a0:	e021      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015a2:	2303      	movs	r3, #3
 80015a4:	e01f      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015a6:	2302      	movs	r3, #2
 80015a8:	e01d      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e01b      	b.n	80015e6 <HAL_GPIO_Init+0x26a>
 80015ae:	bf00      	nop
 80015b0:	58000080 	.word	0x58000080
 80015b4:	58024400 	.word	0x58024400
 80015b8:	58000400 	.word	0x58000400
 80015bc:	58020000 	.word	0x58020000
 80015c0:	58020400 	.word	0x58020400
 80015c4:	58020800 	.word	0x58020800
 80015c8:	58020c00 	.word	0x58020c00
 80015cc:	58021000 	.word	0x58021000
 80015d0:	58021400 	.word	0x58021400
 80015d4:	58021800 	.word	0x58021800
 80015d8:	58021c00 	.word	0x58021c00
 80015dc:	58022000 	.word	0x58022000
 80015e0:	58022400 	.word	0x58022400
 80015e4:	2300      	movs	r3, #0
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	f002 0203 	and.w	r2, r2, #3
 80015ec:	0092      	lsls	r2, r2, #2
 80015ee:	4093      	lsls	r3, r2
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015f6:	4938      	ldr	r1, [pc, #224]	@ (80016d8 <HAL_GPIO_Init+0x35c>)
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	089b      	lsrs	r3, r3, #2
 80015fc:	3302      	adds	r3, #2
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001604:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	43db      	mvns	r3, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4013      	ands	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d003      	beq.n	800162a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4313      	orrs	r3, r2
 8001628:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800162a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001632:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	43db      	mvns	r3, r3
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4013      	ands	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800164c:	2b00      	cmp	r3, #0
 800164e:	d003      	beq.n	8001658 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	4313      	orrs	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001658:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	43db      	mvns	r3, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4313      	orrs	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	69ba      	ldr	r2, [r7, #24]
 8001688:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	43db      	mvns	r3, r3
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	4013      	ands	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d003      	beq.n	80016ae <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	3301      	adds	r3, #1
 80016b8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	fa22 f303 	lsr.w	r3, r2, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f47f ae63 	bne.w	8001390 <HAL_GPIO_Init+0x14>
  }
}
 80016ca:	bf00      	nop
 80016cc:	bf00      	nop
 80016ce:	3724      	adds	r7, #36	@ 0x24
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr
 80016d8:	58000400 	.word	0x58000400

080016dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	460b      	mov	r3, r1
 80016e6:	807b      	strh	r3, [r7, #2]
 80016e8:	4613      	mov	r3, r2
 80016ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ec:	787b      	ldrb	r3, [r7, #1]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f2:	887a      	ldrh	r2, [r7, #2]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80016f8:	e003      	b.n	8001702 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80016fa:	887b      	ldrh	r3, [r7, #2]
 80016fc:	041a      	lsls	r2, r3, #16
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	619a      	str	r2, [r3, #24]
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800170e:	b480      	push	{r7}
 8001710:	b085      	sub	sp, #20
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	460b      	mov	r3, r1
 8001718:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001720:	887a      	ldrh	r2, [r7, #2]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4013      	ands	r3, r2
 8001726:	041a      	lsls	r2, r3, #16
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	43d9      	mvns	r1, r3
 800172c:	887b      	ldrh	r3, [r7, #2]
 800172e:	400b      	ands	r3, r1
 8001730:	431a      	orrs	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	619a      	str	r2, [r3, #24]
}
 8001736:	bf00      	nop
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
	...

08001744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d101      	bne.n	8001756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e08b      	b.n	800186e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d106      	bne.n	8001770 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff f8d6 	bl	800091c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2224      	movs	r2, #36	@ 0x24
 8001774:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f022 0201 	bic.w	r2, r2, #1
 8001786:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001794:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d107      	bne.n	80017be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	e006      	b.n	80017cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689a      	ldr	r2, [r3, #8]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80017ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d108      	bne.n	80017e6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	e007      	b.n	80017f6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80017f4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6859      	ldr	r1, [r3, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b1d      	ldr	r3, [pc, #116]	@ (8001878 <HAL_I2C_Init+0x134>)
 8001802:	430b      	orrs	r3, r1
 8001804:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	68da      	ldr	r2, [r3, #12]
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001814:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691a      	ldr	r2, [r3, #16]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	699b      	ldr	r3, [r3, #24]
 8001826:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	430a      	orrs	r2, r1
 800182e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69d9      	ldr	r1, [r3, #28]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a1a      	ldr	r2, [r3, #32]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	430a      	orrs	r2, r1
 800183e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2220      	movs	r2, #32
 800185a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2200      	movs	r2, #0
 8001868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	02008000 	.word	0x02008000

0800187c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b088      	sub	sp, #32
 8001880:	af02      	add	r7, sp, #8
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	4608      	mov	r0, r1
 8001886:	4611      	mov	r1, r2
 8001888:	461a      	mov	r2, r3
 800188a:	4603      	mov	r3, r0
 800188c:	817b      	strh	r3, [r7, #10]
 800188e:	460b      	mov	r3, r1
 8001890:	813b      	strh	r3, [r7, #8]
 8001892:	4613      	mov	r3, r2
 8001894:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800189c:	b2db      	uxtb	r3, r3
 800189e:	2b20      	cmp	r3, #32
 80018a0:	f040 80f9 	bne.w	8001a96 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80018a4:	6a3b      	ldr	r3, [r7, #32]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d002      	beq.n	80018b0 <HAL_I2C_Mem_Write+0x34>
 80018aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d105      	bne.n	80018bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e0ed      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d101      	bne.n	80018ca <HAL_I2C_Mem_Write+0x4e>
 80018c6:	2302      	movs	r3, #2
 80018c8:	e0e6      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2201      	movs	r2, #1
 80018ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018d2:	f7ff fbc7 	bl	8001064 <HAL_GetTick>
 80018d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2319      	movs	r3, #25
 80018de:	2201      	movs	r2, #1
 80018e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f000 fbc9 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e0d1      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2221      	movs	r2, #33	@ 0x21
 80018f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2240      	movs	r2, #64	@ 0x40
 8001900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	2200      	movs	r2, #0
 8001908:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6a3a      	ldr	r2, [r7, #32]
 800190e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001914:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2200      	movs	r2, #0
 800191a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800191c:	88f8      	ldrh	r0, [r7, #6]
 800191e:	893a      	ldrh	r2, [r7, #8]
 8001920:	8979      	ldrh	r1, [r7, #10]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	4603      	mov	r3, r0
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f000 fad9 	bl	8001ee4 <I2C_RequestMemoryWrite>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d005      	beq.n	8001944 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e0a9      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001948:	b29b      	uxth	r3, r3
 800194a:	2bff      	cmp	r3, #255	@ 0xff
 800194c:	d90e      	bls.n	800196c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	22ff      	movs	r2, #255	@ 0xff
 8001952:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001958:	b2da      	uxtb	r2, r3
 800195a:	8979      	ldrh	r1, [r7, #10]
 800195c:	2300      	movs	r3, #0
 800195e:	9300      	str	r3, [sp, #0]
 8001960:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001964:	68f8      	ldr	r0, [r7, #12]
 8001966:	f000 fd4d 	bl	8002404 <I2C_TransferConfig>
 800196a:	e00f      	b.n	800198c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001970:	b29a      	uxth	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800197a:	b2da      	uxtb	r2, r3
 800197c:	8979      	ldrh	r1, [r7, #10]
 800197e:	2300      	movs	r3, #0
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	f000 fd3c 	bl	8002404 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f000 fbcc 	bl	800212e <I2C_WaitOnTXISFlagUntilTimeout>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e07b      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019a4:	781a      	ldrb	r2, [r3, #0]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	3b01      	subs	r3, #1
 80019be:	b29a      	uxth	r2, r3
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019c8:	3b01      	subs	r3, #1
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d034      	beq.n	8001a44 <HAL_I2C_Mem_Write+0x1c8>
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d130      	bne.n	8001a44 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019e8:	2200      	movs	r2, #0
 80019ea:	2180      	movs	r1, #128	@ 0x80
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f000 fb45 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e04d      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	2bff      	cmp	r3, #255	@ 0xff
 8001a04:	d90e      	bls.n	8001a24 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	22ff      	movs	r2, #255	@ 0xff
 8001a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	8979      	ldrh	r1, [r7, #10]
 8001a14:	2300      	movs	r3, #0
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f000 fcf1 	bl	8002404 <I2C_TransferConfig>
 8001a22:	e00f      	b.n	8001a44 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a28:	b29a      	uxth	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	8979      	ldrh	r1, [r7, #10]
 8001a36:	2300      	movs	r3, #0
 8001a38:	9300      	str	r3, [sp, #0]
 8001a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f000 fce0 	bl	8002404 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d19e      	bne.n	800198c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a4e:	697a      	ldr	r2, [r7, #20]
 8001a50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	f000 fbb2 	bl	80021bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e01a      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2220      	movs	r2, #32
 8001a68:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	6859      	ldr	r1, [r3, #4]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa0 <HAL_I2C_Mem_Write+0x224>)
 8001a76:	400b      	ands	r3, r1
 8001a78:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001a92:	2300      	movs	r3, #0
 8001a94:	e000      	b.n	8001a98 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001a96:	2302      	movs	r3, #2
  }
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3718      	adds	r7, #24
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	fe00e800 	.word	0xfe00e800

08001aa4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b088      	sub	sp, #32
 8001aa8:	af02      	add	r7, sp, #8
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	4608      	mov	r0, r1
 8001aae:	4611      	mov	r1, r2
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	817b      	strh	r3, [r7, #10]
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	813b      	strh	r3, [r7, #8]
 8001aba:	4613      	mov	r3, r2
 8001abc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b20      	cmp	r3, #32
 8001ac8:	f040 80fd 	bne.w	8001cc6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001acc:	6a3b      	ldr	r3, [r7, #32]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d002      	beq.n	8001ad8 <HAL_I2C_Mem_Read+0x34>
 8001ad2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d105      	bne.n	8001ae4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ade:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e0f1      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d101      	bne.n	8001af2 <HAL_I2C_Mem_Read+0x4e>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e0ea      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001afa:	f7ff fab3 	bl	8001064 <HAL_GetTick>
 8001afe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2319      	movs	r3, #25
 8001b06:	2201      	movs	r2, #1
 8001b08:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b0c:	68f8      	ldr	r0, [r7, #12]
 8001b0e:	f000 fab5 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0d5      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2222      	movs	r2, #34	@ 0x22
 8001b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2240      	movs	r2, #64	@ 0x40
 8001b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6a3a      	ldr	r2, [r7, #32]
 8001b36:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001b3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	2200      	movs	r2, #0
 8001b42:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b44:	88f8      	ldrh	r0, [r7, #6]
 8001b46:	893a      	ldrh	r2, [r7, #8]
 8001b48:	8979      	ldrh	r1, [r7, #10]
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	9301      	str	r3, [sp, #4]
 8001b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	4603      	mov	r3, r0
 8001b54:	68f8      	ldr	r0, [r7, #12]
 8001b56:	f000 fa19 	bl	8001f8c <I2C_RequestMemoryRead>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d005      	beq.n	8001b6c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e0ad      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	2bff      	cmp	r3, #255	@ 0xff
 8001b74:	d90e      	bls.n	8001b94 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	22ff      	movs	r2, #255	@ 0xff
 8001b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	8979      	ldrh	r1, [r7, #10]
 8001b84:	4b52      	ldr	r3, [pc, #328]	@ (8001cd0 <HAL_I2C_Mem_Read+0x22c>)
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f000 fc39 	bl	8002404 <I2C_TransferConfig>
 8001b92:	e00f      	b.n	8001bb4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	8979      	ldrh	r1, [r7, #10]
 8001ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8001cd0 <HAL_I2C_Mem_Read+0x22c>)
 8001ba8:	9300      	str	r3, [sp, #0]
 8001baa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bae:	68f8      	ldr	r0, [r7, #12]
 8001bb0:	f000 fc28 	bl	8002404 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2104      	movs	r1, #4
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f000 fa5c 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e07c      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be0:	1c5a      	adds	r2, r3, #1
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bea:	3b01      	subs	r3, #1
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c04:	b29b      	uxth	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d034      	beq.n	8001c74 <HAL_I2C_Mem_Read+0x1d0>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d130      	bne.n	8001c74 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	9300      	str	r3, [sp, #0]
 8001c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2180      	movs	r1, #128	@ 0x80
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f000 fa2d 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e04d      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	2bff      	cmp	r3, #255	@ 0xff
 8001c34:	d90e      	bls.n	8001c54 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	22ff      	movs	r2, #255	@ 0xff
 8001c3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	8979      	ldrh	r1, [r7, #10]
 8001c44:	2300      	movs	r3, #0
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c4c:	68f8      	ldr	r0, [r7, #12]
 8001c4e:	f000 fbd9 	bl	8002404 <I2C_TransferConfig>
 8001c52:	e00f      	b.n	8001c74 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c58:	b29a      	uxth	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	8979      	ldrh	r1, [r7, #10]
 8001c66:	2300      	movs	r3, #0
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f000 fbc8 	bl	8002404 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d19a      	bne.n	8001bb4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c82:	68f8      	ldr	r0, [r7, #12]
 8001c84:	f000 fa9a 	bl	80021bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e01a      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2220      	movs	r2, #32
 8001c98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	6859      	ldr	r1, [r3, #4]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd4 <HAL_I2C_Mem_Read+0x230>)
 8001ca6:	400b      	ands	r3, r1
 8001ca8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	2220      	movs	r2, #32
 8001cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e000      	b.n	8001cc8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001cc6:	2302      	movs	r3, #2
  }
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	80002400 	.word	0x80002400
 8001cd4:	fe00e800 	.word	0xfe00e800

08001cd8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	@ 0x28
 8001cdc:	af02      	add	r7, sp, #8
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8001cec:	2300      	movs	r3, #0
 8001cee:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b20      	cmp	r3, #32
 8001cfa:	f040 80e9 	bne.w	8001ed0 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d0c:	d101      	bne.n	8001d12 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	e0df      	b.n	8001ed2 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d101      	bne.n	8001d20 <HAL_I2C_IsDeviceReady+0x48>
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	e0d8      	b.n	8001ed2 <HAL_I2C_IsDeviceReady+0x1fa>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2224      	movs	r2, #36	@ 0x24
 8001d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2200      	movs	r2, #0
 8001d34:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d105      	bne.n	8001d4a <HAL_I2C_IsDeviceReady+0x72>
 8001d3e:	897b      	ldrh	r3, [r7, #10]
 8001d40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d44:	4b65      	ldr	r3, [pc, #404]	@ (8001edc <HAL_I2C_IsDeviceReady+0x204>)
 8001d46:	4313      	orrs	r3, r2
 8001d48:	e004      	b.n	8001d54 <HAL_I2C_IsDeviceReady+0x7c>
 8001d4a:	897b      	ldrh	r3, [r7, #10]
 8001d4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d50:	4b63      	ldr	r3, [pc, #396]	@ (8001ee0 <HAL_I2C_IsDeviceReady+0x208>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	6812      	ldr	r2, [r2, #0]
 8001d58:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f983 	bl	8001064 <HAL_GetTick>
 8001d5e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	f003 0320 	and.w	r3, r3, #32
 8001d6a:	2b20      	cmp	r3, #32
 8001d6c:	bf0c      	ite	eq
 8001d6e:	2301      	moveq	r3, #1
 8001d70:	2300      	movne	r3, #0
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0310 	and.w	r3, r3, #16
 8001d80:	2b10      	cmp	r3, #16
 8001d82:	bf0c      	ite	eq
 8001d84:	2301      	moveq	r3, #1
 8001d86:	2300      	movne	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d8c:	e034      	b.n	8001df8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d94:	d01a      	beq.n	8001dcc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d96:	f7ff f965 	bl	8001064 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d302      	bcc.n	8001dac <HAL_I2C_IsDeviceReady+0xd4>
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d10f      	bne.n	8001dcc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2220      	movs	r2, #32
 8001db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db8:	f043 0220 	orr.w	r2, r3, #32
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e082      	b.n	8001ed2 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	f003 0320 	and.w	r3, r3, #32
 8001dd6:	2b20      	cmp	r3, #32
 8001dd8:	bf0c      	ite	eq
 8001dda:	2301      	moveq	r3, #1
 8001ddc:	2300      	movne	r3, #0
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b10      	cmp	r3, #16
 8001dee:	bf0c      	ite	eq
 8001df0:	2301      	moveq	r3, #1
 8001df2:	2300      	movne	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001df8:	7fbb      	ldrb	r3, [r7, #30]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d102      	bne.n	8001e04 <HAL_I2C_IsDeviceReady+0x12c>
 8001dfe:	7f7b      	ldrb	r3, [r7, #29]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d0c4      	beq.n	8001d8e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b10      	cmp	r3, #16
 8001e10:	d027      	beq.n	8001e62 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e12:	69bb      	ldr	r3, [r7, #24]
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2120      	movs	r1, #32
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f000 f92d 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00e      	beq.n	8001e46 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2c:	2b04      	cmp	r3, #4
 8001e2e:	d107      	bne.n	8001e40 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2220      	movs	r2, #32
 8001e36:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e3e:	e026      	b.n	8001e8e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	77fb      	strb	r3, [r7, #31]
 8001e44:	e023      	b.n	8001e8e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	2220      	movs	r2, #32
 8001e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	e037      	b.n	8001ed2 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2210      	movs	r2, #16
 8001e68:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	2200      	movs	r2, #0
 8001e72:	2120      	movs	r1, #32
 8001e74:	68f8      	ldr	r0, [r7, #12]
 8001e76:	f000 f901 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d002      	beq.n	8001e86 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	77fb      	strb	r3, [r7, #31]
 8001e84:	e003      	b.n	8001e8e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	3301      	adds	r3, #1
 8001e92:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d904      	bls.n	8001ea6 <HAL_I2C_IsDeviceReady+0x1ce>
 8001e9c:	7ffb      	ldrb	r3, [r7, #31]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d101      	bne.n	8001ea6 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	f63f af43 	bhi.w	8001d36 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebc:	f043 0220 	orr.w	r2, r3, #32
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e000      	b.n	8001ed2 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8001ed0:	2302      	movs	r3, #2
  }
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3720      	adds	r7, #32
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	02002000 	.word	0x02002000
 8001ee0:	02002800 	.word	0x02002800

08001ee4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af02      	add	r7, sp, #8
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	4608      	mov	r0, r1
 8001eee:	4611      	mov	r1, r2
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	817b      	strh	r3, [r7, #10]
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	813b      	strh	r3, [r7, #8]
 8001efa:	4613      	mov	r3, r2
 8001efc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001efe:	88fb      	ldrh	r3, [r7, #6]
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	8979      	ldrh	r1, [r7, #10]
 8001f04:	4b20      	ldr	r3, [pc, #128]	@ (8001f88 <I2C_RequestMemoryWrite+0xa4>)
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	f000 fa79 	bl	8002404 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f12:	69fa      	ldr	r2, [r7, #28]
 8001f14:	69b9      	ldr	r1, [r7, #24]
 8001f16:	68f8      	ldr	r0, [r7, #12]
 8001f18:	f000 f909 	bl	800212e <I2C_WaitOnTXISFlagUntilTimeout>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e02c      	b.n	8001f80 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001f26:	88fb      	ldrh	r3, [r7, #6]
 8001f28:	2b01      	cmp	r3, #1
 8001f2a:	d105      	bne.n	8001f38 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f2c:	893b      	ldrh	r3, [r7, #8]
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	629a      	str	r2, [r3, #40]	@ 0x28
 8001f36:	e015      	b.n	8001f64 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001f38:	893b      	ldrh	r3, [r7, #8]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	69b9      	ldr	r1, [r7, #24]
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f000 f8ef 	bl	800212e <I2C_WaitOnTXISFlagUntilTimeout>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e012      	b.n	8001f80 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f5a:	893b      	ldrh	r3, [r7, #8]
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2180      	movs	r1, #128	@ 0x80
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 f884 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e000      	b.n	8001f80 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	80002000 	.word	0x80002000

08001f8c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	4608      	mov	r0, r1
 8001f96:	4611      	mov	r1, r2
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	817b      	strh	r3, [r7, #10]
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	813b      	strh	r3, [r7, #8]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	8979      	ldrh	r1, [r7, #10]
 8001fac:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <I2C_RequestMemoryRead+0xa4>)
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	68f8      	ldr	r0, [r7, #12]
 8001fb4:	f000 fa26 	bl	8002404 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fb8:	69fa      	ldr	r2, [r7, #28]
 8001fba:	69b9      	ldr	r1, [r7, #24]
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f000 f8b6 	bl	800212e <I2C_WaitOnTXISFlagUntilTimeout>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e02c      	b.n	8002026 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001fcc:	88fb      	ldrh	r3, [r7, #6]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d105      	bne.n	8001fde <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001fd2:	893b      	ldrh	r3, [r7, #8]
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	629a      	str	r2, [r3, #40]	@ 0x28
 8001fdc:	e015      	b.n	800200a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001fde:	893b      	ldrh	r3, [r7, #8]
 8001fe0:	0a1b      	lsrs	r3, r3, #8
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	b2da      	uxtb	r2, r3
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fec:	69fa      	ldr	r2, [r7, #28]
 8001fee:	69b9      	ldr	r1, [r7, #24]
 8001ff0:	68f8      	ldr	r0, [r7, #12]
 8001ff2:	f000 f89c 	bl	800212e <I2C_WaitOnTXISFlagUntilTimeout>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e012      	b.n	8002026 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002000:	893b      	ldrh	r3, [r7, #8]
 8002002:	b2da      	uxtb	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2200      	movs	r2, #0
 8002012:	2140      	movs	r1, #64	@ 0x40
 8002014:	68f8      	ldr	r0, [r7, #12]
 8002016:	f000 f831 	bl	800207c <I2C_WaitOnFlagUntilTimeout>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e000      	b.n	8002026 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	80002000 	.word	0x80002000

08002034 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b02      	cmp	r3, #2
 8002048:	d103      	bne.n	8002052 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	2200      	movs	r2, #0
 8002050:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b01      	cmp	r3, #1
 800205e:	d007      	beq.n	8002070 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	699a      	ldr	r2, [r3, #24]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0201 	orr.w	r2, r2, #1
 800206e:	619a      	str	r2, [r3, #24]
  }
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	4613      	mov	r3, r2
 800208a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800208c:	e03b      	b.n	8002106 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	6839      	ldr	r1, [r7, #0]
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f000 f8d6 	bl	8002244 <I2C_IsErrorOccurred>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e041      	b.n	8002126 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a8:	d02d      	beq.n	8002106 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020aa:	f7fe ffdb 	bl	8001064 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d302      	bcc.n	80020c0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d122      	bne.n	8002106 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	699a      	ldr	r2, [r3, #24]
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	4013      	ands	r3, r2
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	bf0c      	ite	eq
 80020d0:	2301      	moveq	r3, #1
 80020d2:	2300      	movne	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	461a      	mov	r2, r3
 80020d8:	79fb      	ldrb	r3, [r7, #7]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d113      	bne.n	8002106 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e2:	f043 0220 	orr.w	r2, r3, #32
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2220      	movs	r2, #32
 80020ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e00f      	b.n	8002126 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	699a      	ldr	r2, [r3, #24]
 800210c:	68bb      	ldr	r3, [r7, #8]
 800210e:	4013      	ands	r3, r2
 8002110:	68ba      	ldr	r2, [r7, #8]
 8002112:	429a      	cmp	r2, r3
 8002114:	bf0c      	ite	eq
 8002116:	2301      	moveq	r3, #1
 8002118:	2300      	movne	r3, #0
 800211a:	b2db      	uxtb	r3, r3
 800211c:	461a      	mov	r2, r3
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	429a      	cmp	r2, r3
 8002122:	d0b4      	beq.n	800208e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800212e:	b580      	push	{r7, lr}
 8002130:	b084      	sub	sp, #16
 8002132:	af00      	add	r7, sp, #0
 8002134:	60f8      	str	r0, [r7, #12]
 8002136:	60b9      	str	r1, [r7, #8]
 8002138:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800213a:	e033      	b.n	80021a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	68b9      	ldr	r1, [r7, #8]
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 f87f 	bl	8002244 <I2C_IsErrorOccurred>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e031      	b.n	80021b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002156:	d025      	beq.n	80021a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002158:	f7fe ff84 	bl	8001064 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	429a      	cmp	r2, r3
 8002166:	d302      	bcc.n	800216e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d11a      	bne.n	80021a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	f003 0302 	and.w	r3, r3, #2
 8002178:	2b02      	cmp	r3, #2
 800217a:	d013      	beq.n	80021a4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002180:	f043 0220 	orr.w	r2, r3, #32
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2220      	movs	r2, #32
 800218c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e007      	b.n	80021b4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d1c4      	bne.n	800213c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80021c8:	e02f      	b.n	800222a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	68b9      	ldr	r1, [r7, #8]
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 f838 	bl	8002244 <I2C_IsErrorOccurred>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e02d      	b.n	800223a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021de:	f7fe ff41 	bl	8001064 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d302      	bcc.n	80021f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d11a      	bne.n	800222a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	f003 0320 	and.w	r3, r3, #32
 80021fe:	2b20      	cmp	r3, #32
 8002200:	d013      	beq.n	800222a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	f043 0220 	orr.w	r2, r3, #32
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2220      	movs	r2, #32
 8002212:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e007      	b.n	800223a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	f003 0320 	and.w	r3, r3, #32
 8002234:	2b20      	cmp	r3, #32
 8002236:	d1c8      	bne.n	80021ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08a      	sub	sp, #40	@ 0x28
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002250:	2300      	movs	r3, #0
 8002252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	f003 0310 	and.w	r3, r3, #16
 800226c:	2b00      	cmp	r3, #0
 800226e:	d068      	beq.n	8002342 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2210      	movs	r2, #16
 8002276:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002278:	e049      	b.n	800230e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002280:	d045      	beq.n	800230e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002282:	f7fe feef 	bl	8001064 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	429a      	cmp	r2, r3
 8002290:	d302      	bcc.n	8002298 <I2C_IsErrorOccurred+0x54>
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d13a      	bne.n	800230e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80022aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80022b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022ba:	d121      	bne.n	8002300 <I2C_IsErrorOccurred+0xbc>
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022c2:	d01d      	beq.n	8002300 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80022c4:	7cfb      	ldrb	r3, [r7, #19]
 80022c6:	2b20      	cmp	r3, #32
 80022c8:	d01a      	beq.n	8002300 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80022da:	f7fe fec3 	bl	8001064 <HAL_GetTick>
 80022de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022e0:	e00e      	b.n	8002300 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80022e2:	f7fe febf 	bl	8001064 <HAL_GetTick>
 80022e6:	4602      	mov	r2, r0
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	2b19      	cmp	r3, #25
 80022ee:	d907      	bls.n	8002300 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80022f0:	6a3b      	ldr	r3, [r7, #32]
 80022f2:	f043 0320 	orr.w	r3, r3, #32
 80022f6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80022fe:	e006      	b.n	800230e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	699b      	ldr	r3, [r3, #24]
 8002306:	f003 0320 	and.w	r3, r3, #32
 800230a:	2b20      	cmp	r3, #32
 800230c:	d1e9      	bne.n	80022e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	f003 0320 	and.w	r3, r3, #32
 8002318:	2b20      	cmp	r3, #32
 800231a:	d003      	beq.n	8002324 <I2C_IsErrorOccurred+0xe0>
 800231c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002320:	2b00      	cmp	r3, #0
 8002322:	d0aa      	beq.n	800227a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002328:	2b00      	cmp	r3, #0
 800232a:	d103      	bne.n	8002334 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2220      	movs	r2, #32
 8002332:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002334:	6a3b      	ldr	r3, [r7, #32]
 8002336:	f043 0304 	orr.w	r3, r3, #4
 800233a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	699b      	ldr	r3, [r3, #24]
 8002348:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002350:	2b00      	cmp	r3, #0
 8002352:	d00b      	beq.n	800236c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	f043 0301 	orr.w	r3, r3, #1
 800235a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002364:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00b      	beq.n	800238e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002376:	6a3b      	ldr	r3, [r7, #32]
 8002378:	f043 0308 	orr.w	r3, r3, #8
 800237c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002386:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002394:	2b00      	cmp	r3, #0
 8002396:	d00b      	beq.n	80023b0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002398:	6a3b      	ldr	r3, [r7, #32]
 800239a:	f043 0302 	orr.w	r3, r3, #2
 800239e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80023b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d01c      	beq.n	80023f2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f7ff fe3b 	bl	8002034 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	6859      	ldr	r1, [r3, #4]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002400 <I2C_IsErrorOccurred+0x1bc>)
 80023ca:	400b      	ands	r3, r1
 80023cc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80023d2:	6a3b      	ldr	r3, [r7, #32]
 80023d4:	431a      	orrs	r2, r3
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2220      	movs	r2, #32
 80023de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80023f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3728      	adds	r7, #40	@ 0x28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	fe00e800 	.word	0xfe00e800

08002404 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002404:	b480      	push	{r7}
 8002406:	b087      	sub	sp, #28
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	607b      	str	r3, [r7, #4]
 800240e:	460b      	mov	r3, r1
 8002410:	817b      	strh	r3, [r7, #10]
 8002412:	4613      	mov	r3, r2
 8002414:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002416:	897b      	ldrh	r3, [r7, #10]
 8002418:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800241c:	7a7b      	ldrb	r3, [r7, #9]
 800241e:	041b      	lsls	r3, r3, #16
 8002420:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002424:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800242a:	6a3b      	ldr	r3, [r7, #32]
 800242c:	4313      	orrs	r3, r2
 800242e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002432:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	685a      	ldr	r2, [r3, #4]
 800243a:	6a3b      	ldr	r3, [r7, #32]
 800243c:	0d5b      	lsrs	r3, r3, #21
 800243e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002442:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <I2C_TransferConfig+0x60>)
 8002444:	430b      	orrs	r3, r1
 8002446:	43db      	mvns	r3, r3
 8002448:	ea02 0103 	and.w	r1, r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	697a      	ldr	r2, [r7, #20]
 8002452:	430a      	orrs	r2, r1
 8002454:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002456:	bf00      	nop
 8002458:	371c      	adds	r7, #28
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	03ff63ff 	.word	0x03ff63ff

08002468 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b20      	cmp	r3, #32
 800247c:	d138      	bne.n	80024f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002484:	2b01      	cmp	r3, #1
 8002486:	d101      	bne.n	800248c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002488:	2302      	movs	r3, #2
 800248a:	e032      	b.n	80024f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2201      	movs	r2, #1
 8002490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2224      	movs	r2, #36	@ 0x24
 8002498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80024ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6819      	ldr	r1, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	e000      	b.n	80024f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024f0:	2302      	movs	r3, #2
  }
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80024fe:	b480      	push	{r7}
 8002500:	b085      	sub	sp, #20
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b20      	cmp	r3, #32
 8002512:	d139      	bne.n	8002588 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800251a:	2b01      	cmp	r3, #1
 800251c:	d101      	bne.n	8002522 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800251e:	2302      	movs	r3, #2
 8002520:	e033      	b.n	800258a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2224      	movs	r2, #36	@ 0x24
 800252e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002550:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	021b      	lsls	r3, r3, #8
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	4313      	orrs	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	e000      	b.n	800258a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002588:	2302      	movs	r3, #2
  }
}
 800258a:	4618      	mov	r0, r3
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80025a0:	4b29      	ldr	r3, [pc, #164]	@ (8002648 <HAL_PWREx_ConfigSupply+0xb0>)
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	f003 0307 	and.w	r3, r3, #7
 80025a8:	2b06      	cmp	r3, #6
 80025aa:	d00a      	beq.n	80025c2 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80025ac:	4b26      	ldr	r3, [pc, #152]	@ (8002648 <HAL_PWREx_ConfigSupply+0xb0>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d001      	beq.n	80025be <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e040      	b.n	8002640 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80025be:	2300      	movs	r3, #0
 80025c0:	e03e      	b.n	8002640 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80025c2:	4b21      	ldr	r3, [pc, #132]	@ (8002648 <HAL_PWREx_ConfigSupply+0xb0>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80025ca:	491f      	ldr	r1, [pc, #124]	@ (8002648 <HAL_PWREx_ConfigSupply+0xb0>)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80025d2:	f7fe fd47 	bl	8001064 <HAL_GetTick>
 80025d6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80025d8:	e009      	b.n	80025ee <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80025da:	f7fe fd43 	bl	8001064 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025e8:	d901      	bls.n	80025ee <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e028      	b.n	8002640 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80025ee:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <HAL_PWREx_ConfigSupply+0xb0>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80025fa:	d1ee      	bne.n	80025da <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b1e      	cmp	r3, #30
 8002600:	d008      	beq.n	8002614 <HAL_PWREx_ConfigSupply+0x7c>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b2e      	cmp	r3, #46	@ 0x2e
 8002606:	d005      	beq.n	8002614 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b1d      	cmp	r3, #29
 800260c:	d002      	beq.n	8002614 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b2d      	cmp	r3, #45	@ 0x2d
 8002612:	d114      	bne.n	800263e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002614:	f7fe fd26 	bl	8001064 <HAL_GetTick>
 8002618:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800261a:	e009      	b.n	8002630 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800261c:	f7fe fd22 	bl	8001064 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800262a:	d901      	bls.n	8002630 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e007      	b.n	8002640 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002630:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <HAL_PWREx_ConfigSupply+0xb0>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002638:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800263c:	d1ee      	bne.n	800261c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	58024800 	.word	0x58024800

0800264c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b08c      	sub	sp, #48	@ 0x30
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d102      	bne.n	8002660 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	f000 bc1f 	b.w	8002e9e <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80b3 	beq.w	80027d4 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800266e:	4b95      	ldr	r3, [pc, #596]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002676:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002678:	4b92      	ldr	r3, [pc, #584]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800267a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800267e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002680:	2b10      	cmp	r3, #16
 8002682:	d007      	beq.n	8002694 <HAL_RCC_OscConfig+0x48>
 8002684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002686:	2b18      	cmp	r3, #24
 8002688:	d112      	bne.n	80026b0 <HAL_RCC_OscConfig+0x64>
 800268a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268c:	f003 0303 	and.w	r3, r3, #3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d10d      	bne.n	80026b0 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002694:	4b8b      	ldr	r3, [pc, #556]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 8098 	beq.w	80027d2 <HAL_RCC_OscConfig+0x186>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	f040 8093 	bne.w	80027d2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e3f6      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026b8:	d106      	bne.n	80026c8 <HAL_RCC_OscConfig+0x7c>
 80026ba:	4b82      	ldr	r3, [pc, #520]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a81      	ldr	r2, [pc, #516]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026c4:	6013      	str	r3, [r2, #0]
 80026c6:	e058      	b.n	800277a <HAL_RCC_OscConfig+0x12e>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d112      	bne.n	80026f6 <HAL_RCC_OscConfig+0xaa>
 80026d0:	4b7c      	ldr	r3, [pc, #496]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a7b      	ldr	r2, [pc, #492]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	4b79      	ldr	r3, [pc, #484]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a78      	ldr	r2, [pc, #480]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026e2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	4b76      	ldr	r3, [pc, #472]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a75      	ldr	r2, [pc, #468]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80026ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026f2:	6013      	str	r3, [r2, #0]
 80026f4:	e041      	b.n	800277a <HAL_RCC_OscConfig+0x12e>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026fe:	d112      	bne.n	8002726 <HAL_RCC_OscConfig+0xda>
 8002700:	4b70      	ldr	r3, [pc, #448]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a6f      	ldr	r2, [pc, #444]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002706:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800270a:	6013      	str	r3, [r2, #0]
 800270c:	4b6d      	ldr	r3, [pc, #436]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a6c      	ldr	r2, [pc, #432]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002712:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002716:	6013      	str	r3, [r2, #0]
 8002718:	4b6a      	ldr	r3, [pc, #424]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a69      	ldr	r2, [pc, #420]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800271e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	e029      	b.n	800277a <HAL_RCC_OscConfig+0x12e>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800272e:	d112      	bne.n	8002756 <HAL_RCC_OscConfig+0x10a>
 8002730:	4b64      	ldr	r3, [pc, #400]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a63      	ldr	r2, [pc, #396]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002736:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	4b61      	ldr	r3, [pc, #388]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a60      	ldr	r2, [pc, #384]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002742:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002746:	6013      	str	r3, [r2, #0]
 8002748:	4b5e      	ldr	r3, [pc, #376]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a5d      	ldr	r2, [pc, #372]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800274e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	e011      	b.n	800277a <HAL_RCC_OscConfig+0x12e>
 8002756:	4b5b      	ldr	r3, [pc, #364]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a5a      	ldr	r2, [pc, #360]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800275c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	4b58      	ldr	r3, [pc, #352]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a57      	ldr	r2, [pc, #348]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002768:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800276c:	6013      	str	r3, [r2, #0]
 800276e:	4b55      	ldr	r3, [pc, #340]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a54      	ldr	r2, [pc, #336]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002774:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002778:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d013      	beq.n	80027aa <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002782:	f7fe fc6f 	bl	8001064 <HAL_GetTick>
 8002786:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800278a:	f7fe fc6b 	bl	8001064 <HAL_GetTick>
 800278e:	4602      	mov	r2, r0
 8002790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b64      	cmp	r3, #100	@ 0x64
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e380      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800279c:	4b49      	ldr	r3, [pc, #292]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0f0      	beq.n	800278a <HAL_RCC_OscConfig+0x13e>
 80027a8:	e014      	b.n	80027d4 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027aa:	f7fe fc5b 	bl	8001064 <HAL_GetTick>
 80027ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b2:	f7fe fc57 	bl	8001064 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b64      	cmp	r3, #100	@ 0x64
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e36c      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027c4:	4b3f      	ldr	r3, [pc, #252]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1f0      	bne.n	80027b2 <HAL_RCC_OscConfig+0x166>
 80027d0:	e000      	b.n	80027d4 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 808c 	beq.w	80028fa <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027e2:	4b38      	ldr	r3, [pc, #224]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027ea:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027ec:	4b35      	ldr	r3, [pc, #212]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80027ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f0:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80027f2:	6a3b      	ldr	r3, [r7, #32]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d007      	beq.n	8002808 <HAL_RCC_OscConfig+0x1bc>
 80027f8:	6a3b      	ldr	r3, [r7, #32]
 80027fa:	2b18      	cmp	r3, #24
 80027fc:	d137      	bne.n	800286e <HAL_RCC_OscConfig+0x222>
 80027fe:	69fb      	ldr	r3, [r7, #28]
 8002800:	f003 0303 	and.w	r3, r3, #3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d132      	bne.n	800286e <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002808:	4b2e      	ldr	r3, [pc, #184]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_RCC_OscConfig+0x1d4>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e33e      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002820:	4b28      	ldr	r3, [pc, #160]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f023 0219 	bic.w	r2, r3, #25
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	4925      	ldr	r1, [pc, #148]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002832:	f7fe fc17 	bl	8001064 <HAL_GetTick>
 8002836:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002838:	e008      	b.n	800284c <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800283a:	f7fe fc13 	bl	8001064 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	2b02      	cmp	r3, #2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e328      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800284c:	4b1d      	ldr	r3, [pc, #116]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f0      	beq.n	800283a <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002858:	4b1a      	ldr	r3, [pc, #104]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	061b      	lsls	r3, r3, #24
 8002866:	4917      	ldr	r1, [pc, #92]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002868:	4313      	orrs	r3, r2
 800286a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800286c:	e045      	b.n	80028fa <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d028      	beq.n	80028c8 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002876:	4b13      	ldr	r3, [pc, #76]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f023 0219 	bic.w	r2, r3, #25
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
 8002882:	4910      	ldr	r1, [pc, #64]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 8002884:	4313      	orrs	r3, r2
 8002886:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7fe fbec 	bl	8001064 <HAL_GetTick>
 800288c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7fe fbe8 	bl	8001064 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e2fd      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028a2:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	061b      	lsls	r3, r3, #24
 80028bc:	4901      	ldr	r1, [pc, #4]	@ (80028c4 <HAL_RCC_OscConfig+0x278>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	604b      	str	r3, [r1, #4]
 80028c2:	e01a      	b.n	80028fa <HAL_RCC_OscConfig+0x2ae>
 80028c4:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c8:	4b97      	ldr	r3, [pc, #604]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a96      	ldr	r2, [pc, #600]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80028ce:	f023 0301 	bic.w	r3, r3, #1
 80028d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d4:	f7fe fbc6 	bl	8001064 <HAL_GetTick>
 80028d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028dc:	f7fe fbc2 	bl	8001064 <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e2d7      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028ee:	4b8e      	ldr	r3, [pc, #568]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d06a      	beq.n	80029dc <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002906:	4b88      	ldr	r3, [pc, #544]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800290e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002910:	4b85      	ldr	r3, [pc, #532]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002914:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	2b08      	cmp	r3, #8
 800291a:	d007      	beq.n	800292c <HAL_RCC_OscConfig+0x2e0>
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	2b18      	cmp	r3, #24
 8002920:	d11b      	bne.n	800295a <HAL_RCC_OscConfig+0x30e>
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b01      	cmp	r3, #1
 800292a:	d116      	bne.n	800295a <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800292c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002934:	2b00      	cmp	r3, #0
 8002936:	d005      	beq.n	8002944 <HAL_RCC_OscConfig+0x2f8>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	2b80      	cmp	r3, #128	@ 0x80
 800293e:	d001      	beq.n	8002944 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e2ac      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002944:	4b78      	ldr	r3, [pc, #480]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	061b      	lsls	r3, r3, #24
 8002952:	4975      	ldr	r1, [pc, #468]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002954:	4313      	orrs	r3, r2
 8002956:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002958:	e040      	b.n	80029dc <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69db      	ldr	r3, [r3, #28]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d023      	beq.n	80029aa <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002962:	4b71      	ldr	r3, [pc, #452]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a70      	ldr	r2, [pc, #448]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800296c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296e:	f7fe fb79 	bl	8001064 <HAL_GetTick>
 8002972:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002974:	e008      	b.n	8002988 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002976:	f7fe fb75 	bl	8001064 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e28a      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002988:	4b67      	ldr	r3, [pc, #412]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002990:	2b00      	cmp	r3, #0
 8002992:	d0f0      	beq.n	8002976 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002994:	4b64      	ldr	r3, [pc, #400]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	061b      	lsls	r3, r3, #24
 80029a2:	4961      	ldr	r1, [pc, #388]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	60cb      	str	r3, [r1, #12]
 80029a8:	e018      	b.n	80029dc <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029aa:	4b5f      	ldr	r3, [pc, #380]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a5e      	ldr	r2, [pc, #376]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80029b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b6:	f7fe fb55 	bl	8001064 <HAL_GetTick>
 80029ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029be:	f7fe fb51 	bl	8001064 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e266      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029d0:	4b55      	ldr	r3, [pc, #340]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1f0      	bne.n	80029be <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d036      	beq.n	8002a56 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d019      	beq.n	8002a24 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80029f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029fc:	f7fe fb32 	bl	8001064 <HAL_GetTick>
 8002a00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a04:	f7fe fb2e 	bl	8001064 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e243      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a16:	4b44      	ldr	r3, [pc, #272]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x3b8>
 8002a22:	e018      	b.n	8002a56 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a24:	4b40      	ldr	r3, [pc, #256]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a28:	4a3f      	ldr	r2, [pc, #252]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7fe fb18 	bl	8001064 <HAL_GetTick>
 8002a34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a38:	f7fe fb14 	bl	8001064 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e229      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a4a:	4b37      	ldr	r3, [pc, #220]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0320 	and.w	r3, r3, #32
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d036      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d019      	beq.n	8002a9e <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a2e      	ldr	r2, [pc, #184]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a74:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a76:	f7fe faf5 	bl	8001064 <HAL_GetTick>
 8002a7a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a7e:	f7fe faf1 	bl	8001064 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e206      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a90:	4b25      	ldr	r3, [pc, #148]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0f0      	beq.n	8002a7e <HAL_RCC_OscConfig+0x432>
 8002a9c:	e018      	b.n	8002ad0 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a9e:	4b22      	ldr	r3, [pc, #136]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a21      	ldr	r2, [pc, #132]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002aa4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002aa8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002aaa:	f7fe fadb 	bl	8001064 <HAL_GetTick>
 8002aae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ab2:	f7fe fad7 	bl	8001064 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e1ec      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ac4:	4b18      	ldr	r3, [pc, #96]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1f0      	bne.n	8002ab2 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0304 	and.w	r3, r3, #4
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80af 	beq.w	8002c3c <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ade:	4b13      	ldr	r3, [pc, #76]	@ (8002b2c <HAL_RCC_OscConfig+0x4e0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a12      	ldr	r2, [pc, #72]	@ (8002b2c <HAL_RCC_OscConfig+0x4e0>)
 8002ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ae8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002aea:	f7fe fabb 	bl	8001064 <HAL_GetTick>
 8002aee:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002af2:	f7fe fab7 	bl	8001064 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b64      	cmp	r3, #100	@ 0x64
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e1cc      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b04:	4b09      	ldr	r3, [pc, #36]	@ (8002b2c <HAL_RCC_OscConfig+0x4e0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f0      	beq.n	8002af2 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d10b      	bne.n	8002b30 <HAL_RCC_OscConfig+0x4e4>
 8002b18:	4b03      	ldr	r3, [pc, #12]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1c:	4a02      	ldr	r2, [pc, #8]	@ (8002b28 <HAL_RCC_OscConfig+0x4dc>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b24:	e05b      	b.n	8002bde <HAL_RCC_OscConfig+0x592>
 8002b26:	bf00      	nop
 8002b28:	58024400 	.word	0x58024400
 8002b2c:	58024800 	.word	0x58024800
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d112      	bne.n	8002b5e <HAL_RCC_OscConfig+0x512>
 8002b38:	4b9d      	ldr	r3, [pc, #628]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3c:	4a9c      	ldr	r2, [pc, #624]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b44:	4b9a      	ldr	r3, [pc, #616]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b48:	4a99      	ldr	r2, [pc, #612]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b4a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b50:	4b97      	ldr	r3, [pc, #604]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b54:	4a96      	ldr	r2, [pc, #600]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b56:	f023 0304 	bic.w	r3, r3, #4
 8002b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b5c:	e03f      	b.n	8002bde <HAL_RCC_OscConfig+0x592>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	2b05      	cmp	r3, #5
 8002b64:	d112      	bne.n	8002b8c <HAL_RCC_OscConfig+0x540>
 8002b66:	4b92      	ldr	r3, [pc, #584]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6a:	4a91      	ldr	r2, [pc, #580]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b6c:	f043 0304 	orr.w	r3, r3, #4
 8002b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b72:	4b8f      	ldr	r3, [pc, #572]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b76:	4a8e      	ldr	r2, [pc, #568]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b7e:	4b8c      	ldr	r3, [pc, #560]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b82:	4a8b      	ldr	r2, [pc, #556]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b8a:	e028      	b.n	8002bde <HAL_RCC_OscConfig+0x592>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b85      	cmp	r3, #133	@ 0x85
 8002b92:	d112      	bne.n	8002bba <HAL_RCC_OscConfig+0x56e>
 8002b94:	4b86      	ldr	r3, [pc, #536]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b98:	4a85      	ldr	r2, [pc, #532]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002b9a:	f043 0304 	orr.w	r3, r3, #4
 8002b9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ba0:	4b83      	ldr	r3, [pc, #524]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba4:	4a82      	ldr	r2, [pc, #520]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002baa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bac:	4b80      	ldr	r3, [pc, #512]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb0:	4a7f      	ldr	r2, [pc, #508]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bb2:	f043 0301 	orr.w	r3, r3, #1
 8002bb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bb8:	e011      	b.n	8002bde <HAL_RCC_OscConfig+0x592>
 8002bba:	4b7d      	ldr	r3, [pc, #500]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bbe:	4a7c      	ldr	r2, [pc, #496]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bc0:	f023 0301 	bic.w	r3, r3, #1
 8002bc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bc6:	4b7a      	ldr	r3, [pc, #488]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bca:	4a79      	ldr	r2, [pc, #484]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bcc:	f023 0304 	bic.w	r3, r3, #4
 8002bd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bd2:	4b77      	ldr	r3, [pc, #476]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd6:	4a76      	ldr	r2, [pc, #472]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002bd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bdc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d015      	beq.n	8002c12 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002be6:	f7fe fa3d 	bl	8001064 <HAL_GetTick>
 8002bea:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bec:	e00a      	b.n	8002c04 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bee:	f7fe fa39 	bl	8001064 <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e14c      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c04:	4b6a      	ldr	r3, [pc, #424]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c08:	f003 0302 	and.w	r3, r3, #2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0ee      	beq.n	8002bee <HAL_RCC_OscConfig+0x5a2>
 8002c10:	e014      	b.n	8002c3c <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c12:	f7fe fa27 	bl	8001064 <HAL_GetTick>
 8002c16:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c18:	e00a      	b.n	8002c30 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c1a:	f7fe fa23 	bl	8001064 <HAL_GetTick>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e136      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c30:	4b5f      	ldr	r3, [pc, #380]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1ee      	bne.n	8002c1a <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	f000 812b 	beq.w	8002e9c <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002c46:	4b5a      	ldr	r3, [pc, #360]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c4e:	2b18      	cmp	r3, #24
 8002c50:	f000 80bb 	beq.w	8002dca <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	f040 8095 	bne.w	8002d88 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c5e:	4b54      	ldr	r3, [pc, #336]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a53      	ldr	r2, [pc, #332]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6a:	f7fe f9fb 	bl	8001064 <HAL_GetTick>
 8002c6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c72:	f7fe f9f7 	bl	8001064 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e10c      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c84:	4b4a      	ldr	r3, [pc, #296]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1f0      	bne.n	8002c72 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c90:	4b47      	ldr	r3, [pc, #284]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002c92:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c94:	4b47      	ldr	r3, [pc, #284]	@ (8002db4 <HAL_RCC_OscConfig+0x768>)
 8002c96:	4013      	ands	r3, r2
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ca0:	0112      	lsls	r2, r2, #4
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	4942      	ldr	r1, [pc, #264]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	628b      	str	r3, [r1, #40]	@ 0x28
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	025b      	lsls	r3, r3, #9
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	431a      	orrs	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	041b      	lsls	r3, r3, #16
 8002cc8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	061b      	lsls	r3, r3, #24
 8002cd6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002cda:	4935      	ldr	r1, [pc, #212]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002ce0:	4b33      	ldr	r3, [pc, #204]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce4:	4a32      	ldr	r2, [pc, #200]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002ce6:	f023 0301 	bic.w	r3, r3, #1
 8002cea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cec:	4b30      	ldr	r3, [pc, #192]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002cee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cf0:	4b31      	ldr	r3, [pc, #196]	@ (8002db8 <HAL_RCC_OscConfig+0x76c>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cf8:	00d2      	lsls	r2, r2, #3
 8002cfa:	492d      	ldr	r1, [pc, #180]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002d00:	4b2b      	ldr	r3, [pc, #172]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d04:	f023 020c 	bic.w	r2, r3, #12
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	4928      	ldr	r1, [pc, #160]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002d12:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d16:	f023 0202 	bic.w	r2, r3, #2
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d1e:	4924      	ldr	r1, [pc, #144]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d20:	4313      	orrs	r3, r2
 8002d22:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002d24:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d28:	4a21      	ldr	r2, [pc, #132]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d30:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d34:	4a1e      	ldr	r2, [pc, #120]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d40:	4a1b      	ldr	r2, [pc, #108]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002d48:	4b19      	ldr	r3, [pc, #100]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	4a18      	ldr	r2, [pc, #96]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d54:	4b16      	ldr	r3, [pc, #88]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a15      	ldr	r2, [pc, #84]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d60:	f7fe f980 	bl	8001064 <HAL_GetTick>
 8002d64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d68:	f7fe f97c 	bl	8001064 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e091      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0f0      	beq.n	8002d68 <HAL_RCC_OscConfig+0x71c>
 8002d86:	e089      	b.n	8002e9c <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d88:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a08      	ldr	r2, [pc, #32]	@ (8002db0 <HAL_RCC_OscConfig+0x764>)
 8002d8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe f966 	bl	8001064 <HAL_GetTick>
 8002d98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d9a:	e00f      	b.n	8002dbc <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9c:	f7fe f962 	bl	8001064 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d908      	bls.n	8002dbc <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e077      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
 8002dae:	bf00      	nop
 8002db0:	58024400 	.word	0x58024400
 8002db4:	fffffc0c 	.word	0xfffffc0c
 8002db8:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1e9      	bne.n	8002d9c <HAL_RCC_OscConfig+0x750>
 8002dc8:	e068      	b.n	8002e9c <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002dca:	4b37      	ldr	r3, [pc, #220]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dce:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002dd0:	4b35      	ldr	r3, [pc, #212]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd4:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d031      	beq.n	8002e42 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	f003 0203 	and.w	r2, r3, #3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d12a      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	091b      	lsrs	r3, r3, #4
 8002df0:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d122      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e06:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d11a      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	0a5b      	lsrs	r3, r3, #9
 8002e10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e18:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d111      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	0c1b      	lsrs	r3, r3, #16
 8002e22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e2a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d108      	bne.n	8002e42 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	0e1b      	lsrs	r3, r3, #24
 8002e34:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d001      	beq.n	8002e46 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e02b      	b.n	8002e9e <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002e46:	4b18      	ldr	r3, [pc, #96]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e4a:	08db      	lsrs	r3, r3, #3
 8002e4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e50:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d01f      	beq.n	8002e9c <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e60:	4a11      	ldr	r2, [pc, #68]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e68:	f7fe f8fc 	bl	8001064 <HAL_GetTick>
 8002e6c:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e6e:	bf00      	nop
 8002e70:	f7fe f8f8 	bl	8001064 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d0f9      	beq.n	8002e70 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e80:	4b0a      	ldr	r3, [pc, #40]	@ (8002eac <HAL_RCC_OscConfig+0x860>)
 8002e82:	4013      	ands	r3, r2
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e88:	00d2      	lsls	r2, r2, #3
 8002e8a:	4907      	ldr	r1, [pc, #28]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e90:	4b05      	ldr	r3, [pc, #20]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e94:	4a04      	ldr	r2, [pc, #16]	@ (8002ea8 <HAL_RCC_OscConfig+0x85c>)
 8002e96:	f043 0301 	orr.w	r3, r3, #1
 8002e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3730      	adds	r7, #48	@ 0x30
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	58024400 	.word	0x58024400
 8002eac:	ffff0007 	.word	0xffff0007

08002eb0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e19c      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b8a      	ldr	r3, [pc, #552]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 030f 	and.w	r3, r3, #15
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d910      	bls.n	8002ef4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b87      	ldr	r3, [pc, #540]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f023 020f 	bic.w	r2, r3, #15
 8002eda:	4985      	ldr	r1, [pc, #532]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee2:	4b83      	ldr	r3, [pc, #524]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e184      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d010      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	4b7b      	ldr	r3, [pc, #492]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d908      	bls.n	8002f22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f10:	4b78      	ldr	r3, [pc, #480]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	4975      	ldr	r1, [pc, #468]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0308 	and.w	r3, r3, #8
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d010      	beq.n	8002f50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695a      	ldr	r2, [r3, #20]
 8002f32:	4b70      	ldr	r3, [pc, #448]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d908      	bls.n	8002f50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	496a      	ldr	r1, [pc, #424]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0310 	and.w	r3, r3, #16
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d010      	beq.n	8002f7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	699a      	ldr	r2, [r3, #24]
 8002f60:	4b64      	ldr	r3, [pc, #400]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f62:	69db      	ldr	r3, [r3, #28]
 8002f64:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d908      	bls.n	8002f7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f6c:	4b61      	ldr	r3, [pc, #388]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f6e:	69db      	ldr	r3, [r3, #28]
 8002f70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	495e      	ldr	r1, [pc, #376]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0320 	and.w	r3, r3, #32
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d010      	beq.n	8002fac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69da      	ldr	r2, [r3, #28]
 8002f8e:	4b59      	ldr	r3, [pc, #356]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d908      	bls.n	8002fac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f9a:	4b56      	ldr	r3, [pc, #344]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002f9c:	6a1b      	ldr	r3, [r3, #32]
 8002f9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	4953      	ldr	r1, [pc, #332]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d010      	beq.n	8002fda <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	f003 030f 	and.w	r3, r3, #15
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d908      	bls.n	8002fda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fc8:	4b4a      	ldr	r3, [pc, #296]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002fca:	699b      	ldr	r3, [r3, #24]
 8002fcc:	f023 020f 	bic.w	r2, r3, #15
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	4947      	ldr	r1, [pc, #284]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d055      	beq.n	8003092 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002fe6:	4b43      	ldr	r3, [pc, #268]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002fe8:	699b      	ldr	r3, [r3, #24]
 8002fea:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	4940      	ldr	r1, [pc, #256]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d107      	bne.n	8003010 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003000:	4b3c      	ldr	r3, [pc, #240]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d121      	bne.n	8003050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0f6      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b03      	cmp	r3, #3
 8003016:	d107      	bne.n	8003028 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003018:	4b36      	ldr	r3, [pc, #216]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d115      	bne.n	8003050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e0ea      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d107      	bne.n	8003040 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003030:	4b30      	ldr	r3, [pc, #192]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003038:	2b00      	cmp	r3, #0
 800303a:	d109      	bne.n	8003050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e0de      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003040:	4b2c      	ldr	r3, [pc, #176]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e0d6      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003050:	4b28      	ldr	r3, [pc, #160]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	f023 0207 	bic.w	r2, r3, #7
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	4925      	ldr	r1, [pc, #148]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 800305e:	4313      	orrs	r3, r2
 8003060:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003062:	f7fd ffff 	bl	8001064 <HAL_GetTick>
 8003066:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003068:	e00a      	b.n	8003080 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800306a:	f7fd fffb 	bl	8001064 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003078:	4293      	cmp	r3, r2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e0be      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003080:	4b1c      	ldr	r3, [pc, #112]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	429a      	cmp	r2, r3
 8003090:	d1eb      	bne.n	800306a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d010      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	4b14      	ldr	r3, [pc, #80]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d208      	bcs.n	80030c0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030ae:	4b11      	ldr	r3, [pc, #68]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	f023 020f 	bic.w	r2, r3, #15
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	490e      	ldr	r1, [pc, #56]	@ (80030f4 <HAL_RCC_ClockConfig+0x244>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030c0:	4b0b      	ldr	r3, [pc, #44]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d214      	bcs.n	80030f8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b08      	ldr	r3, [pc, #32]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 020f 	bic.w	r2, r3, #15
 80030d6:	4906      	ldr	r1, [pc, #24]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	4b04      	ldr	r3, [pc, #16]	@ (80030f0 <HAL_RCC_ClockConfig+0x240>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 030f 	and.w	r3, r3, #15
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e086      	b.n	80031fe <HAL_RCC_ClockConfig+0x34e>
 80030f0:	52002000 	.word	0x52002000
 80030f4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0304 	and.w	r3, r3, #4
 8003100:	2b00      	cmp	r3, #0
 8003102:	d010      	beq.n	8003126 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691a      	ldr	r2, [r3, #16]
 8003108:	4b3f      	ldr	r3, [pc, #252]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 800310a:	699b      	ldr	r3, [r3, #24]
 800310c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003110:	429a      	cmp	r2, r3
 8003112:	d208      	bcs.n	8003126 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003114:	4b3c      	ldr	r3, [pc, #240]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	4939      	ldr	r1, [pc, #228]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003122:	4313      	orrs	r3, r2
 8003124:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0308 	and.w	r3, r3, #8
 800312e:	2b00      	cmp	r3, #0
 8003130:	d010      	beq.n	8003154 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	4b34      	ldr	r3, [pc, #208]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800313e:	429a      	cmp	r2, r3
 8003140:	d208      	bcs.n	8003154 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003142:	4b31      	ldr	r3, [pc, #196]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003144:	69db      	ldr	r3, [r3, #28]
 8003146:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	492e      	ldr	r1, [pc, #184]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003150:	4313      	orrs	r3, r2
 8003152:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0310 	and.w	r3, r3, #16
 800315c:	2b00      	cmp	r3, #0
 800315e:	d010      	beq.n	8003182 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699a      	ldr	r2, [r3, #24]
 8003164:	4b28      	ldr	r3, [pc, #160]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003166:	69db      	ldr	r3, [r3, #28]
 8003168:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800316c:	429a      	cmp	r2, r3
 800316e:	d208      	bcs.n	8003182 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003170:	4b25      	ldr	r3, [pc, #148]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	4922      	ldr	r1, [pc, #136]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 800317e:	4313      	orrs	r3, r2
 8003180:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b00      	cmp	r3, #0
 800318c:	d010      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69da      	ldr	r2, [r3, #28]
 8003192:	4b1d      	ldr	r3, [pc, #116]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800319a:	429a      	cmp	r2, r3
 800319c:	d208      	bcs.n	80031b0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800319e:	4b1a      	ldr	r3, [pc, #104]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	4917      	ldr	r1, [pc, #92]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80031b0:	f000 f834 	bl	800321c <HAL_RCC_GetSysClockFreq>
 80031b4:	4602      	mov	r2, r0
 80031b6:	4b14      	ldr	r3, [pc, #80]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	0a1b      	lsrs	r3, r3, #8
 80031bc:	f003 030f 	and.w	r3, r3, #15
 80031c0:	4912      	ldr	r1, [pc, #72]	@ (800320c <HAL_RCC_ClockConfig+0x35c>)
 80031c2:	5ccb      	ldrb	r3, [r1, r3]
 80031c4:	f003 031f 	and.w	r3, r3, #31
 80031c8:	fa22 f303 	lsr.w	r3, r2, r3
 80031cc:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80031ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003208 <HAL_RCC_ClockConfig+0x358>)
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	4a0d      	ldr	r2, [pc, #52]	@ (800320c <HAL_RCC_ClockConfig+0x35c>)
 80031d8:	5cd3      	ldrb	r3, [r2, r3]
 80031da:	f003 031f 	and.w	r3, r3, #31
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	fa22 f303 	lsr.w	r3, r2, r3
 80031e4:	4a0a      	ldr	r2, [pc, #40]	@ (8003210 <HAL_RCC_ClockConfig+0x360>)
 80031e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003214 <HAL_RCC_ClockConfig+0x364>)
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80031ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003218 <HAL_RCC_ClockConfig+0x368>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fd feec 	bl	8000fd0 <HAL_InitTick>
 80031f8:	4603      	mov	r3, r0
 80031fa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3718      	adds	r7, #24
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	58024400 	.word	0x58024400
 800320c:	080065b8 	.word	0x080065b8
 8003210:	24000004 	.word	0x24000004
 8003214:	24000000 	.word	0x24000000
 8003218:	24000008 	.word	0x24000008

0800321c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800321c:	b480      	push	{r7}
 800321e:	b089      	sub	sp, #36	@ 0x24
 8003220:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003222:	4bb3      	ldr	r3, [pc, #716]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800322a:	2b18      	cmp	r3, #24
 800322c:	f200 8155 	bhi.w	80034da <HAL_RCC_GetSysClockFreq+0x2be>
 8003230:	a201      	add	r2, pc, #4	@ (adr r2, 8003238 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003236:	bf00      	nop
 8003238:	0800329d 	.word	0x0800329d
 800323c:	080034db 	.word	0x080034db
 8003240:	080034db 	.word	0x080034db
 8003244:	080034db 	.word	0x080034db
 8003248:	080034db 	.word	0x080034db
 800324c:	080034db 	.word	0x080034db
 8003250:	080034db 	.word	0x080034db
 8003254:	080034db 	.word	0x080034db
 8003258:	080032c3 	.word	0x080032c3
 800325c:	080034db 	.word	0x080034db
 8003260:	080034db 	.word	0x080034db
 8003264:	080034db 	.word	0x080034db
 8003268:	080034db 	.word	0x080034db
 800326c:	080034db 	.word	0x080034db
 8003270:	080034db 	.word	0x080034db
 8003274:	080034db 	.word	0x080034db
 8003278:	080032c9 	.word	0x080032c9
 800327c:	080034db 	.word	0x080034db
 8003280:	080034db 	.word	0x080034db
 8003284:	080034db 	.word	0x080034db
 8003288:	080034db 	.word	0x080034db
 800328c:	080034db 	.word	0x080034db
 8003290:	080034db 	.word	0x080034db
 8003294:	080034db 	.word	0x080034db
 8003298:	080032cf 	.word	0x080032cf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800329c:	4b94      	ldr	r3, [pc, #592]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0320 	and.w	r3, r3, #32
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d009      	beq.n	80032bc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032a8:	4b91      	ldr	r3, [pc, #580]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	08db      	lsrs	r3, r3, #3
 80032ae:	f003 0303 	and.w	r3, r3, #3
 80032b2:	4a90      	ldr	r2, [pc, #576]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
 80032b8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80032ba:	e111      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80032bc:	4b8d      	ldr	r3, [pc, #564]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032be:	61bb      	str	r3, [r7, #24]
      break;
 80032c0:	e10e      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80032c2:	4b8d      	ldr	r3, [pc, #564]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032c4:	61bb      	str	r3, [r7, #24]
      break;
 80032c6:	e10b      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80032c8:	4b8c      	ldr	r3, [pc, #560]	@ (80034fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80032ca:	61bb      	str	r3, [r7, #24]
      break;
 80032cc:	e108      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80032ce:	4b88      	ldr	r3, [pc, #544]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80032d8:	4b85      	ldr	r3, [pc, #532]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032e2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80032e4:	4b82      	ldr	r3, [pc, #520]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80032ee:	4b80      	ldr	r3, [pc, #512]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032f2:	08db      	lsrs	r3, r3, #3
 80032f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	fb02 f303 	mul.w	r3, r2, r3
 80032fe:	ee07 3a90 	vmov	s15, r3
 8003302:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003306:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 80e1 	beq.w	80034d4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	2b02      	cmp	r3, #2
 8003316:	f000 8083 	beq.w	8003420 <HAL_RCC_GetSysClockFreq+0x204>
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2b02      	cmp	r3, #2
 800331e:	f200 80a1 	bhi.w	8003464 <HAL_RCC_GetSysClockFreq+0x248>
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_RCC_GetSysClockFreq+0x114>
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d056      	beq.n	80033dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800332e:	e099      	b.n	8003464 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003330:	4b6f      	ldr	r3, [pc, #444]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0320 	and.w	r3, r3, #32
 8003338:	2b00      	cmp	r3, #0
 800333a:	d02d      	beq.n	8003398 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800333c:	4b6c      	ldr	r3, [pc, #432]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	08db      	lsrs	r3, r3, #3
 8003342:	f003 0303 	and.w	r3, r3, #3
 8003346:	4a6b      	ldr	r2, [pc, #428]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003348:	fa22 f303 	lsr.w	r3, r2, r3
 800334c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	ee07 3a90 	vmov	s15, r3
 8003354:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	ee07 3a90 	vmov	s15, r3
 800335e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003366:	4b62      	ldr	r3, [pc, #392]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800336e:	ee07 3a90 	vmov	s15, r3
 8003372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003376:	ed97 6a02 	vldr	s12, [r7, #8]
 800337a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800337e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800338a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800338e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003392:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003396:	e087      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003504 <HAL_RCC_GetSysClockFreq+0x2e8>
 80033a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033aa:	4b51      	ldr	r3, [pc, #324]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b2:	ee07 3a90 	vmov	s15, r3
 80033b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80033be:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003500 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033da:	e065      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033e6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003508 <HAL_RCC_GetSysClockFreq+0x2ec>
 80033ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033ee:	4b40      	ldr	r3, [pc, #256]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033f6:	ee07 3a90 	vmov	s15, r3
 80033fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003402:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003500 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800340a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800340e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800341a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800341e:	e043      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	ee07 3a90 	vmov	s15, r3
 8003426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800342a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800350c <HAL_RCC_GetSysClockFreq+0x2f0>
 800342e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003432:	4b2f      	ldr	r3, [pc, #188]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800343a:	ee07 3a90 	vmov	s15, r3
 800343e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003442:	ed97 6a02 	vldr	s12, [r7, #8]
 8003446:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800344a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800344e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800345a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800345e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003462:	e021      	b.n	80034a8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800346e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003508 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003476:	4b1e      	ldr	r3, [pc, #120]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800347e:	ee07 3a90 	vmov	s15, r3
 8003482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003486:	ed97 6a02 	vldr	s12, [r7, #8]
 800348a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003500 <HAL_RCC_GetSysClockFreq+0x2e4>
 800348e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800349a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800349e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80034a6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80034a8:	4b11      	ldr	r3, [pc, #68]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ac:	0a5b      	lsrs	r3, r3, #9
 80034ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034b2:	3301      	adds	r3, #1
 80034b4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	ee07 3a90 	vmov	s15, r3
 80034bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80034c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034cc:	ee17 3a90 	vmov	r3, s15
 80034d0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80034d2:	e005      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61bb      	str	r3, [r7, #24]
      break;
 80034d8:	e002      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80034da:	4b07      	ldr	r3, [pc, #28]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80034dc:	61bb      	str	r3, [r7, #24]
      break;
 80034de:	bf00      	nop
  }

  return sysclockfreq;
 80034e0:	69bb      	ldr	r3, [r7, #24]
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3724      	adds	r7, #36	@ 0x24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	58024400 	.word	0x58024400
 80034f4:	03d09000 	.word	0x03d09000
 80034f8:	003d0900 	.word	0x003d0900
 80034fc:	016e3600 	.word	0x016e3600
 8003500:	46000000 	.word	0x46000000
 8003504:	4c742400 	.word	0x4c742400
 8003508:	4a742400 	.word	0x4a742400
 800350c:	4bb71b00 	.word	0x4bb71b00

08003510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8003516:	f7ff fe81 	bl	800321c <HAL_RCC_GetSysClockFreq>
 800351a:	4602      	mov	r2, r0
 800351c:	4b10      	ldr	r3, [pc, #64]	@ (8003560 <HAL_RCC_GetHCLKFreq+0x50>)
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	0a1b      	lsrs	r3, r3, #8
 8003522:	f003 030f 	and.w	r3, r3, #15
 8003526:	490f      	ldr	r1, [pc, #60]	@ (8003564 <HAL_RCC_GetHCLKFreq+0x54>)
 8003528:	5ccb      	ldrb	r3, [r1, r3]
 800352a:	f003 031f 	and.w	r3, r3, #31
 800352e:	fa22 f303 	lsr.w	r3, r2, r3
 8003532:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8003534:	4b0a      	ldr	r3, [pc, #40]	@ (8003560 <HAL_RCC_GetHCLKFreq+0x50>)
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	f003 030f 	and.w	r3, r3, #15
 800353c:	4a09      	ldr	r2, [pc, #36]	@ (8003564 <HAL_RCC_GetHCLKFreq+0x54>)
 800353e:	5cd3      	ldrb	r3, [r2, r3]
 8003540:	f003 031f 	and.w	r3, r3, #31
 8003544:	687a      	ldr	r2, [r7, #4]
 8003546:	fa22 f303 	lsr.w	r3, r2, r3
 800354a:	4a07      	ldr	r2, [pc, #28]	@ (8003568 <HAL_RCC_GetHCLKFreq+0x58>)
 800354c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800354e:	4a07      	ldr	r2, [pc, #28]	@ (800356c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003554:	4b04      	ldr	r3, [pc, #16]	@ (8003568 <HAL_RCC_GetHCLKFreq+0x58>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	58024400 	.word	0x58024400
 8003564:	080065b8 	.word	0x080065b8
 8003568:	24000004 	.word	0x24000004
 800356c:	24000000 	.word	0x24000000

08003570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8003574:	f7ff ffcc 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 8003578:	4602      	mov	r2, r0
 800357a:	4b06      	ldr	r3, [pc, #24]	@ (8003594 <HAL_RCC_GetPCLK1Freq+0x24>)
 800357c:	69db      	ldr	r3, [r3, #28]
 800357e:	091b      	lsrs	r3, r3, #4
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	4904      	ldr	r1, [pc, #16]	@ (8003598 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003586:	5ccb      	ldrb	r3, [r1, r3]
 8003588:	f003 031f 	and.w	r3, r3, #31
 800358c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003590:	4618      	mov	r0, r3
 8003592:	bd80      	pop	{r7, pc}
 8003594:	58024400 	.word	0x58024400
 8003598:	080065b8 	.word	0x080065b8

0800359c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80035a0:	f7ff ffb6 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 80035a4:	4602      	mov	r2, r0
 80035a6:	4b06      	ldr	r3, [pc, #24]	@ (80035c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	0a1b      	lsrs	r3, r3, #8
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	4904      	ldr	r1, [pc, #16]	@ (80035c4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035b2:	5ccb      	ldrb	r3, [r1, r3]
 80035b4:	f003 031f 	and.w	r3, r3, #31
 80035b8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80035bc:	4618      	mov	r0, r3
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	58024400 	.word	0x58024400
 80035c4:	080065b8 	.word	0x080065b8

080035c8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035cc:	b0c8      	sub	sp, #288	@ 0x120
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035d4:	2300      	movs	r3, #0
 80035d6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035da:	2300      	movs	r3, #0
 80035dc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80035ec:	2500      	movs	r5, #0
 80035ee:	ea54 0305 	orrs.w	r3, r4, r5
 80035f2:	d049      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80035f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80035f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035fa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035fe:	d02f      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003600:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003604:	d828      	bhi.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800360a:	d01a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800360c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003610:	d822      	bhi.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003616:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800361a:	d007      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800361c:	e01c      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800361e:	4ba7      	ldr	r3, [pc, #668]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003622:	4aa6      	ldr	r2, [pc, #664]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003628:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800362a:	e01a      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800362c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003630:	3308      	adds	r3, #8
 8003632:	2102      	movs	r1, #2
 8003634:	4618      	mov	r0, r3
 8003636:	f001 fc43 	bl	8004ec0 <RCCEx_PLL2_Config>
 800363a:	4603      	mov	r3, r0
 800363c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003640:	e00f      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003642:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003646:	3328      	adds	r3, #40	@ 0x28
 8003648:	2102      	movs	r1, #2
 800364a:	4618      	mov	r0, r3
 800364c:	f001 fcea 	bl	8005024 <RCCEx_PLL3_Config>
 8003650:	4603      	mov	r3, r0
 8003652:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003656:	e004      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800365e:	e000      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003660:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003662:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800366a:	4b94      	ldr	r3, [pc, #592]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800366c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800366e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003672:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003678:	4a90      	ldr	r2, [pc, #576]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800367a:	430b      	orrs	r3, r1
 800367c:	6513      	str	r3, [r2, #80]	@ 0x50
 800367e:	e003      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003680:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003684:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003688:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003694:	f04f 0900 	mov.w	r9, #0
 8003698:	ea58 0309 	orrs.w	r3, r8, r9
 800369c:	d047      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800369e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d82a      	bhi.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x136>
 80036a8:	a201      	add	r2, pc, #4	@ (adr r2, 80036b0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80036aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ae:	bf00      	nop
 80036b0:	080036c5 	.word	0x080036c5
 80036b4:	080036d3 	.word	0x080036d3
 80036b8:	080036e9 	.word	0x080036e9
 80036bc:	08003707 	.word	0x08003707
 80036c0:	08003707 	.word	0x08003707
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c4:	4b7d      	ldr	r3, [pc, #500]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c8:	4a7c      	ldr	r2, [pc, #496]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80036ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036d0:	e01a      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036d6:	3308      	adds	r3, #8
 80036d8:	2100      	movs	r1, #0
 80036da:	4618      	mov	r0, r3
 80036dc:	f001 fbf0 	bl	8004ec0 <RCCEx_PLL2_Config>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036e6:	e00f      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80036ec:	3328      	adds	r3, #40	@ 0x28
 80036ee:	2100      	movs	r1, #0
 80036f0:	4618      	mov	r0, r3
 80036f2:	f001 fc97 	bl	8005024 <RCCEx_PLL3_Config>
 80036f6:	4603      	mov	r3, r0
 80036f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036fc:	e004      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003704:	e000      	b.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003706:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003708:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800370c:	2b00      	cmp	r3, #0
 800370e:	d10a      	bne.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003710:	4b6a      	ldr	r3, [pc, #424]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003714:	f023 0107 	bic.w	r1, r3, #7
 8003718:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800371c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371e:	4a67      	ldr	r2, [pc, #412]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003720:	430b      	orrs	r3, r1
 8003722:	6513      	str	r3, [r2, #80]	@ 0x50
 8003724:	e003      	b.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003726:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800372a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800372e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003736:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800373a:	f04f 0b00 	mov.w	fp, #0
 800373e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003742:	d054      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8003744:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800374a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800374e:	d036      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8003750:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003754:	d82f      	bhi.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800375a:	d032      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800375c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003760:	d829      	bhi.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003762:	2bc0      	cmp	r3, #192	@ 0xc0
 8003764:	d02f      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8003766:	2bc0      	cmp	r3, #192	@ 0xc0
 8003768:	d825      	bhi.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800376a:	2b80      	cmp	r3, #128	@ 0x80
 800376c:	d018      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800376e:	2b80      	cmp	r3, #128	@ 0x80
 8003770:	d821      	bhi.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8003776:	2b40      	cmp	r3, #64	@ 0x40
 8003778:	d007      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800377a:	e01c      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800377c:	4b4f      	ldr	r3, [pc, #316]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800377e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003780:	4a4e      	ldr	r2, [pc, #312]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003786:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8003788:	e01e      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800378a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800378e:	3308      	adds	r3, #8
 8003790:	2100      	movs	r1, #0
 8003792:	4618      	mov	r0, r3
 8003794:	f001 fb94 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003798:	4603      	mov	r3, r0
 800379a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800379e:	e013      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037a4:	3328      	adds	r3, #40	@ 0x28
 80037a6:	2100      	movs	r1, #0
 80037a8:	4618      	mov	r0, r3
 80037aa:	f001 fc3b 	bl	8005024 <RCCEx_PLL3_Config>
 80037ae:	4603      	mov	r3, r0
 80037b0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80037b4:	e008      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80037bc:	e004      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80037be:	bf00      	nop
 80037c0:	e002      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80037c2:	bf00      	nop
 80037c4:	e000      	b.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80037c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d10a      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80037d0:	4b3a      	ldr	r3, [pc, #232]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037d4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80037d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037de:	4a37      	ldr	r2, [pc, #220]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037e0:	430b      	orrs	r3, r1
 80037e2:	6513      	str	r3, [r2, #80]	@ 0x50
 80037e4:	e003      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80037ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80037ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80037f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80037fa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80037fe:	2300      	movs	r3, #0
 8003800:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003804:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003808:	460b      	mov	r3, r1
 800380a:	4313      	orrs	r3, r2
 800380c:	d05c      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 800380e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003812:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003814:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003818:	d03b      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800381a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800381e:	d834      	bhi.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003820:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003824:	d037      	beq.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8003826:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800382a:	d82e      	bhi.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800382c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003830:	d033      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003832:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003836:	d828      	bhi.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003838:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800383c:	d01a      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 800383e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003842:	d822      	bhi.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8003848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800384c:	d007      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x296>
 800384e:	e01c      	b.n	800388a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003850:	4b1a      	ldr	r3, [pc, #104]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003854:	4a19      	ldr	r2, [pc, #100]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003856:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800385a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800385c:	e01e      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800385e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003862:	3308      	adds	r3, #8
 8003864:	2100      	movs	r1, #0
 8003866:	4618      	mov	r0, r3
 8003868:	f001 fb2a 	bl	8004ec0 <RCCEx_PLL2_Config>
 800386c:	4603      	mov	r3, r0
 800386e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003872:	e013      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003874:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003878:	3328      	adds	r3, #40	@ 0x28
 800387a:	2100      	movs	r1, #0
 800387c:	4618      	mov	r0, r3
 800387e:	f001 fbd1 	bl	8005024 <RCCEx_PLL3_Config>
 8003882:	4603      	mov	r3, r0
 8003884:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8003888:	e008      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003890:	e004      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003892:	bf00      	nop
 8003894:	e002      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8003896:	bf00      	nop
 8003898:	e000      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800389a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800389c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10d      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 80038a4:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80038ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b2:	4a02      	ldr	r2, [pc, #8]	@ (80038bc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038b4:	430b      	orrs	r3, r1
 80038b6:	6513      	str	r3, [r2, #80]	@ 0x50
 80038b8:	e006      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80038ba:	bf00      	nop
 80038bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038c0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80038c4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80038c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80038d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80038d8:	2300      	movs	r3, #0
 80038da:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80038de:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80038e2:	460b      	mov	r3, r1
 80038e4:	4313      	orrs	r3, r2
 80038e6:	d03a      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80038e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80038ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ee:	2b30      	cmp	r3, #48	@ 0x30
 80038f0:	d01f      	beq.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80038f2:	2b30      	cmp	r3, #48	@ 0x30
 80038f4:	d819      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x362>
 80038f6:	2b20      	cmp	r3, #32
 80038f8:	d00c      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80038fa:	2b20      	cmp	r3, #32
 80038fc:	d815      	bhi.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x362>
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d019      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8003902:	2b10      	cmp	r3, #16
 8003904:	d111      	bne.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003906:	4bae      	ldr	r3, [pc, #696]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390a:	4aad      	ldr	r2, [pc, #692]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800390c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003910:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003912:	e011      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003914:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003918:	3308      	adds	r3, #8
 800391a:	2102      	movs	r1, #2
 800391c:	4618      	mov	r0, r3
 800391e:	f001 facf 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003928:	e006      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003930:	e002      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8003932:	bf00      	nop
 8003934:	e000      	b.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8003936:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003938:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10a      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003940:	4b9f      	ldr	r3, [pc, #636]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003944:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003948:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800394c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800394e:	4a9c      	ldr	r2, [pc, #624]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003950:	430b      	orrs	r3, r1
 8003952:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003954:	e003      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003956:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800395a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800395e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800396a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800396e:	2300      	movs	r3, #0
 8003970:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003974:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003978:	460b      	mov	r3, r1
 800397a:	4313      	orrs	r3, r2
 800397c:	d051      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800397e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003982:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003984:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003988:	d035      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800398a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800398e:	d82e      	bhi.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x426>
 8003990:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003994:	d031      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x432>
 8003996:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800399a:	d828      	bhi.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x426>
 800399c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039a0:	d01a      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80039a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039a6:	d822      	bhi.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x426>
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80039ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80039b0:	d007      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80039b2:	e01c      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039b4:	4b82      	ldr	r3, [pc, #520]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b8:	4a81      	ldr	r2, [pc, #516]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80039ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80039c0:	e01c      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039c6:	3308      	adds	r3, #8
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f001 fa78 	bl	8004ec0 <RCCEx_PLL2_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80039d6:	e011      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80039dc:	3328      	adds	r3, #40	@ 0x28
 80039de:	2100      	movs	r1, #0
 80039e0:	4618      	mov	r0, r3
 80039e2:	f001 fb1f 	bl	8005024 <RCCEx_PLL3_Config>
 80039e6:	4603      	mov	r3, r0
 80039e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80039ec:	e006      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80039f4:	e002      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80039f6:	bf00      	nop
 80039f8:	e000      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80039fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039fc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10a      	bne.n	8003a1a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a04:	4b6e      	ldr	r3, [pc, #440]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a08:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a12:	4a6b      	ldr	r2, [pc, #428]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003a14:	430b      	orrs	r3, r1
 8003a16:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a18:	e003      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003a1e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003a2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a32:	2300      	movs	r3, #0
 8003a34:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003a38:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	d053      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003a42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a4c:	d033      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003a4e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a52:	d82c      	bhi.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003a54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a58:	d02f      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8003a5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a5e:	d826      	bhi.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003a60:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a64:	d02b      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003a66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a6a:	d820      	bhi.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003a6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a70:	d012      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8003a72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a76:	d81a      	bhi.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d022      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8003a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a80:	d115      	bne.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a86:	3308      	adds	r3, #8
 8003a88:	2101      	movs	r1, #1
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f001 fa18 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003a90:	4603      	mov	r3, r0
 8003a92:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003a96:	e015      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003a9c:	3328      	adds	r3, #40	@ 0x28
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f001 fabf 	bl	8005024 <RCCEx_PLL3_Config>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003aac:	e00a      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003ab4:	e006      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003ab6:	bf00      	nop
 8003ab8:	e004      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003aba:	bf00      	nop
 8003abc:	e002      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003abe:	bf00      	nop
 8003ac0:	e000      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8003ac2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10a      	bne.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003acc:	4b3c      	ldr	r3, [pc, #240]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ace:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ad0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003ad4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003ad8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ada:	4a39      	ldr	r2, [pc, #228]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003adc:	430b      	orrs	r3, r1
 8003ade:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ae0:	e003      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ae6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003aea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003af6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003afa:	2300      	movs	r3, #0
 8003afc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b00:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003b04:	460b      	mov	r3, r1
 8003b06:	4313      	orrs	r3, r2
 8003b08:	d060      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003b0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b12:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8003b16:	d039      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8003b18:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8003b1c:	d832      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003b1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b22:	d035      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003b24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b28:	d82c      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b2e:	d031      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b34:	d826      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003b36:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b3a:	d02d      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003b3c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b40:	d820      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003b42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b46:	d012      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003b48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b4c:	d81a      	bhi.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d024      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b56:	d115      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b5c:	3308      	adds	r3, #8
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 f9ad 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003b66:	4603      	mov	r3, r0
 8003b68:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003b6c:	e017      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003b72:	3328      	adds	r3, #40	@ 0x28
 8003b74:	2101      	movs	r1, #1
 8003b76:	4618      	mov	r0, r3
 8003b78:	f001 fa54 	bl	8005024 <RCCEx_PLL3_Config>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003b82:	e00c      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003b8a:	e008      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003b8c:	bf00      	nop
 8003b8e:	e006      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003b90:	bf00      	nop
 8003b92:	e004      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003b94:	bf00      	nop
 8003b96:	e002      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003b98:	bf00      	nop
 8003b9a:	e000      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003b9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b9e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10e      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003ba6:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003baa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003bae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003bb2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bb6:	4a02      	ldr	r2, [pc, #8]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003bb8:	430b      	orrs	r3, r1
 8003bba:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bbc:	e006      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003bbe:	bf00      	nop
 8003bc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003bc8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003bcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003bd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003be2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003be6:	460b      	mov	r3, r1
 8003be8:	4313      	orrs	r3, r2
 8003bea:	d037      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003bec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003bf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003bf2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bf6:	d00e      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003bf8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bfc:	d816      	bhi.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d018      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003c02:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c06:	d111      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c08:	4bc4      	ldr	r3, [pc, #784]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0c:	4ac3      	ldr	r2, [pc, #780]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c14:	e00f      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c1a:	3308      	adds	r3, #8
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f001 f94e 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003c24:	4603      	mov	r3, r0
 8003c26:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c2a:	e004      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003c32:	e000      	b.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003c34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c36:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10a      	bne.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c3e:	4bb7      	ldr	r3, [pc, #732]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c42:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c46:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c4c:	4ab3      	ldr	r2, [pc, #716]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c4e:	430b      	orrs	r3, r1
 8003c50:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c52:	e003      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c54:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003c58:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003c5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c64:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003c68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003c72:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003c76:	460b      	mov	r3, r1
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	d039      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003c80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c82:	2b03      	cmp	r3, #3
 8003c84:	d81c      	bhi.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003c86:	a201      	add	r2, pc, #4	@ (adr r2, 8003c8c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c8c:	08003cc9 	.word	0x08003cc9
 8003c90:	08003c9d 	.word	0x08003c9d
 8003c94:	08003cab 	.word	0x08003cab
 8003c98:	08003cc9 	.word	0x08003cc9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c9c:	4b9f      	ldr	r3, [pc, #636]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	4a9e      	ldr	r2, [pc, #632]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ca8:	e00f      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003caa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cae:	3308      	adds	r3, #8
 8003cb0:	2102      	movs	r1, #2
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f001 f904 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003cbe:	e004      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003cc6:	e000      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10a      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003cd2:	4b92      	ldr	r3, [pc, #584]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd6:	f023 0103 	bic.w	r1, r3, #3
 8003cda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce0:	4a8e      	ldr	r2, [pc, #568]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ce2:	430b      	orrs	r3, r1
 8003ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ce6:	e003      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003cec:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cf0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003cfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d00:	2300      	movs	r3, #0
 8003d02:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d06:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f000 8099 	beq.w	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d12:	4b83      	ldr	r3, [pc, #524]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a82      	ldr	r2, [pc, #520]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d1c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d1e:	f7fd f9a1 	bl	8001064 <HAL_GetTick>
 8003d22:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d26:	e00b      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d28:	f7fd f99c 	bl	8001064 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b64      	cmp	r3, #100	@ 0x64
 8003d36:	d903      	bls.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003d3e:	e005      	b.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d40:	4b77      	ldr	r3, [pc, #476]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d0ed      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003d4c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d173      	bne.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003d54:	4b71      	ldr	r3, [pc, #452]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d56:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d5c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d60:	4053      	eors	r3, r2
 8003d62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d015      	beq.n	8003d96 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d6a:	4b6c      	ldr	r3, [pc, #432]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d72:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d76:	4b69      	ldr	r3, [pc, #420]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d7a:	4a68      	ldr	r2, [pc, #416]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d80:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d82:	4b66      	ldr	r3, [pc, #408]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d86:	4a65      	ldr	r2, [pc, #404]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d8c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003d8e:	4a63      	ldr	r2, [pc, #396]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003d90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d94:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003d96:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003d9a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003da2:	d118      	bne.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da4:	f7fd f95e 	bl	8001064 <HAL_GetTick>
 8003da8:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dac:	e00d      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dae:	f7fd f959 	bl	8001064 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003db8:	1ad2      	subs	r2, r2, r3
 8003dba:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d903      	bls.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8003dc8:	e005      	b.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dca:	4b54      	ldr	r3, [pc, #336]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d0eb      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003dd6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d129      	bne.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003de2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003de6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dee:	d10e      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003df0:	4b4a      	ldr	r3, [pc, #296]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003df8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003dfc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e00:	091a      	lsrs	r2, r3, #4
 8003e02:	4b48      	ldr	r3, [pc, #288]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003e04:	4013      	ands	r3, r2
 8003e06:	4a45      	ldr	r2, [pc, #276]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	6113      	str	r3, [r2, #16]
 8003e0c:	e005      	b.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x852>
 8003e0e:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	4a42      	ldr	r2, [pc, #264]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e18:	6113      	str	r3, [r2, #16]
 8003e1a:	4b40      	ldr	r3, [pc, #256]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e1c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003e1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e2a:	4a3c      	ldr	r2, [pc, #240]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e30:	e008      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e32:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e36:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8003e3a:	e003      	b.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003e40:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003e44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4c:	f002 0301 	and.w	r3, r2, #1
 8003e50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003e54:	2300      	movs	r3, #0
 8003e56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003e5a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	4313      	orrs	r3, r2
 8003e62:	f000 8090 	beq.w	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003e66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e6e:	2b28      	cmp	r3, #40	@ 0x28
 8003e70:	d870      	bhi.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8003e72:	a201      	add	r2, pc, #4	@ (adr r2, 8003e78 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8003e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e78:	08003f5d 	.word	0x08003f5d
 8003e7c:	08003f55 	.word	0x08003f55
 8003e80:	08003f55 	.word	0x08003f55
 8003e84:	08003f55 	.word	0x08003f55
 8003e88:	08003f55 	.word	0x08003f55
 8003e8c:	08003f55 	.word	0x08003f55
 8003e90:	08003f55 	.word	0x08003f55
 8003e94:	08003f55 	.word	0x08003f55
 8003e98:	08003f29 	.word	0x08003f29
 8003e9c:	08003f55 	.word	0x08003f55
 8003ea0:	08003f55 	.word	0x08003f55
 8003ea4:	08003f55 	.word	0x08003f55
 8003ea8:	08003f55 	.word	0x08003f55
 8003eac:	08003f55 	.word	0x08003f55
 8003eb0:	08003f55 	.word	0x08003f55
 8003eb4:	08003f55 	.word	0x08003f55
 8003eb8:	08003f3f 	.word	0x08003f3f
 8003ebc:	08003f55 	.word	0x08003f55
 8003ec0:	08003f55 	.word	0x08003f55
 8003ec4:	08003f55 	.word	0x08003f55
 8003ec8:	08003f55 	.word	0x08003f55
 8003ecc:	08003f55 	.word	0x08003f55
 8003ed0:	08003f55 	.word	0x08003f55
 8003ed4:	08003f55 	.word	0x08003f55
 8003ed8:	08003f5d 	.word	0x08003f5d
 8003edc:	08003f55 	.word	0x08003f55
 8003ee0:	08003f55 	.word	0x08003f55
 8003ee4:	08003f55 	.word	0x08003f55
 8003ee8:	08003f55 	.word	0x08003f55
 8003eec:	08003f55 	.word	0x08003f55
 8003ef0:	08003f55 	.word	0x08003f55
 8003ef4:	08003f55 	.word	0x08003f55
 8003ef8:	08003f5d 	.word	0x08003f5d
 8003efc:	08003f55 	.word	0x08003f55
 8003f00:	08003f55 	.word	0x08003f55
 8003f04:	08003f55 	.word	0x08003f55
 8003f08:	08003f55 	.word	0x08003f55
 8003f0c:	08003f55 	.word	0x08003f55
 8003f10:	08003f55 	.word	0x08003f55
 8003f14:	08003f55 	.word	0x08003f55
 8003f18:	08003f5d 	.word	0x08003f5d
 8003f1c:	58024400 	.word	0x58024400
 8003f20:	58024800 	.word	0x58024800
 8003f24:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f2c:	3308      	adds	r3, #8
 8003f2e:	2101      	movs	r1, #1
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 ffc5 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f3c:	e00f      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f42:	3328      	adds	r3, #40	@ 0x28
 8003f44:	2101      	movs	r1, #1
 8003f46:	4618      	mov	r0, r3
 8003f48:	f001 f86c 	bl	8005024 <RCCEx_PLL3_Config>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f52:	e004      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8003f5a:	e000      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003f5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f5e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d10b      	bne.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003f66:	4bc0      	ldr	r3, [pc, #768]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003f6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f72:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f76:	4abc      	ldr	r2, [pc, #752]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8003f78:	430b      	orrs	r3, r1
 8003f7a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f7c:	e003      	b.n	8003f86 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8003f82:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003f86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8e:	f002 0302 	and.w	r3, r2, #2
 8003f92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003f96:	2300      	movs	r3, #0
 8003f98:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003f9c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	d043      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003fa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fae:	2b05      	cmp	r3, #5
 8003fb0:	d824      	bhi.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8003fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8003fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb8:	08004005 	.word	0x08004005
 8003fbc:	08003fd1 	.word	0x08003fd1
 8003fc0:	08003fe7 	.word	0x08003fe7
 8003fc4:	08004005 	.word	0x08004005
 8003fc8:	08004005 	.word	0x08004005
 8003fcc:	08004005 	.word	0x08004005
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fd4:	3308      	adds	r3, #8
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 ff71 	bl	8004ec0 <RCCEx_PLL2_Config>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003fe4:	e00f      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fe6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003fea:	3328      	adds	r3, #40	@ 0x28
 8003fec:	2101      	movs	r1, #1
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f001 f818 	bl	8005024 <RCCEx_PLL3_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ffa:	e004      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004002:	e000      	b.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8004004:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004006:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10b      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800400e:	4b96      	ldr	r3, [pc, #600]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004012:	f023 0107 	bic.w	r1, r3, #7
 8004016:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800401a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800401e:	4a92      	ldr	r2, [pc, #584]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004020:	430b      	orrs	r3, r1
 8004022:	6553      	str	r3, [r2, #84]	@ 0x54
 8004024:	e003      	b.n	800402e <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004026:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800402a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800402e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004036:	f002 0304 	and.w	r3, r2, #4
 800403a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800403e:	2300      	movs	r3, #0
 8004040:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004044:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004048:	460b      	mov	r3, r1
 800404a:	4313      	orrs	r3, r2
 800404c:	d043      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800404e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004052:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004056:	2b05      	cmp	r3, #5
 8004058:	d824      	bhi.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800405a:	a201      	add	r2, pc, #4	@ (adr r2, 8004060 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004060:	080040ad 	.word	0x080040ad
 8004064:	08004079 	.word	0x08004079
 8004068:	0800408f 	.word	0x0800408f
 800406c:	080040ad 	.word	0x080040ad
 8004070:	080040ad 	.word	0x080040ad
 8004074:	080040ad 	.word	0x080040ad
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004078:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800407c:	3308      	adds	r3, #8
 800407e:	2101      	movs	r1, #1
 8004080:	4618      	mov	r0, r3
 8004082:	f000 ff1d 	bl	8004ec0 <RCCEx_PLL2_Config>
 8004086:	4603      	mov	r3, r0
 8004088:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800408c:	e00f      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800408e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004092:	3328      	adds	r3, #40	@ 0x28
 8004094:	2101      	movs	r1, #1
 8004096:	4618      	mov	r0, r3
 8004098:	f000 ffc4 	bl	8005024 <RCCEx_PLL3_Config>
 800409c:	4603      	mov	r3, r0
 800409e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040a2:	e004      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80040aa:	e000      	b.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80040ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10b      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040b6:	4b6c      	ldr	r3, [pc, #432]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80040b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ba:	f023 0107 	bic.w	r1, r3, #7
 80040be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040c6:	4a68      	ldr	r2, [pc, #416]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80040c8:	430b      	orrs	r3, r1
 80040ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80040cc:	e003      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80040d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80040d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040de:	f002 0320 	and.w	r3, r2, #32
 80040e2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80040e6:	2300      	movs	r3, #0
 80040e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80040ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80040f0:	460b      	mov	r3, r1
 80040f2:	4313      	orrs	r3, r2
 80040f4:	d055      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80040f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004102:	d033      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004104:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004108:	d82c      	bhi.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800410a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800410e:	d02f      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004114:	d826      	bhi.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004116:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800411a:	d02b      	beq.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800411c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004120:	d820      	bhi.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8004122:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004126:	d012      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8004128:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800412c:	d81a      	bhi.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800412e:	2b00      	cmp	r3, #0
 8004130:	d022      	beq.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8004132:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004136:	d115      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004138:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800413c:	3308      	adds	r3, #8
 800413e:	2100      	movs	r1, #0
 8004140:	4618      	mov	r0, r3
 8004142:	f000 febd 	bl	8004ec0 <RCCEx_PLL2_Config>
 8004146:	4603      	mov	r3, r0
 8004148:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800414c:	e015      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800414e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004152:	3328      	adds	r3, #40	@ 0x28
 8004154:	2102      	movs	r1, #2
 8004156:	4618      	mov	r0, r3
 8004158:	f000 ff64 	bl	8005024 <RCCEx_PLL3_Config>
 800415c:	4603      	mov	r3, r0
 800415e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004162:	e00a      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800416a:	e006      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800416c:	bf00      	nop
 800416e:	e004      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004170:	bf00      	nop
 8004172:	e002      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004174:	bf00      	nop
 8004176:	e000      	b.n	800417a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8004178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800417a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10b      	bne.n	800419a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004182:	4b39      	ldr	r3, [pc, #228]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004186:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800418a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800418e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004192:	4a35      	ldr	r2, [pc, #212]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004194:	430b      	orrs	r3, r1
 8004196:	6553      	str	r3, [r2, #84]	@ 0x54
 8004198:	e003      	b.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800419a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800419e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80041a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041aa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80041ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041b2:	2300      	movs	r3, #0
 80041b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80041b8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80041bc:	460b      	mov	r3, r1
 80041be:	4313      	orrs	r3, r2
 80041c0:	d058      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80041c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80041c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80041ca:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80041ce:	d033      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80041d0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80041d4:	d82c      	bhi.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80041d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041da:	d02f      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80041dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041e0:	d826      	bhi.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80041e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80041e6:	d02b      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80041e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80041ec:	d820      	bhi.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80041ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041f2:	d012      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0xc52>
 80041f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041f8:	d81a      	bhi.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d022      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80041fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004202:	d115      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004204:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004208:	3308      	adds	r3, #8
 800420a:	2100      	movs	r1, #0
 800420c:	4618      	mov	r0, r3
 800420e:	f000 fe57 	bl	8004ec0 <RCCEx_PLL2_Config>
 8004212:	4603      	mov	r3, r0
 8004214:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004218:	e015      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800421a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800421e:	3328      	adds	r3, #40	@ 0x28
 8004220:	2102      	movs	r1, #2
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fefe 	bl	8005024 <RCCEx_PLL3_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800422e:	e00a      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004236:	e006      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004238:	bf00      	nop
 800423a:	e004      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800423c:	bf00      	nop
 800423e:	e002      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004240:	bf00      	nop
 8004242:	e000      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8004244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004246:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10e      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800424e:	4b06      	ldr	r3, [pc, #24]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004252:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004256:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800425a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800425e:	4a02      	ldr	r2, [pc, #8]	@ (8004268 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8004260:	430b      	orrs	r3, r1
 8004262:	6593      	str	r3, [r2, #88]	@ 0x58
 8004264:	e006      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8004266:	bf00      	nop
 8004268:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800426c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004270:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004274:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800427c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004280:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004284:	2300      	movs	r3, #0
 8004286:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800428a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800428e:	460b      	mov	r3, r1
 8004290:	4313      	orrs	r3, r2
 8004292:	d055      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004294:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004298:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800429c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042a0:	d033      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80042a2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042a6:	d82c      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80042a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042ac:	d02f      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80042ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042b2:	d826      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80042b4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80042b8:	d02b      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80042ba:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80042be:	d820      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80042c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042c4:	d012      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80042c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80042ca:	d81a      	bhi.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d022      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80042d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042d4:	d115      	bne.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80042d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042da:	3308      	adds	r3, #8
 80042dc:	2100      	movs	r1, #0
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 fdee 	bl	8004ec0 <RCCEx_PLL2_Config>
 80042e4:	4603      	mov	r3, r0
 80042e6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80042ea:	e015      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80042f0:	3328      	adds	r3, #40	@ 0x28
 80042f2:	2102      	movs	r1, #2
 80042f4:	4618      	mov	r0, r3
 80042f6:	f000 fe95 	bl	8005024 <RCCEx_PLL3_Config>
 80042fa:	4603      	mov	r3, r0
 80042fc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004300:	e00a      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004308:	e006      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800430a:	bf00      	nop
 800430c:	e004      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800430e:	bf00      	nop
 8004310:	e002      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004312:	bf00      	nop
 8004314:	e000      	b.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8004316:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004318:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10b      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004320:	4ba1      	ldr	r3, [pc, #644]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004324:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004328:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800432c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004330:	4a9d      	ldr	r2, [pc, #628]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004332:	430b      	orrs	r3, r1
 8004334:	6593      	str	r3, [r2, #88]	@ 0x58
 8004336:	e003      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004338:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800433c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004340:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004348:	f002 0308 	and.w	r3, r2, #8
 800434c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004350:	2300      	movs	r3, #0
 8004352:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004356:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800435a:	460b      	mov	r3, r1
 800435c:	4313      	orrs	r3, r2
 800435e:	d01e      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004360:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004368:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800436c:	d10c      	bne.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800436e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004372:	3328      	adds	r3, #40	@ 0x28
 8004374:	2102      	movs	r1, #2
 8004376:	4618      	mov	r0, r3
 8004378:	f000 fe54 	bl	8005024 <RCCEx_PLL3_Config>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d002      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004388:	4b87      	ldr	r3, [pc, #540]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800438a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004390:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004394:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004398:	4a83      	ldr	r2, [pc, #524]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800439a:	430b      	orrs	r3, r1
 800439c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800439e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a6:	f002 0310 	and.w	r3, r2, #16
 80043aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043ae:	2300      	movs	r3, #0
 80043b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80043b4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80043b8:	460b      	mov	r3, r1
 80043ba:	4313      	orrs	r3, r2
 80043bc:	d01e      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80043be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043ca:	d10c      	bne.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043d0:	3328      	adds	r3, #40	@ 0x28
 80043d2:	2102      	movs	r1, #2
 80043d4:	4618      	mov	r0, r3
 80043d6:	f000 fe25 	bl	8005024 <RCCEx_PLL3_Config>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80043e6:	4b70      	ldr	r3, [pc, #448]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80043ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043f6:	4a6c      	ldr	r2, [pc, #432]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80043f8:	430b      	orrs	r3, r1
 80043fa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004404:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004408:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800440c:	2300      	movs	r3, #0
 800440e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004412:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004416:	460b      	mov	r3, r1
 8004418:	4313      	orrs	r3, r2
 800441a:	d03e      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800441c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004420:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004424:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004428:	d022      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800442a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800442e:	d81b      	bhi.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8004434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004438:	d00b      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800443a:	e015      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800443c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004440:	3308      	adds	r3, #8
 8004442:	2100      	movs	r1, #0
 8004444:	4618      	mov	r0, r3
 8004446:	f000 fd3b 	bl	8004ec0 <RCCEx_PLL2_Config>
 800444a:	4603      	mov	r3, r0
 800444c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004450:	e00f      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004452:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004456:	3328      	adds	r3, #40	@ 0x28
 8004458:	2102      	movs	r1, #2
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fde2 	bl	8005024 <RCCEx_PLL3_Config>
 8004460:	4603      	mov	r3, r0
 8004462:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004466:	e004      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800446e:	e000      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8004470:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004472:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10b      	bne.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800447a:	4b4b      	ldr	r3, [pc, #300]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800447c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004482:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004486:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800448a:	4a47      	ldr	r2, [pc, #284]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800448c:	430b      	orrs	r3, r1
 800448e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004490:	e003      	b.n	800449a <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004492:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004496:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800449a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800449e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80044a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044a8:	2300      	movs	r3, #0
 80044aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80044ac:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80044b0:	460b      	mov	r3, r1
 80044b2:	4313      	orrs	r3, r2
 80044b4:	d03b      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80044b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044c2:	d01f      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80044c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044c8:	d818      	bhi.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80044ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044ce:	d003      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 80044d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044d4:	d007      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 80044d6:	e011      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044d8:	4b33      	ldr	r3, [pc, #204]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80044da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044dc:	4a32      	ldr	r2, [pc, #200]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80044de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80044e4:	e00f      	b.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80044ea:	3328      	adds	r3, #40	@ 0x28
 80044ec:	2101      	movs	r1, #1
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 fd98 	bl	8005024 <RCCEx_PLL3_Config>
 80044f4:	4603      	mov	r3, r0
 80044f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 80044fa:	e004      	b.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004502:	e000      	b.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8004504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004506:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800450a:	2b00      	cmp	r3, #0
 800450c:	d10b      	bne.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800450e:	4b26      	ldr	r3, [pc, #152]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004512:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004516:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800451a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800451e:	4a22      	ldr	r2, [pc, #136]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004520:	430b      	orrs	r3, r1
 8004522:	6553      	str	r3, [r2, #84]	@ 0x54
 8004524:	e003      	b.n	800452e <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004526:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800452a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800452e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004536:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800453a:	673b      	str	r3, [r7, #112]	@ 0x70
 800453c:	2300      	movs	r3, #0
 800453e:	677b      	str	r3, [r7, #116]	@ 0x74
 8004540:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004544:	460b      	mov	r3, r1
 8004546:	4313      	orrs	r3, r2
 8004548:	d034      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800454a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800454e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004550:	2b00      	cmp	r3, #0
 8004552:	d003      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8004554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004558:	d007      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800455a:	e011      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800455c:	4b12      	ldr	r3, [pc, #72]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800455e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004560:	4a11      	ldr	r2, [pc, #68]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004562:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004566:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004568:	e00e      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800456a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800456e:	3308      	adds	r3, #8
 8004570:	2102      	movs	r1, #2
 8004572:	4618      	mov	r0, r3
 8004574:	f000 fca4 	bl	8004ec0 <RCCEx_PLL2_Config>
 8004578:	4603      	mov	r3, r0
 800457a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800457e:	e003      	b.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004586:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004588:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800458c:	2b00      	cmp	r3, #0
 800458e:	d10d      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004590:	4b05      	ldr	r3, [pc, #20]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8004592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004594:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004598:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800459c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800459e:	4a02      	ldr	r2, [pc, #8]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80045a0:	430b      	orrs	r3, r1
 80045a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045a4:	e006      	b.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80045a6:	bf00      	nop
 80045a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80045b0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80045c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80045c2:	2300      	movs	r3, #0
 80045c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80045c6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80045ca:	460b      	mov	r3, r1
 80045cc:	4313      	orrs	r3, r2
 80045ce:	d00c      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045d4:	3328      	adds	r3, #40	@ 0x28
 80045d6:	2102      	movs	r1, #2
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 fd23 	bl	8005024 <RCCEx_PLL3_Config>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80045ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80045ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80045f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80045f8:	2300      	movs	r3, #0
 80045fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80045fc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004600:	460b      	mov	r3, r1
 8004602:	4313      	orrs	r3, r2
 8004604:	d038      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004606:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800460a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800460e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004612:	d018      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8004614:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004618:	d811      	bhi.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800461a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800461e:	d014      	beq.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8004620:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004624:	d80b      	bhi.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8004626:	2b00      	cmp	r3, #0
 8004628:	d011      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800462a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800462e:	d106      	bne.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004630:	4bc3      	ldr	r3, [pc, #780]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004634:	4ac2      	ldr	r2, [pc, #776]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004636:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800463a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800463c:	e008      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004644:	e004      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8004646:	bf00      	nop
 8004648:	e002      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800464a:	bf00      	nop
 800464c:	e000      	b.n	8004650 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800464e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004650:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10b      	bne.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004658:	4bb9      	ldr	r3, [pc, #740]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800465a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800465c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004660:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004668:	4ab5      	ldr	r2, [pc, #724]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800466a:	430b      	orrs	r3, r1
 800466c:	6553      	str	r3, [r2, #84]	@ 0x54
 800466e:	e003      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004670:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004674:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004678:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004680:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004684:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004686:	2300      	movs	r3, #0
 8004688:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800468a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800468e:	460b      	mov	r3, r1
 8004690:	4313      	orrs	r3, r2
 8004692:	d009      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004694:	4baa      	ldr	r3, [pc, #680]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004698:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800469c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046a2:	4aa7      	ldr	r2, [pc, #668]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80046a4:	430b      	orrs	r3, r1
 80046a6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80046a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80046b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80046b6:	2300      	movs	r3, #0
 80046b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80046ba:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80046be:	460b      	mov	r3, r1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	d009      	beq.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80046c4:	4b9e      	ldr	r3, [pc, #632]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80046c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046c8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80046cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d2:	4a9b      	ldr	r2, [pc, #620]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80046d4:	430b      	orrs	r3, r1
 80046d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80046d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80046dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80046e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046e6:	2300      	movs	r3, #0
 80046e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ea:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80046ee:	460b      	mov	r3, r1
 80046f0:	4313      	orrs	r3, r2
 80046f2:	d009      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80046f4:	4b92      	ldr	r3, [pc, #584]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80046f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046f8:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 80046fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004702:	4a8f      	ldr	r2, [pc, #572]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004704:	430b      	orrs	r3, r1
 8004706:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004708:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800470c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004710:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004714:	643b      	str	r3, [r7, #64]	@ 0x40
 8004716:	2300      	movs	r3, #0
 8004718:	647b      	str	r3, [r7, #68]	@ 0x44
 800471a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800471e:	460b      	mov	r3, r1
 8004720:	4313      	orrs	r3, r2
 8004722:	d00e      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004724:	4b86      	ldr	r3, [pc, #536]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	4a85      	ldr	r2, [pc, #532]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800472a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800472e:	6113      	str	r3, [r2, #16]
 8004730:	4b83      	ldr	r3, [pc, #524]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004732:	6919      	ldr	r1, [r3, #16]
 8004734:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004738:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800473c:	4a80      	ldr	r2, [pc, #512]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800473e:	430b      	orrs	r3, r1
 8004740:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004742:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800474e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004750:	2300      	movs	r3, #0
 8004752:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004754:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004758:	460b      	mov	r3, r1
 800475a:	4313      	orrs	r3, r2
 800475c:	d009      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800475e:	4b78      	ldr	r3, [pc, #480]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004762:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004766:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800476a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800476c:	4a74      	ldr	r2, [pc, #464]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800476e:	430b      	orrs	r3, r1
 8004770:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004772:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800477e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004780:	2300      	movs	r3, #0
 8004782:	637b      	str	r3, [r7, #52]	@ 0x34
 8004784:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004788:	460b      	mov	r3, r1
 800478a:	4313      	orrs	r3, r2
 800478c:	d00a      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800478e:	4b6c      	ldr	r3, [pc, #432]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8004790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004792:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004796:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800479a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800479e:	4a68      	ldr	r2, [pc, #416]	@ (8004940 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80047a0:	430b      	orrs	r3, r1
 80047a2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80047a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ac:	2100      	movs	r1, #0
 80047ae:	62b9      	str	r1, [r7, #40]	@ 0x28
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047b6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80047ba:	460b      	mov	r3, r1
 80047bc:	4313      	orrs	r3, r2
 80047be:	d011      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047c4:	3308      	adds	r3, #8
 80047c6:	2100      	movs	r1, #0
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 fb79 	bl	8004ec0 <RCCEx_PLL2_Config>
 80047ce:	4603      	mov	r3, r0
 80047d0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80047d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80047e0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80047e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80047e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ec:	2100      	movs	r1, #0
 80047ee:	6239      	str	r1, [r7, #32]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80047f6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80047fa:	460b      	mov	r3, r1
 80047fc:	4313      	orrs	r3, r2
 80047fe:	d011      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004800:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004804:	3308      	adds	r3, #8
 8004806:	2101      	movs	r1, #1
 8004808:	4618      	mov	r0, r3
 800480a:	f000 fb59 	bl	8004ec0 <RCCEx_PLL2_Config>
 800480e:	4603      	mov	r3, r0
 8004810:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004814:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004818:	2b00      	cmp	r3, #0
 800481a:	d003      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004820:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004824:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	2100      	movs	r1, #0
 800482e:	61b9      	str	r1, [r7, #24]
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	61fb      	str	r3, [r7, #28]
 8004836:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800483a:	460b      	mov	r3, r1
 800483c:	4313      	orrs	r3, r2
 800483e:	d011      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004840:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004844:	3308      	adds	r3, #8
 8004846:	2102      	movs	r1, #2
 8004848:	4618      	mov	r0, r3
 800484a:	f000 fb39 	bl	8004ec0 <RCCEx_PLL2_Config>
 800484e:	4603      	mov	r3, r0
 8004850:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004854:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800485c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004860:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004864:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486c:	2100      	movs	r1, #0
 800486e:	6139      	str	r1, [r7, #16]
 8004870:	f003 0308 	and.w	r3, r3, #8
 8004874:	617b      	str	r3, [r7, #20]
 8004876:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800487a:	460b      	mov	r3, r1
 800487c:	4313      	orrs	r3, r2
 800487e:	d011      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004880:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004884:	3328      	adds	r3, #40	@ 0x28
 8004886:	2100      	movs	r1, #0
 8004888:	4618      	mov	r0, r3
 800488a:	f000 fbcb 	bl	8005024 <RCCEx_PLL3_Config>
 800488e:	4603      	mov	r3, r0
 8004890:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8004894:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800489c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048a0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80048a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ac:	2100      	movs	r1, #0
 80048ae:	60b9      	str	r1, [r7, #8]
 80048b0:	f003 0310 	and.w	r3, r3, #16
 80048b4:	60fb      	str	r3, [r7, #12]
 80048b6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80048ba:	460b      	mov	r3, r1
 80048bc:	4313      	orrs	r3, r2
 80048be:	d011      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048c4:	3328      	adds	r3, #40	@ 0x28
 80048c6:	2101      	movs	r1, #1
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 fbab 	bl	8005024 <RCCEx_PLL3_Config>
 80048ce:	4603      	mov	r3, r0
 80048d0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80048d4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d003      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048dc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048e0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80048e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ec:	2100      	movs	r1, #0
 80048ee:	6039      	str	r1, [r7, #0]
 80048f0:	f003 0320 	and.w	r3, r3, #32
 80048f4:	607b      	str	r3, [r7, #4]
 80048f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80048fa:	460b      	mov	r3, r1
 80048fc:	4313      	orrs	r3, r2
 80048fe:	d011      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004900:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004904:	3328      	adds	r3, #40	@ 0x28
 8004906:	2102      	movs	r1, #2
 8004908:	4618      	mov	r0, r3
 800490a:	f000 fb8b 	bl	8005024 <RCCEx_PLL3_Config>
 800490e:	4603      	mov	r3, r0
 8004910:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8004914:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800491c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004920:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8004924:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004928:	2b00      	cmp	r3, #0
 800492a:	d101      	bne.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800492c:	2300      	movs	r3, #0
 800492e:	e000      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
}
 8004932:	4618      	mov	r0, r3
 8004934:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8004938:	46bd      	mov	sp, r7
 800493a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800493e:	bf00      	nop
 8004940:	58024400 	.word	0x58024400

08004944 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8004948:	f7fe fde2 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 800494c:	4602      	mov	r2, r0
 800494e:	4b06      	ldr	r3, [pc, #24]	@ (8004968 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	091b      	lsrs	r3, r3, #4
 8004954:	f003 0307 	and.w	r3, r3, #7
 8004958:	4904      	ldr	r1, [pc, #16]	@ (800496c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800495a:	5ccb      	ldrb	r3, [r1, r3]
 800495c:	f003 031f 	and.w	r3, r3, #31
 8004960:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8004964:	4618      	mov	r0, r3
 8004966:	bd80      	pop	{r7, pc}
 8004968:	58024400 	.word	0x58024400
 800496c:	080065b8 	.word	0x080065b8

08004970 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004970:	b480      	push	{r7}
 8004972:	b089      	sub	sp, #36	@ 0x24
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004978:	4ba1      	ldr	r3, [pc, #644]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800497a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497c:	f003 0303 	and.w	r3, r3, #3
 8004980:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004982:	4b9f      	ldr	r3, [pc, #636]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004986:	0b1b      	lsrs	r3, r3, #12
 8004988:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800498c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800498e:	4b9c      	ldr	r3, [pc, #624]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004992:	091b      	lsrs	r3, r3, #4
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800499a:	4b99      	ldr	r3, [pc, #612]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800499c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800499e:	08db      	lsrs	r3, r3, #3
 80049a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	fb02 f303 	mul.w	r3, r2, r3
 80049aa:	ee07 3a90 	vmov	s15, r3
 80049ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f000 8111 	beq.w	8004be0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	f000 8083 	beq.w	8004acc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	f200 80a1 	bhi.w	8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d056      	beq.n	8004a88 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80049da:	e099      	b.n	8004b10 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80049dc:	4b88      	ldr	r3, [pc, #544]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0320 	and.w	r3, r3, #32
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d02d      	beq.n	8004a44 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049e8:	4b85      	ldr	r3, [pc, #532]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	08db      	lsrs	r3, r3, #3
 80049ee:	f003 0303 	and.w	r3, r3, #3
 80049f2:	4a84      	ldr	r2, [pc, #528]	@ (8004c04 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80049f4:	fa22 f303 	lsr.w	r3, r2, r3
 80049f8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	ee07 3a90 	vmov	s15, r3
 8004a00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	ee07 3a90 	vmov	s15, r3
 8004a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a12:	4b7b      	ldr	r3, [pc, #492]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a1a:	ee07 3a90 	vmov	s15, r3
 8004a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a26:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a3e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004a42:	e087      	b.n	8004b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	ee07 3a90 	vmov	s15, r3
 8004a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004c0c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a56:	4b6a      	ldr	r3, [pc, #424]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5e:	ee07 3a90 	vmov	s15, r3
 8004a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a66:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a6a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a86:	e065      	b.n	8004b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	ee07 3a90 	vmov	s15, r3
 8004a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a92:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004c10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a9a:	4b59      	ldr	r3, [pc, #356]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa2:	ee07 3a90 	vmov	s15, r3
 8004aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aaa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004aae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ac6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004aca:	e043      	b.n	8004b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	ee07 3a90 	vmov	s15, r3
 8004ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004c14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ade:	4b48      	ldr	r3, [pc, #288]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae6:	ee07 3a90 	vmov	s15, r3
 8004aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aee:	ed97 6a03 	vldr	s12, [r7, #12]
 8004af2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b0e:	e021      	b.n	8004b54 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004c10 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b22:	4b37      	ldr	r3, [pc, #220]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2a:	ee07 3a90 	vmov	s15, r3
 8004b2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b32:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b36:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004c08 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b52:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004b54:	4b2a      	ldr	r3, [pc, #168]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b58:	0a5b      	lsrs	r3, r3, #9
 8004b5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b7a:	ee17 2a90 	vmov	r2, s15
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004b82:	4b1f      	ldr	r3, [pc, #124]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b86:	0c1b      	lsrs	r3, r3, #16
 8004b88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b8c:	ee07 3a90 	vmov	s15, r3
 8004b90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ba0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ba4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ba8:	ee17 2a90 	vmov	r2, s15
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004bb0:	4b13      	ldr	r3, [pc, #76]	@ (8004c00 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb4:	0e1b      	lsrs	r3, r3, #24
 8004bb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bba:	ee07 3a90 	vmov	s15, r3
 8004bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bca:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bd6:	ee17 2a90 	vmov	r2, s15
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004bde:	e008      	b.n	8004bf2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	609a      	str	r2, [r3, #8]
}
 8004bf2:	bf00      	nop
 8004bf4:	3724      	adds	r7, #36	@ 0x24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	58024400 	.word	0x58024400
 8004c04:	03d09000 	.word	0x03d09000
 8004c08:	46000000 	.word	0x46000000
 8004c0c:	4c742400 	.word	0x4c742400
 8004c10:	4a742400 	.word	0x4a742400
 8004c14:	4bb71b00 	.word	0x4bb71b00

08004c18 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b089      	sub	sp, #36	@ 0x24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c20:	4ba1      	ldr	r3, [pc, #644]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c24:	f003 0303 	and.w	r3, r3, #3
 8004c28:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004c2a:	4b9f      	ldr	r3, [pc, #636]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2e:	0d1b      	lsrs	r3, r3, #20
 8004c30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c34:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004c36:	4b9c      	ldr	r3, [pc, #624]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3a:	0a1b      	lsrs	r3, r3, #8
 8004c3c:	f003 0301 	and.w	r3, r3, #1
 8004c40:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004c42:	4b99      	ldr	r3, [pc, #612]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c46:	08db      	lsrs	r3, r3, #3
 8004c48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c4c:	693a      	ldr	r2, [r7, #16]
 8004c4e:	fb02 f303 	mul.w	r3, r2, r3
 8004c52:	ee07 3a90 	vmov	s15, r3
 8004c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	f000 8111 	beq.w	8004e88 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	f000 8083 	beq.w	8004d74 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	f200 80a1 	bhi.w	8004db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d003      	beq.n	8004c84 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d056      	beq.n	8004d30 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004c82:	e099      	b.n	8004db8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c84:	4b88      	ldr	r3, [pc, #544]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0320 	and.w	r3, r3, #32
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d02d      	beq.n	8004cec <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c90:	4b85      	ldr	r3, [pc, #532]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	08db      	lsrs	r3, r3, #3
 8004c96:	f003 0303 	and.w	r3, r3, #3
 8004c9a:	4a84      	ldr	r2, [pc, #528]	@ (8004eac <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004ca0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	ee07 3a90 	vmov	s15, r3
 8004ca8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	ee07 3a90 	vmov	s15, r3
 8004cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cba:	4b7b      	ldr	r3, [pc, #492]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cc2:	ee07 3a90 	vmov	s15, r3
 8004cc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cca:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cce:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004cd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ce6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004cea:	e087      	b.n	8004dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	ee07 3a90 	vmov	s15, r3
 8004cf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004cfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cfe:	4b6a      	ldr	r3, [pc, #424]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d06:	ee07 3a90 	vmov	s15, r3
 8004d0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d12:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d2e:	e065      	b.n	8004dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	ee07 3a90 	vmov	s15, r3
 8004d36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d3a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004d3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d42:	4b59      	ldr	r3, [pc, #356]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d4a:	ee07 3a90 	vmov	s15, r3
 8004d4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d52:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d56:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d72:	e043      	b.n	8004dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	ee07 3a90 	vmov	s15, r3
 8004d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d7e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004ebc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004d82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d86:	4b48      	ldr	r3, [pc, #288]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d8e:	ee07 3a90 	vmov	s15, r3
 8004d92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d96:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d9a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004da2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004daa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004db6:	e021      	b.n	8004dfc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	ee07 3a90 	vmov	s15, r3
 8004dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dc2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004dc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dca:	4b37      	ldr	r3, [pc, #220]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dda:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dde:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004eb0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004de2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004de6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004df6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dfa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004dfc:	4b2a      	ldr	r3, [pc, #168]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e00:	0a5b      	lsrs	r3, r3, #9
 8004e02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e06:	ee07 3a90 	vmov	s15, r3
 8004e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e16:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e22:	ee17 2a90 	vmov	r2, s15
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004e2a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2e:	0c1b      	lsrs	r3, r3, #16
 8004e30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e34:	ee07 3a90 	vmov	s15, r3
 8004e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e44:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e50:	ee17 2a90 	vmov	r2, s15
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004e58:	4b13      	ldr	r3, [pc, #76]	@ (8004ea8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	0e1b      	lsrs	r3, r3, #24
 8004e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e7e:	ee17 2a90 	vmov	r2, s15
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004e86:	e008      	b.n	8004e9a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	609a      	str	r2, [r3, #8]
}
 8004e9a:	bf00      	nop
 8004e9c:	3724      	adds	r7, #36	@ 0x24
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	58024400 	.word	0x58024400
 8004eac:	03d09000 	.word	0x03d09000
 8004eb0:	46000000 	.word	0x46000000
 8004eb4:	4c742400 	.word	0x4c742400
 8004eb8:	4a742400 	.word	0x4a742400
 8004ebc:	4bb71b00 	.word	0x4bb71b00

08004ec0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ece:	4b53      	ldr	r3, [pc, #332]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed2:	f003 0303 	and.w	r3, r3, #3
 8004ed6:	2b03      	cmp	r3, #3
 8004ed8:	d101      	bne.n	8004ede <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e099      	b.n	8005012 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004ede:	4b4f      	ldr	r3, [pc, #316]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a4e      	ldr	r2, [pc, #312]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004ee4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ee8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eea:	f7fc f8bb 	bl	8001064 <HAL_GetTick>
 8004eee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ef0:	e008      	b.n	8004f04 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ef2:	f7fc f8b7 	bl	8001064 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d901      	bls.n	8004f04 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f00:	2303      	movs	r3, #3
 8004f02:	e086      	b.n	8005012 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f04:	4b45      	ldr	r3, [pc, #276]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1f0      	bne.n	8004ef2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f10:	4b42      	ldr	r3, [pc, #264]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f14:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	031b      	lsls	r3, r3, #12
 8004f1e:	493f      	ldr	r1, [pc, #252]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f20:	4313      	orrs	r3, r2
 8004f22:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	025b      	lsls	r3, r3, #9
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	041b      	lsls	r3, r3, #16
 8004f42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f46:	431a      	orrs	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	061b      	lsls	r3, r3, #24
 8004f50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f54:	4931      	ldr	r1, [pc, #196]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004f5a:	4b30      	ldr	r3, [pc, #192]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	492d      	ldr	r1, [pc, #180]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f70:	f023 0220 	bic.w	r2, r3, #32
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	4928      	ldr	r1, [pc, #160]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004f7e:	4b27      	ldr	r3, [pc, #156]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f82:	4a26      	ldr	r2, [pc, #152]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f84:	f023 0310 	bic.w	r3, r3, #16
 8004f88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004f8a:	4b24      	ldr	r3, [pc, #144]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f8e:	4b24      	ldr	r3, [pc, #144]	@ (8005020 <RCCEx_PLL2_Config+0x160>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	69d2      	ldr	r2, [r2, #28]
 8004f96:	00d2      	lsls	r2, r2, #3
 8004f98:	4920      	ldr	r1, [pc, #128]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fa4:	f043 0310 	orr.w	r3, r3, #16
 8004fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d106      	bne.n	8004fbe <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb4:	4a19      	ldr	r2, [pc, #100]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fb6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004fba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004fbc:	e00f      	b.n	8004fde <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d106      	bne.n	8004fd2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004fc4:	4b15      	ldr	r3, [pc, #84]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc8:	4a14      	ldr	r2, [pc, #80]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004fd0:	e005      	b.n	8004fde <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004fd2:	4b12      	ldr	r3, [pc, #72]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd6:	4a11      	ldr	r2, [pc, #68]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fd8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004fdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004fde:	4b0f      	ldr	r3, [pc, #60]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a0e      	ldr	r2, [pc, #56]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8004fe4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004fe8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fea:	f7fc f83b 	bl	8001064 <HAL_GetTick>
 8004fee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ff0:	e008      	b.n	8005004 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ff2:	f7fc f837 	bl	8001064 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d901      	bls.n	8005004 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	e006      	b.n	8005012 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005004:	4b05      	ldr	r3, [pc, #20]	@ (800501c <RCCEx_PLL2_Config+0x15c>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800500c:	2b00      	cmp	r3, #0
 800500e:	d0f0      	beq.n	8004ff2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005010:	7bfb      	ldrb	r3, [r7, #15]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	58024400 	.word	0x58024400
 8005020:	ffff0007 	.word	0xffff0007

08005024 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800502e:	2300      	movs	r3, #0
 8005030:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005032:	4b53      	ldr	r3, [pc, #332]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005036:	f003 0303 	and.w	r3, r3, #3
 800503a:	2b03      	cmp	r3, #3
 800503c:	d101      	bne.n	8005042 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e099      	b.n	8005176 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005042:	4b4f      	ldr	r3, [pc, #316]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a4e      	ldr	r2, [pc, #312]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005048:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800504c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800504e:	f7fc f809 	bl	8001064 <HAL_GetTick>
 8005052:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005054:	e008      	b.n	8005068 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005056:	f7fc f805 	bl	8001064 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	2b02      	cmp	r3, #2
 8005062:	d901      	bls.n	8005068 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e086      	b.n	8005176 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005068:	4b45      	ldr	r3, [pc, #276]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d1f0      	bne.n	8005056 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005074:	4b42      	ldr	r3, [pc, #264]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005078:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	051b      	lsls	r3, r3, #20
 8005082:	493f      	ldr	r1, [pc, #252]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005084:	4313      	orrs	r3, r2
 8005086:	628b      	str	r3, [r1, #40]	@ 0x28
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	3b01      	subs	r3, #1
 800508e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	3b01      	subs	r3, #1
 8005098:	025b      	lsls	r3, r3, #9
 800509a:	b29b      	uxth	r3, r3
 800509c:	431a      	orrs	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	041b      	lsls	r3, r3, #16
 80050a6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	3b01      	subs	r3, #1
 80050b2:	061b      	lsls	r3, r3, #24
 80050b4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80050b8:	4931      	ldr	r1, [pc, #196]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80050be:	4b30      	ldr	r3, [pc, #192]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050c2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	492d      	ldr	r1, [pc, #180]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80050d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	4928      	ldr	r1, [pc, #160]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050de:	4313      	orrs	r3, r2
 80050e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80050e2:	4b27      	ldr	r3, [pc, #156]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e6:	4a26      	ldr	r2, [pc, #152]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80050ee:	4b24      	ldr	r3, [pc, #144]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050f2:	4b24      	ldr	r3, [pc, #144]	@ (8005184 <RCCEx_PLL3_Config+0x160>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	69d2      	ldr	r2, [r2, #28]
 80050fa:	00d2      	lsls	r2, r2, #3
 80050fc:	4920      	ldr	r1, [pc, #128]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005102:	4b1f      	ldr	r3, [pc, #124]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005106:	4a1e      	ldr	r2, [pc, #120]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800510c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d106      	bne.n	8005122 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005114:	4b1a      	ldr	r3, [pc, #104]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005118:	4a19      	ldr	r2, [pc, #100]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 800511a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800511e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005120:	e00f      	b.n	8005142 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d106      	bne.n	8005136 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005128:	4b15      	ldr	r3, [pc, #84]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 800512a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512c:	4a14      	ldr	r2, [pc, #80]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 800512e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005132:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005134:	e005      	b.n	8005142 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005136:	4b12      	ldr	r3, [pc, #72]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513a:	4a11      	ldr	r2, [pc, #68]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 800513c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005140:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005142:	4b0f      	ldr	r3, [pc, #60]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a0e      	ldr	r2, [pc, #56]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 8005148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800514c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800514e:	f7fb ff89 	bl	8001064 <HAL_GetTick>
 8005152:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005154:	e008      	b.n	8005168 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005156:	f7fb ff85 	bl	8001064 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e006      	b.n	8005176 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005168:	4b05      	ldr	r3, [pc, #20]	@ (8005180 <RCCEx_PLL3_Config+0x15c>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0f0      	beq.n	8005156 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005174:	7bfb      	ldrb	r3, [r7, #15]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	58024400 	.word	0x58024400
 8005184:	ffff0007 	.word	0xffff0007

08005188 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b082      	sub	sp, #8
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d101      	bne.n	800519a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e042      	b.n	8005220 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d106      	bne.n	80051b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f7fb fe3f 	bl	8000e30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2224      	movs	r2, #36	@ 0x24
 80051b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0201 	bic.w	r2, r2, #1
 80051c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d002      	beq.n	80051d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 fe94 	bl	8005f00 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f825 	bl	8005228 <UART_SetConfig>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d101      	bne.n	80051e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e01b      	b.n	8005220 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689a      	ldr	r2, [r3, #8]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005206:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f042 0201 	orr.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 ff13 	bl	8006044 <UART_CheckIdleState>
 800521e:	4603      	mov	r3, r0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3708      	adds	r7, #8
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800522c:	b092      	sub	sp, #72	@ 0x48
 800522e:	af00      	add	r7, sp, #0
 8005230:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	689a      	ldr	r2, [r3, #8]
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	431a      	orrs	r2, r3
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	431a      	orrs	r2, r3
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	69db      	ldr	r3, [r3, #28]
 800524c:	4313      	orrs	r3, r2
 800524e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	4bbe      	ldr	r3, [pc, #760]	@ (8005550 <UART_SetConfig+0x328>)
 8005258:	4013      	ands	r3, r2
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	6812      	ldr	r2, [r2, #0]
 800525e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005260:	430b      	orrs	r3, r1
 8005262:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	430a      	orrs	r2, r1
 8005278:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4ab3      	ldr	r2, [pc, #716]	@ (8005554 <UART_SetConfig+0x32c>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d004      	beq.n	8005294 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005290:	4313      	orrs	r3, r2
 8005292:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689a      	ldr	r2, [r3, #8]
 800529a:	4baf      	ldr	r3, [pc, #700]	@ (8005558 <UART_SetConfig+0x330>)
 800529c:	4013      	ands	r3, r2
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	6812      	ldr	r2, [r2, #0]
 80052a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80052a4:	430b      	orrs	r3, r1
 80052a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052ae:	f023 010f 	bic.w	r1, r3, #15
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	430a      	orrs	r2, r1
 80052bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4aa6      	ldr	r2, [pc, #664]	@ (800555c <UART_SetConfig+0x334>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d177      	bne.n	80053b8 <UART_SetConfig+0x190>
 80052c8:	4ba5      	ldr	r3, [pc, #660]	@ (8005560 <UART_SetConfig+0x338>)
 80052ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80052d0:	2b28      	cmp	r3, #40	@ 0x28
 80052d2:	d86d      	bhi.n	80053b0 <UART_SetConfig+0x188>
 80052d4:	a201      	add	r2, pc, #4	@ (adr r2, 80052dc <UART_SetConfig+0xb4>)
 80052d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052da:	bf00      	nop
 80052dc:	08005381 	.word	0x08005381
 80052e0:	080053b1 	.word	0x080053b1
 80052e4:	080053b1 	.word	0x080053b1
 80052e8:	080053b1 	.word	0x080053b1
 80052ec:	080053b1 	.word	0x080053b1
 80052f0:	080053b1 	.word	0x080053b1
 80052f4:	080053b1 	.word	0x080053b1
 80052f8:	080053b1 	.word	0x080053b1
 80052fc:	08005389 	.word	0x08005389
 8005300:	080053b1 	.word	0x080053b1
 8005304:	080053b1 	.word	0x080053b1
 8005308:	080053b1 	.word	0x080053b1
 800530c:	080053b1 	.word	0x080053b1
 8005310:	080053b1 	.word	0x080053b1
 8005314:	080053b1 	.word	0x080053b1
 8005318:	080053b1 	.word	0x080053b1
 800531c:	08005391 	.word	0x08005391
 8005320:	080053b1 	.word	0x080053b1
 8005324:	080053b1 	.word	0x080053b1
 8005328:	080053b1 	.word	0x080053b1
 800532c:	080053b1 	.word	0x080053b1
 8005330:	080053b1 	.word	0x080053b1
 8005334:	080053b1 	.word	0x080053b1
 8005338:	080053b1 	.word	0x080053b1
 800533c:	08005399 	.word	0x08005399
 8005340:	080053b1 	.word	0x080053b1
 8005344:	080053b1 	.word	0x080053b1
 8005348:	080053b1 	.word	0x080053b1
 800534c:	080053b1 	.word	0x080053b1
 8005350:	080053b1 	.word	0x080053b1
 8005354:	080053b1 	.word	0x080053b1
 8005358:	080053b1 	.word	0x080053b1
 800535c:	080053a1 	.word	0x080053a1
 8005360:	080053b1 	.word	0x080053b1
 8005364:	080053b1 	.word	0x080053b1
 8005368:	080053b1 	.word	0x080053b1
 800536c:	080053b1 	.word	0x080053b1
 8005370:	080053b1 	.word	0x080053b1
 8005374:	080053b1 	.word	0x080053b1
 8005378:	080053b1 	.word	0x080053b1
 800537c:	080053a9 	.word	0x080053a9
 8005380:	2301      	movs	r3, #1
 8005382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005386:	e326      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005388:	2304      	movs	r3, #4
 800538a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538e:	e322      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005390:	2308      	movs	r3, #8
 8005392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005396:	e31e      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005398:	2310      	movs	r3, #16
 800539a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539e:	e31a      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80053a0:	2320      	movs	r3, #32
 80053a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053a6:	e316      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80053a8:	2340      	movs	r3, #64	@ 0x40
 80053aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ae:	e312      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80053b0:	2380      	movs	r3, #128	@ 0x80
 80053b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053b6:	e30e      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a69      	ldr	r2, [pc, #420]	@ (8005564 <UART_SetConfig+0x33c>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d130      	bne.n	8005424 <UART_SetConfig+0x1fc>
 80053c2:	4b67      	ldr	r3, [pc, #412]	@ (8005560 <UART_SetConfig+0x338>)
 80053c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c6:	f003 0307 	and.w	r3, r3, #7
 80053ca:	2b05      	cmp	r3, #5
 80053cc:	d826      	bhi.n	800541c <UART_SetConfig+0x1f4>
 80053ce:	a201      	add	r2, pc, #4	@ (adr r2, 80053d4 <UART_SetConfig+0x1ac>)
 80053d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053d4:	080053ed 	.word	0x080053ed
 80053d8:	080053f5 	.word	0x080053f5
 80053dc:	080053fd 	.word	0x080053fd
 80053e0:	08005405 	.word	0x08005405
 80053e4:	0800540d 	.word	0x0800540d
 80053e8:	08005415 	.word	0x08005415
 80053ec:	2300      	movs	r3, #0
 80053ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053f2:	e2f0      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80053f4:	2304      	movs	r3, #4
 80053f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053fa:	e2ec      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80053fc:	2308      	movs	r3, #8
 80053fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005402:	e2e8      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005404:	2310      	movs	r3, #16
 8005406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800540a:	e2e4      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800540c:	2320      	movs	r3, #32
 800540e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005412:	e2e0      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005414:	2340      	movs	r3, #64	@ 0x40
 8005416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800541a:	e2dc      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800541c:	2380      	movs	r3, #128	@ 0x80
 800541e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005422:	e2d8      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a4f      	ldr	r2, [pc, #316]	@ (8005568 <UART_SetConfig+0x340>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d130      	bne.n	8005490 <UART_SetConfig+0x268>
 800542e:	4b4c      	ldr	r3, [pc, #304]	@ (8005560 <UART_SetConfig+0x338>)
 8005430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005432:	f003 0307 	and.w	r3, r3, #7
 8005436:	2b05      	cmp	r3, #5
 8005438:	d826      	bhi.n	8005488 <UART_SetConfig+0x260>
 800543a:	a201      	add	r2, pc, #4	@ (adr r2, 8005440 <UART_SetConfig+0x218>)
 800543c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005440:	08005459 	.word	0x08005459
 8005444:	08005461 	.word	0x08005461
 8005448:	08005469 	.word	0x08005469
 800544c:	08005471 	.word	0x08005471
 8005450:	08005479 	.word	0x08005479
 8005454:	08005481 	.word	0x08005481
 8005458:	2300      	movs	r3, #0
 800545a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800545e:	e2ba      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005460:	2304      	movs	r3, #4
 8005462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005466:	e2b6      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005468:	2308      	movs	r3, #8
 800546a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546e:	e2b2      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005470:	2310      	movs	r3, #16
 8005472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005476:	e2ae      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005478:	2320      	movs	r3, #32
 800547a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800547e:	e2aa      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005480:	2340      	movs	r3, #64	@ 0x40
 8005482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005486:	e2a6      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005488:	2380      	movs	r3, #128	@ 0x80
 800548a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800548e:	e2a2      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a35      	ldr	r2, [pc, #212]	@ (800556c <UART_SetConfig+0x344>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d130      	bne.n	80054fc <UART_SetConfig+0x2d4>
 800549a:	4b31      	ldr	r3, [pc, #196]	@ (8005560 <UART_SetConfig+0x338>)
 800549c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800549e:	f003 0307 	and.w	r3, r3, #7
 80054a2:	2b05      	cmp	r3, #5
 80054a4:	d826      	bhi.n	80054f4 <UART_SetConfig+0x2cc>
 80054a6:	a201      	add	r2, pc, #4	@ (adr r2, 80054ac <UART_SetConfig+0x284>)
 80054a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ac:	080054c5 	.word	0x080054c5
 80054b0:	080054cd 	.word	0x080054cd
 80054b4:	080054d5 	.word	0x080054d5
 80054b8:	080054dd 	.word	0x080054dd
 80054bc:	080054e5 	.word	0x080054e5
 80054c0:	080054ed 	.word	0x080054ed
 80054c4:	2300      	movs	r3, #0
 80054c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ca:	e284      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054cc:	2304      	movs	r3, #4
 80054ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d2:	e280      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054d4:	2308      	movs	r3, #8
 80054d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054da:	e27c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054dc:	2310      	movs	r3, #16
 80054de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e2:	e278      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054e4:	2320      	movs	r3, #32
 80054e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ea:	e274      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054ec:	2340      	movs	r3, #64	@ 0x40
 80054ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f2:	e270      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054f4:	2380      	movs	r3, #128	@ 0x80
 80054f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054fa:	e26c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a1b      	ldr	r2, [pc, #108]	@ (8005570 <UART_SetConfig+0x348>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d142      	bne.n	800558c <UART_SetConfig+0x364>
 8005506:	4b16      	ldr	r3, [pc, #88]	@ (8005560 <UART_SetConfig+0x338>)
 8005508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	2b05      	cmp	r3, #5
 8005510:	d838      	bhi.n	8005584 <UART_SetConfig+0x35c>
 8005512:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <UART_SetConfig+0x2f0>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	08005531 	.word	0x08005531
 800551c:	08005539 	.word	0x08005539
 8005520:	08005541 	.word	0x08005541
 8005524:	08005549 	.word	0x08005549
 8005528:	08005575 	.word	0x08005575
 800552c:	0800557d 	.word	0x0800557d
 8005530:	2300      	movs	r3, #0
 8005532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005536:	e24e      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005538:	2304      	movs	r3, #4
 800553a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553e:	e24a      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005540:	2308      	movs	r3, #8
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005546:	e246      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005548:	2310      	movs	r3, #16
 800554a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554e:	e242      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005550:	cfff69f3 	.word	0xcfff69f3
 8005554:	58000c00 	.word	0x58000c00
 8005558:	11fff4ff 	.word	0x11fff4ff
 800555c:	40011000 	.word	0x40011000
 8005560:	58024400 	.word	0x58024400
 8005564:	40004400 	.word	0x40004400
 8005568:	40004800 	.word	0x40004800
 800556c:	40004c00 	.word	0x40004c00
 8005570:	40005000 	.word	0x40005000
 8005574:	2320      	movs	r3, #32
 8005576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800557a:	e22c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800557c:	2340      	movs	r3, #64	@ 0x40
 800557e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005582:	e228      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005584:	2380      	movs	r3, #128	@ 0x80
 8005586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558a:	e224      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4ab1      	ldr	r2, [pc, #708]	@ (8005858 <UART_SetConfig+0x630>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d176      	bne.n	8005684 <UART_SetConfig+0x45c>
 8005596:	4bb1      	ldr	r3, [pc, #708]	@ (800585c <UART_SetConfig+0x634>)
 8005598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800559e:	2b28      	cmp	r3, #40	@ 0x28
 80055a0:	d86c      	bhi.n	800567c <UART_SetConfig+0x454>
 80055a2:	a201      	add	r2, pc, #4	@ (adr r2, 80055a8 <UART_SetConfig+0x380>)
 80055a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a8:	0800564d 	.word	0x0800564d
 80055ac:	0800567d 	.word	0x0800567d
 80055b0:	0800567d 	.word	0x0800567d
 80055b4:	0800567d 	.word	0x0800567d
 80055b8:	0800567d 	.word	0x0800567d
 80055bc:	0800567d 	.word	0x0800567d
 80055c0:	0800567d 	.word	0x0800567d
 80055c4:	0800567d 	.word	0x0800567d
 80055c8:	08005655 	.word	0x08005655
 80055cc:	0800567d 	.word	0x0800567d
 80055d0:	0800567d 	.word	0x0800567d
 80055d4:	0800567d 	.word	0x0800567d
 80055d8:	0800567d 	.word	0x0800567d
 80055dc:	0800567d 	.word	0x0800567d
 80055e0:	0800567d 	.word	0x0800567d
 80055e4:	0800567d 	.word	0x0800567d
 80055e8:	0800565d 	.word	0x0800565d
 80055ec:	0800567d 	.word	0x0800567d
 80055f0:	0800567d 	.word	0x0800567d
 80055f4:	0800567d 	.word	0x0800567d
 80055f8:	0800567d 	.word	0x0800567d
 80055fc:	0800567d 	.word	0x0800567d
 8005600:	0800567d 	.word	0x0800567d
 8005604:	0800567d 	.word	0x0800567d
 8005608:	08005665 	.word	0x08005665
 800560c:	0800567d 	.word	0x0800567d
 8005610:	0800567d 	.word	0x0800567d
 8005614:	0800567d 	.word	0x0800567d
 8005618:	0800567d 	.word	0x0800567d
 800561c:	0800567d 	.word	0x0800567d
 8005620:	0800567d 	.word	0x0800567d
 8005624:	0800567d 	.word	0x0800567d
 8005628:	0800566d 	.word	0x0800566d
 800562c:	0800567d 	.word	0x0800567d
 8005630:	0800567d 	.word	0x0800567d
 8005634:	0800567d 	.word	0x0800567d
 8005638:	0800567d 	.word	0x0800567d
 800563c:	0800567d 	.word	0x0800567d
 8005640:	0800567d 	.word	0x0800567d
 8005644:	0800567d 	.word	0x0800567d
 8005648:	08005675 	.word	0x08005675
 800564c:	2301      	movs	r3, #1
 800564e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005652:	e1c0      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005654:	2304      	movs	r3, #4
 8005656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565a:	e1bc      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800565c:	2308      	movs	r3, #8
 800565e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005662:	e1b8      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005664:	2310      	movs	r3, #16
 8005666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800566a:	e1b4      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800566c:	2320      	movs	r3, #32
 800566e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005672:	e1b0      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005674:	2340      	movs	r3, #64	@ 0x40
 8005676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800567a:	e1ac      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800567c:	2380      	movs	r3, #128	@ 0x80
 800567e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005682:	e1a8      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a75      	ldr	r2, [pc, #468]	@ (8005860 <UART_SetConfig+0x638>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d130      	bne.n	80056f0 <UART_SetConfig+0x4c8>
 800568e:	4b73      	ldr	r3, [pc, #460]	@ (800585c <UART_SetConfig+0x634>)
 8005690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005692:	f003 0307 	and.w	r3, r3, #7
 8005696:	2b05      	cmp	r3, #5
 8005698:	d826      	bhi.n	80056e8 <UART_SetConfig+0x4c0>
 800569a:	a201      	add	r2, pc, #4	@ (adr r2, 80056a0 <UART_SetConfig+0x478>)
 800569c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a0:	080056b9 	.word	0x080056b9
 80056a4:	080056c1 	.word	0x080056c1
 80056a8:	080056c9 	.word	0x080056c9
 80056ac:	080056d1 	.word	0x080056d1
 80056b0:	080056d9 	.word	0x080056d9
 80056b4:	080056e1 	.word	0x080056e1
 80056b8:	2300      	movs	r3, #0
 80056ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056be:	e18a      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056c0:	2304      	movs	r3, #4
 80056c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056c6:	e186      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056c8:	2308      	movs	r3, #8
 80056ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ce:	e182      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056d0:	2310      	movs	r3, #16
 80056d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056d6:	e17e      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056d8:	2320      	movs	r3, #32
 80056da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056de:	e17a      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056e0:	2340      	movs	r3, #64	@ 0x40
 80056e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056e6:	e176      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056e8:	2380      	movs	r3, #128	@ 0x80
 80056ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ee:	e172      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a5b      	ldr	r2, [pc, #364]	@ (8005864 <UART_SetConfig+0x63c>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d130      	bne.n	800575c <UART_SetConfig+0x534>
 80056fa:	4b58      	ldr	r3, [pc, #352]	@ (800585c <UART_SetConfig+0x634>)
 80056fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	2b05      	cmp	r3, #5
 8005704:	d826      	bhi.n	8005754 <UART_SetConfig+0x52c>
 8005706:	a201      	add	r2, pc, #4	@ (adr r2, 800570c <UART_SetConfig+0x4e4>)
 8005708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570c:	08005725 	.word	0x08005725
 8005710:	0800572d 	.word	0x0800572d
 8005714:	08005735 	.word	0x08005735
 8005718:	0800573d 	.word	0x0800573d
 800571c:	08005745 	.word	0x08005745
 8005720:	0800574d 	.word	0x0800574d
 8005724:	2300      	movs	r3, #0
 8005726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800572a:	e154      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800572c:	2304      	movs	r3, #4
 800572e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005732:	e150      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005734:	2308      	movs	r3, #8
 8005736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800573a:	e14c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800573c:	2310      	movs	r3, #16
 800573e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005742:	e148      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005744:	2320      	movs	r3, #32
 8005746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800574a:	e144      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800574c:	2340      	movs	r3, #64	@ 0x40
 800574e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005752:	e140      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005754:	2380      	movs	r3, #128	@ 0x80
 8005756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800575a:	e13c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a41      	ldr	r2, [pc, #260]	@ (8005868 <UART_SetConfig+0x640>)
 8005762:	4293      	cmp	r3, r2
 8005764:	f040 8082 	bne.w	800586c <UART_SetConfig+0x644>
 8005768:	4b3c      	ldr	r3, [pc, #240]	@ (800585c <UART_SetConfig+0x634>)
 800576a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800576c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005770:	2b28      	cmp	r3, #40	@ 0x28
 8005772:	d86d      	bhi.n	8005850 <UART_SetConfig+0x628>
 8005774:	a201      	add	r2, pc, #4	@ (adr r2, 800577c <UART_SetConfig+0x554>)
 8005776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577a:	bf00      	nop
 800577c:	08005821 	.word	0x08005821
 8005780:	08005851 	.word	0x08005851
 8005784:	08005851 	.word	0x08005851
 8005788:	08005851 	.word	0x08005851
 800578c:	08005851 	.word	0x08005851
 8005790:	08005851 	.word	0x08005851
 8005794:	08005851 	.word	0x08005851
 8005798:	08005851 	.word	0x08005851
 800579c:	08005829 	.word	0x08005829
 80057a0:	08005851 	.word	0x08005851
 80057a4:	08005851 	.word	0x08005851
 80057a8:	08005851 	.word	0x08005851
 80057ac:	08005851 	.word	0x08005851
 80057b0:	08005851 	.word	0x08005851
 80057b4:	08005851 	.word	0x08005851
 80057b8:	08005851 	.word	0x08005851
 80057bc:	08005831 	.word	0x08005831
 80057c0:	08005851 	.word	0x08005851
 80057c4:	08005851 	.word	0x08005851
 80057c8:	08005851 	.word	0x08005851
 80057cc:	08005851 	.word	0x08005851
 80057d0:	08005851 	.word	0x08005851
 80057d4:	08005851 	.word	0x08005851
 80057d8:	08005851 	.word	0x08005851
 80057dc:	08005839 	.word	0x08005839
 80057e0:	08005851 	.word	0x08005851
 80057e4:	08005851 	.word	0x08005851
 80057e8:	08005851 	.word	0x08005851
 80057ec:	08005851 	.word	0x08005851
 80057f0:	08005851 	.word	0x08005851
 80057f4:	08005851 	.word	0x08005851
 80057f8:	08005851 	.word	0x08005851
 80057fc:	08005841 	.word	0x08005841
 8005800:	08005851 	.word	0x08005851
 8005804:	08005851 	.word	0x08005851
 8005808:	08005851 	.word	0x08005851
 800580c:	08005851 	.word	0x08005851
 8005810:	08005851 	.word	0x08005851
 8005814:	08005851 	.word	0x08005851
 8005818:	08005851 	.word	0x08005851
 800581c:	08005849 	.word	0x08005849
 8005820:	2301      	movs	r3, #1
 8005822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005826:	e0d6      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005828:	2304      	movs	r3, #4
 800582a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800582e:	e0d2      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005830:	2308      	movs	r3, #8
 8005832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005836:	e0ce      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005838:	2310      	movs	r3, #16
 800583a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800583e:	e0ca      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005840:	2320      	movs	r3, #32
 8005842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005846:	e0c6      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005848:	2340      	movs	r3, #64	@ 0x40
 800584a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800584e:	e0c2      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005850:	2380      	movs	r3, #128	@ 0x80
 8005852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005856:	e0be      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005858:	40011400 	.word	0x40011400
 800585c:	58024400 	.word	0x58024400
 8005860:	40007800 	.word	0x40007800
 8005864:	40007c00 	.word	0x40007c00
 8005868:	40011800 	.word	0x40011800
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4aad      	ldr	r2, [pc, #692]	@ (8005b28 <UART_SetConfig+0x900>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d176      	bne.n	8005964 <UART_SetConfig+0x73c>
 8005876:	4bad      	ldr	r3, [pc, #692]	@ (8005b2c <UART_SetConfig+0x904>)
 8005878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800587e:	2b28      	cmp	r3, #40	@ 0x28
 8005880:	d86c      	bhi.n	800595c <UART_SetConfig+0x734>
 8005882:	a201      	add	r2, pc, #4	@ (adr r2, 8005888 <UART_SetConfig+0x660>)
 8005884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005888:	0800592d 	.word	0x0800592d
 800588c:	0800595d 	.word	0x0800595d
 8005890:	0800595d 	.word	0x0800595d
 8005894:	0800595d 	.word	0x0800595d
 8005898:	0800595d 	.word	0x0800595d
 800589c:	0800595d 	.word	0x0800595d
 80058a0:	0800595d 	.word	0x0800595d
 80058a4:	0800595d 	.word	0x0800595d
 80058a8:	08005935 	.word	0x08005935
 80058ac:	0800595d 	.word	0x0800595d
 80058b0:	0800595d 	.word	0x0800595d
 80058b4:	0800595d 	.word	0x0800595d
 80058b8:	0800595d 	.word	0x0800595d
 80058bc:	0800595d 	.word	0x0800595d
 80058c0:	0800595d 	.word	0x0800595d
 80058c4:	0800595d 	.word	0x0800595d
 80058c8:	0800593d 	.word	0x0800593d
 80058cc:	0800595d 	.word	0x0800595d
 80058d0:	0800595d 	.word	0x0800595d
 80058d4:	0800595d 	.word	0x0800595d
 80058d8:	0800595d 	.word	0x0800595d
 80058dc:	0800595d 	.word	0x0800595d
 80058e0:	0800595d 	.word	0x0800595d
 80058e4:	0800595d 	.word	0x0800595d
 80058e8:	08005945 	.word	0x08005945
 80058ec:	0800595d 	.word	0x0800595d
 80058f0:	0800595d 	.word	0x0800595d
 80058f4:	0800595d 	.word	0x0800595d
 80058f8:	0800595d 	.word	0x0800595d
 80058fc:	0800595d 	.word	0x0800595d
 8005900:	0800595d 	.word	0x0800595d
 8005904:	0800595d 	.word	0x0800595d
 8005908:	0800594d 	.word	0x0800594d
 800590c:	0800595d 	.word	0x0800595d
 8005910:	0800595d 	.word	0x0800595d
 8005914:	0800595d 	.word	0x0800595d
 8005918:	0800595d 	.word	0x0800595d
 800591c:	0800595d 	.word	0x0800595d
 8005920:	0800595d 	.word	0x0800595d
 8005924:	0800595d 	.word	0x0800595d
 8005928:	08005955 	.word	0x08005955
 800592c:	2301      	movs	r3, #1
 800592e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005932:	e050      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005934:	2304      	movs	r3, #4
 8005936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800593a:	e04c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800593c:	2308      	movs	r3, #8
 800593e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005942:	e048      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005944:	2310      	movs	r3, #16
 8005946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800594a:	e044      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800594c:	2320      	movs	r3, #32
 800594e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005952:	e040      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005954:	2340      	movs	r3, #64	@ 0x40
 8005956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800595a:	e03c      	b.n	80059d6 <UART_SetConfig+0x7ae>
 800595c:	2380      	movs	r3, #128	@ 0x80
 800595e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005962:	e038      	b.n	80059d6 <UART_SetConfig+0x7ae>
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a71      	ldr	r2, [pc, #452]	@ (8005b30 <UART_SetConfig+0x908>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d130      	bne.n	80059d0 <UART_SetConfig+0x7a8>
 800596e:	4b6f      	ldr	r3, [pc, #444]	@ (8005b2c <UART_SetConfig+0x904>)
 8005970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	2b05      	cmp	r3, #5
 8005978:	d826      	bhi.n	80059c8 <UART_SetConfig+0x7a0>
 800597a:	a201      	add	r2, pc, #4	@ (adr r2, 8005980 <UART_SetConfig+0x758>)
 800597c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005980:	08005999 	.word	0x08005999
 8005984:	080059a1 	.word	0x080059a1
 8005988:	080059a9 	.word	0x080059a9
 800598c:	080059b1 	.word	0x080059b1
 8005990:	080059b9 	.word	0x080059b9
 8005994:	080059c1 	.word	0x080059c1
 8005998:	2302      	movs	r3, #2
 800599a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800599e:	e01a      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059a0:	2304      	movs	r3, #4
 80059a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059a6:	e016      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059a8:	2308      	movs	r3, #8
 80059aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ae:	e012      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059b0:	2310      	movs	r3, #16
 80059b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059b6:	e00e      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059b8:	2320      	movs	r3, #32
 80059ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059be:	e00a      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059c0:	2340      	movs	r3, #64	@ 0x40
 80059c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059c6:	e006      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059c8:	2380      	movs	r3, #128	@ 0x80
 80059ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80059ce:	e002      	b.n	80059d6 <UART_SetConfig+0x7ae>
 80059d0:	2380      	movs	r3, #128	@ 0x80
 80059d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a55      	ldr	r2, [pc, #340]	@ (8005b30 <UART_SetConfig+0x908>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	f040 80f8 	bne.w	8005bd2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80059e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80059e6:	2b20      	cmp	r3, #32
 80059e8:	dc46      	bgt.n	8005a78 <UART_SetConfig+0x850>
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	db75      	blt.n	8005ada <UART_SetConfig+0x8b2>
 80059ee:	3b02      	subs	r3, #2
 80059f0:	2b1e      	cmp	r3, #30
 80059f2:	d872      	bhi.n	8005ada <UART_SetConfig+0x8b2>
 80059f4:	a201      	add	r2, pc, #4	@ (adr r2, 80059fc <UART_SetConfig+0x7d4>)
 80059f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fa:	bf00      	nop
 80059fc:	08005a7f 	.word	0x08005a7f
 8005a00:	08005adb 	.word	0x08005adb
 8005a04:	08005a87 	.word	0x08005a87
 8005a08:	08005adb 	.word	0x08005adb
 8005a0c:	08005adb 	.word	0x08005adb
 8005a10:	08005adb 	.word	0x08005adb
 8005a14:	08005a97 	.word	0x08005a97
 8005a18:	08005adb 	.word	0x08005adb
 8005a1c:	08005adb 	.word	0x08005adb
 8005a20:	08005adb 	.word	0x08005adb
 8005a24:	08005adb 	.word	0x08005adb
 8005a28:	08005adb 	.word	0x08005adb
 8005a2c:	08005adb 	.word	0x08005adb
 8005a30:	08005adb 	.word	0x08005adb
 8005a34:	08005aa7 	.word	0x08005aa7
 8005a38:	08005adb 	.word	0x08005adb
 8005a3c:	08005adb 	.word	0x08005adb
 8005a40:	08005adb 	.word	0x08005adb
 8005a44:	08005adb 	.word	0x08005adb
 8005a48:	08005adb 	.word	0x08005adb
 8005a4c:	08005adb 	.word	0x08005adb
 8005a50:	08005adb 	.word	0x08005adb
 8005a54:	08005adb 	.word	0x08005adb
 8005a58:	08005adb 	.word	0x08005adb
 8005a5c:	08005adb 	.word	0x08005adb
 8005a60:	08005adb 	.word	0x08005adb
 8005a64:	08005adb 	.word	0x08005adb
 8005a68:	08005adb 	.word	0x08005adb
 8005a6c:	08005adb 	.word	0x08005adb
 8005a70:	08005adb 	.word	0x08005adb
 8005a74:	08005acd 	.word	0x08005acd
 8005a78:	2b40      	cmp	r3, #64	@ 0x40
 8005a7a:	d02a      	beq.n	8005ad2 <UART_SetConfig+0x8aa>
 8005a7c:	e02d      	b.n	8005ada <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005a7e:	f7fe ff61 	bl	8004944 <HAL_RCCEx_GetD3PCLK1Freq>
 8005a82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a84:	e02f      	b.n	8005ae6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fe ff70 	bl	8004970 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a94:	e027      	b.n	8005ae6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a96:	f107 0318 	add.w	r3, r7, #24
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f7ff f8bc 	bl	8004c18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aa4:	e01f      	b.n	8005ae6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005aa6:	4b21      	ldr	r3, [pc, #132]	@ (8005b2c <UART_SetConfig+0x904>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0320 	and.w	r3, r3, #32
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8005b2c <UART_SetConfig+0x904>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	08db      	lsrs	r3, r3, #3
 8005ab8:	f003 0303 	and.w	r3, r3, #3
 8005abc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b34 <UART_SetConfig+0x90c>)
 8005abe:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ac4:	e00f      	b.n	8005ae6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8005b34 <UART_SetConfig+0x90c>)
 8005ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005aca:	e00c      	b.n	8005ae6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005acc:	4b1a      	ldr	r3, [pc, #104]	@ (8005b38 <UART_SetConfig+0x910>)
 8005ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ad0:	e009      	b.n	8005ae6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ad2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ad8:	e005      	b.n	8005ae6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005ada:	2300      	movs	r3, #0
 8005adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005ae4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	f000 81ee 	beq.w	8005eca <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af2:	4a12      	ldr	r2, [pc, #72]	@ (8005b3c <UART_SetConfig+0x914>)
 8005af4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005af8:	461a      	mov	r2, r3
 8005afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005afc:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b00:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	4613      	mov	r3, r2
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	4413      	add	r3, r2
 8005b0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d305      	bcc.n	8005b1e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d910      	bls.n	8005b40 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005b24:	e1d1      	b.n	8005eca <UART_SetConfig+0xca2>
 8005b26:	bf00      	nop
 8005b28:	40011c00 	.word	0x40011c00
 8005b2c:	58024400 	.word	0x58024400
 8005b30:	58000c00 	.word	0x58000c00
 8005b34:	03d09000 	.word	0x03d09000
 8005b38:	003d0900 	.word	0x003d0900
 8005b3c:	080065c8 	.word	0x080065c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b42:	2200      	movs	r2, #0
 8005b44:	60bb      	str	r3, [r7, #8]
 8005b46:	60fa      	str	r2, [r7, #12]
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4c:	4ac0      	ldr	r2, [pc, #768]	@ (8005e50 <UART_SetConfig+0xc28>)
 8005b4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	2200      	movs	r2, #0
 8005b56:	603b      	str	r3, [r7, #0]
 8005b58:	607a      	str	r2, [r7, #4]
 8005b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b5e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005b62:	f7fa fbc3 	bl	80002ec <__aeabi_uldivmod>
 8005b66:	4602      	mov	r2, r0
 8005b68:	460b      	mov	r3, r1
 8005b6a:	4610      	mov	r0, r2
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	f04f 0200 	mov.w	r2, #0
 8005b72:	f04f 0300 	mov.w	r3, #0
 8005b76:	020b      	lsls	r3, r1, #8
 8005b78:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005b7c:	0202      	lsls	r2, r0, #8
 8005b7e:	6979      	ldr	r1, [r7, #20]
 8005b80:	6849      	ldr	r1, [r1, #4]
 8005b82:	0849      	lsrs	r1, r1, #1
 8005b84:	2000      	movs	r0, #0
 8005b86:	460c      	mov	r4, r1
 8005b88:	4605      	mov	r5, r0
 8005b8a:	eb12 0804 	adds.w	r8, r2, r4
 8005b8e:	eb43 0905 	adc.w	r9, r3, r5
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	469a      	mov	sl, r3
 8005b9a:	4693      	mov	fp, r2
 8005b9c:	4652      	mov	r2, sl
 8005b9e:	465b      	mov	r3, fp
 8005ba0:	4640      	mov	r0, r8
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	f7fa fba2 	bl	80002ec <__aeabi_uldivmod>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	4613      	mov	r3, r2
 8005bae:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bb6:	d308      	bcc.n	8005bca <UART_SetConfig+0x9a2>
 8005bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bbe:	d204      	bcs.n	8005bca <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bc6:	60da      	str	r2, [r3, #12]
 8005bc8:	e17f      	b.n	8005eca <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005bd0:	e17b      	b.n	8005eca <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bd2:	697b      	ldr	r3, [r7, #20]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bda:	f040 80bd 	bne.w	8005d58 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8005bde:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005be2:	2b20      	cmp	r3, #32
 8005be4:	dc48      	bgt.n	8005c78 <UART_SetConfig+0xa50>
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	db7b      	blt.n	8005ce2 <UART_SetConfig+0xaba>
 8005bea:	2b20      	cmp	r3, #32
 8005bec:	d879      	bhi.n	8005ce2 <UART_SetConfig+0xaba>
 8005bee:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf4 <UART_SetConfig+0x9cc>)
 8005bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf4:	08005c7f 	.word	0x08005c7f
 8005bf8:	08005c87 	.word	0x08005c87
 8005bfc:	08005ce3 	.word	0x08005ce3
 8005c00:	08005ce3 	.word	0x08005ce3
 8005c04:	08005c8f 	.word	0x08005c8f
 8005c08:	08005ce3 	.word	0x08005ce3
 8005c0c:	08005ce3 	.word	0x08005ce3
 8005c10:	08005ce3 	.word	0x08005ce3
 8005c14:	08005c9f 	.word	0x08005c9f
 8005c18:	08005ce3 	.word	0x08005ce3
 8005c1c:	08005ce3 	.word	0x08005ce3
 8005c20:	08005ce3 	.word	0x08005ce3
 8005c24:	08005ce3 	.word	0x08005ce3
 8005c28:	08005ce3 	.word	0x08005ce3
 8005c2c:	08005ce3 	.word	0x08005ce3
 8005c30:	08005ce3 	.word	0x08005ce3
 8005c34:	08005caf 	.word	0x08005caf
 8005c38:	08005ce3 	.word	0x08005ce3
 8005c3c:	08005ce3 	.word	0x08005ce3
 8005c40:	08005ce3 	.word	0x08005ce3
 8005c44:	08005ce3 	.word	0x08005ce3
 8005c48:	08005ce3 	.word	0x08005ce3
 8005c4c:	08005ce3 	.word	0x08005ce3
 8005c50:	08005ce3 	.word	0x08005ce3
 8005c54:	08005ce3 	.word	0x08005ce3
 8005c58:	08005ce3 	.word	0x08005ce3
 8005c5c:	08005ce3 	.word	0x08005ce3
 8005c60:	08005ce3 	.word	0x08005ce3
 8005c64:	08005ce3 	.word	0x08005ce3
 8005c68:	08005ce3 	.word	0x08005ce3
 8005c6c:	08005ce3 	.word	0x08005ce3
 8005c70:	08005ce3 	.word	0x08005ce3
 8005c74:	08005cd5 	.word	0x08005cd5
 8005c78:	2b40      	cmp	r3, #64	@ 0x40
 8005c7a:	d02e      	beq.n	8005cda <UART_SetConfig+0xab2>
 8005c7c:	e031      	b.n	8005ce2 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c7e:	f7fd fc77 	bl	8003570 <HAL_RCC_GetPCLK1Freq>
 8005c82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c84:	e033      	b.n	8005cee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c86:	f7fd fc89 	bl	800359c <HAL_RCC_GetPCLK2Freq>
 8005c8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c8c:	e02f      	b.n	8005cee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fe fe6c 	bl	8004970 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c9c:	e027      	b.n	8005cee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c9e:	f107 0318 	add.w	r3, r7, #24
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7fe ffb8 	bl	8004c18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cac:	e01f      	b.n	8005cee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cae:	4b69      	ldr	r3, [pc, #420]	@ (8005e54 <UART_SetConfig+0xc2c>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0320 	and.w	r3, r3, #32
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005cba:	4b66      	ldr	r3, [pc, #408]	@ (8005e54 <UART_SetConfig+0xc2c>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	08db      	lsrs	r3, r3, #3
 8005cc0:	f003 0303 	and.w	r3, r3, #3
 8005cc4:	4a64      	ldr	r2, [pc, #400]	@ (8005e58 <UART_SetConfig+0xc30>)
 8005cc6:	fa22 f303 	lsr.w	r3, r2, r3
 8005cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005ccc:	e00f      	b.n	8005cee <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8005cce:	4b62      	ldr	r3, [pc, #392]	@ (8005e58 <UART_SetConfig+0xc30>)
 8005cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cd2:	e00c      	b.n	8005cee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005cd4:	4b61      	ldr	r3, [pc, #388]	@ (8005e5c <UART_SetConfig+0xc34>)
 8005cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cd8:	e009      	b.n	8005cee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ce0:	e005      	b.n	8005cee <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005cec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 80ea 	beq.w	8005eca <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	4a55      	ldr	r2, [pc, #340]	@ (8005e50 <UART_SetConfig+0xc28>)
 8005cfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d00:	461a      	mov	r2, r3
 8005d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d04:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d08:	005a      	lsls	r2, r3, #1
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	085b      	lsrs	r3, r3, #1
 8005d10:	441a      	add	r2, r3
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1e:	2b0f      	cmp	r3, #15
 8005d20:	d916      	bls.n	8005d50 <UART_SetConfig+0xb28>
 8005d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d28:	d212      	bcs.n	8005d50 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	f023 030f 	bic.w	r3, r3, #15
 8005d32:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d36:	085b      	lsrs	r3, r3, #1
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005d42:	4313      	orrs	r3, r2
 8005d44:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005d4c:	60da      	str	r2, [r3, #12]
 8005d4e:	e0bc      	b.n	8005eca <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005d56:	e0b8      	b.n	8005eca <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d58:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005d5c:	2b20      	cmp	r3, #32
 8005d5e:	dc4b      	bgt.n	8005df8 <UART_SetConfig+0xbd0>
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f2c0 8087 	blt.w	8005e74 <UART_SetConfig+0xc4c>
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	f200 8084 	bhi.w	8005e74 <UART_SetConfig+0xc4c>
 8005d6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d74 <UART_SetConfig+0xb4c>)
 8005d6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d72:	bf00      	nop
 8005d74:	08005dff 	.word	0x08005dff
 8005d78:	08005e07 	.word	0x08005e07
 8005d7c:	08005e75 	.word	0x08005e75
 8005d80:	08005e75 	.word	0x08005e75
 8005d84:	08005e0f 	.word	0x08005e0f
 8005d88:	08005e75 	.word	0x08005e75
 8005d8c:	08005e75 	.word	0x08005e75
 8005d90:	08005e75 	.word	0x08005e75
 8005d94:	08005e1f 	.word	0x08005e1f
 8005d98:	08005e75 	.word	0x08005e75
 8005d9c:	08005e75 	.word	0x08005e75
 8005da0:	08005e75 	.word	0x08005e75
 8005da4:	08005e75 	.word	0x08005e75
 8005da8:	08005e75 	.word	0x08005e75
 8005dac:	08005e75 	.word	0x08005e75
 8005db0:	08005e75 	.word	0x08005e75
 8005db4:	08005e2f 	.word	0x08005e2f
 8005db8:	08005e75 	.word	0x08005e75
 8005dbc:	08005e75 	.word	0x08005e75
 8005dc0:	08005e75 	.word	0x08005e75
 8005dc4:	08005e75 	.word	0x08005e75
 8005dc8:	08005e75 	.word	0x08005e75
 8005dcc:	08005e75 	.word	0x08005e75
 8005dd0:	08005e75 	.word	0x08005e75
 8005dd4:	08005e75 	.word	0x08005e75
 8005dd8:	08005e75 	.word	0x08005e75
 8005ddc:	08005e75 	.word	0x08005e75
 8005de0:	08005e75 	.word	0x08005e75
 8005de4:	08005e75 	.word	0x08005e75
 8005de8:	08005e75 	.word	0x08005e75
 8005dec:	08005e75 	.word	0x08005e75
 8005df0:	08005e75 	.word	0x08005e75
 8005df4:	08005e67 	.word	0x08005e67
 8005df8:	2b40      	cmp	r3, #64	@ 0x40
 8005dfa:	d037      	beq.n	8005e6c <UART_SetConfig+0xc44>
 8005dfc:	e03a      	b.n	8005e74 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dfe:	f7fd fbb7 	bl	8003570 <HAL_RCC_GetPCLK1Freq>
 8005e02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e04:	e03c      	b.n	8005e80 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e06:	f7fd fbc9 	bl	800359c <HAL_RCC_GetPCLK2Freq>
 8005e0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005e0c:	e038      	b.n	8005e80 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7fe fdac 	bl	8004970 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e1c:	e030      	b.n	8005e80 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e1e:	f107 0318 	add.w	r3, r7, #24
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7fe fef8 	bl	8004c18 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e2c:	e028      	b.n	8005e80 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e2e:	4b09      	ldr	r3, [pc, #36]	@ (8005e54 <UART_SetConfig+0xc2c>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0320 	and.w	r3, r3, #32
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d012      	beq.n	8005e60 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005e3a:	4b06      	ldr	r3, [pc, #24]	@ (8005e54 <UART_SetConfig+0xc2c>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	08db      	lsrs	r3, r3, #3
 8005e40:	f003 0303 	and.w	r3, r3, #3
 8005e44:	4a04      	ldr	r2, [pc, #16]	@ (8005e58 <UART_SetConfig+0xc30>)
 8005e46:	fa22 f303 	lsr.w	r3, r2, r3
 8005e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005e4c:	e018      	b.n	8005e80 <UART_SetConfig+0xc58>
 8005e4e:	bf00      	nop
 8005e50:	080065c8 	.word	0x080065c8
 8005e54:	58024400 	.word	0x58024400
 8005e58:	03d09000 	.word	0x03d09000
 8005e5c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8005e60:	4b24      	ldr	r3, [pc, #144]	@ (8005ef4 <UART_SetConfig+0xccc>)
 8005e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e64:	e00c      	b.n	8005e80 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005e66:	4b24      	ldr	r3, [pc, #144]	@ (8005ef8 <UART_SetConfig+0xcd0>)
 8005e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e6a:	e009      	b.n	8005e80 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e72:	e005      	b.n	8005e80 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8005e74:	2300      	movs	r3, #0
 8005e76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005e7e:	bf00      	nop
    }

    if (pclk != 0U)
 8005e80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d021      	beq.n	8005eca <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8005efc <UART_SetConfig+0xcd4>)
 8005e8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e90:	461a      	mov	r2, r3
 8005e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e94:	fbb3 f2f2 	udiv	r2, r3, r2
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	085b      	lsrs	r3, r3, #1
 8005e9e:	441a      	add	r2, r3
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eac:	2b0f      	cmp	r3, #15
 8005eae:	d909      	bls.n	8005ec4 <UART_SetConfig+0xc9c>
 8005eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eb2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005eb6:	d205      	bcs.n	8005ec4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	60da      	str	r2, [r3, #12]
 8005ec2:	e002      	b.n	8005eca <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2200      	movs	r2, #0
 8005ede:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005ee6:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3748      	adds	r7, #72	@ 0x48
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ef4:	03d09000 	.word	0x03d09000
 8005ef8:	003d0900 	.word	0x003d0900
 8005efc:	080065c8 	.word	0x080065c8

08005f00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0c:	f003 0308 	and.w	r3, r3, #8
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00a      	beq.n	8005f2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2e:	f003 0301 	and.w	r3, r3, #1
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00a      	beq.n	8005f4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f50:	f003 0302 	and.w	r3, r3, #2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00a      	beq.n	8005f6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	430a      	orrs	r2, r1
 8005f6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f72:	f003 0304 	and.w	r3, r3, #4
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00a      	beq.n	8005f90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f94:	f003 0310 	and.w	r3, r3, #16
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d00a      	beq.n	8005fb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb6:	f003 0320 	and.w	r3, r3, #32
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00a      	beq.n	8005fd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	430a      	orrs	r2, r1
 8005fd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d01a      	beq.n	8006016 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ffa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ffe:	d10a      	bne.n	8006016 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800601a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00a      	beq.n	8006038 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	430a      	orrs	r2, r1
 8006036:	605a      	str	r2, [r3, #4]
  }
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b098      	sub	sp, #96	@ 0x60
 8006048:	af02      	add	r7, sp, #8
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006054:	f7fb f806 	bl	8001064 <HAL_GetTick>
 8006058:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0308 	and.w	r3, r3, #8
 8006064:	2b08      	cmp	r3, #8
 8006066:	d12f      	bne.n	80060c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006068:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006070:	2200      	movs	r2, #0
 8006072:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f000 f88e 	bl	8006198 <UART_WaitOnFlagUntilTimeout>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d022      	beq.n	80060c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800608a:	e853 3f00 	ldrex	r3, [r3]
 800608e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006092:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006096:	653b      	str	r3, [r7, #80]	@ 0x50
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	461a      	mov	r2, r3
 800609e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80060a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80060a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060a8:	e841 2300 	strex	r3, r2, [r1]
 80060ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80060ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d1e6      	bne.n	8006082 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2220      	movs	r2, #32
 80060b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e063      	b.n	8006190 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f003 0304 	and.w	r3, r3, #4
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	d149      	bne.n	800616a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060da:	9300      	str	r3, [sp, #0]
 80060dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060de:	2200      	movs	r2, #0
 80060e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f857 	bl	8006198 <UART_WaitOnFlagUntilTimeout>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d03c      	beq.n	800616a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f8:	e853 3f00 	ldrex	r3, [r3]
 80060fc:	623b      	str	r3, [r7, #32]
   return(result);
 80060fe:	6a3b      	ldr	r3, [r7, #32]
 8006100:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006104:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	461a      	mov	r2, r3
 800610c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800610e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006110:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006112:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006114:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006116:	e841 2300 	strex	r3, r2, [r1]
 800611a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800611c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1e6      	bne.n	80060f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	3308      	adds	r3, #8
 8006128:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	e853 3f00 	ldrex	r3, [r3]
 8006130:	60fb      	str	r3, [r7, #12]
   return(result);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f023 0301 	bic.w	r3, r3, #1
 8006138:	64bb      	str	r3, [r7, #72]	@ 0x48
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	3308      	adds	r3, #8
 8006140:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006142:	61fa      	str	r2, [r7, #28]
 8006144:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006146:	69b9      	ldr	r1, [r7, #24]
 8006148:	69fa      	ldr	r2, [r7, #28]
 800614a:	e841 2300 	strex	r3, r2, [r1]
 800614e:	617b      	str	r3, [r7, #20]
   return(result);
 8006150:	697b      	ldr	r3, [r7, #20]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1e5      	bne.n	8006122 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2220      	movs	r2, #32
 800615a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e012      	b.n	8006190 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2220      	movs	r2, #32
 800616e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800618e:	2300      	movs	r3, #0
}
 8006190:	4618      	mov	r0, r3
 8006192:	3758      	adds	r7, #88	@ 0x58
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	60f8      	str	r0, [r7, #12]
 80061a0:	60b9      	str	r1, [r7, #8]
 80061a2:	603b      	str	r3, [r7, #0]
 80061a4:	4613      	mov	r3, r2
 80061a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a8:	e04f      	b.n	800624a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b0:	d04b      	beq.n	800624a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b2:	f7fa ff57 	bl	8001064 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	429a      	cmp	r2, r3
 80061c0:	d302      	bcc.n	80061c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d101      	bne.n	80061cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80061c8:	2303      	movs	r3, #3
 80061ca:	e04e      	b.n	800626a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f003 0304 	and.w	r3, r3, #4
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d037      	beq.n	800624a <UART_WaitOnFlagUntilTimeout+0xb2>
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	2b80      	cmp	r3, #128	@ 0x80
 80061de:	d034      	beq.n	800624a <UART_WaitOnFlagUntilTimeout+0xb2>
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2b40      	cmp	r3, #64	@ 0x40
 80061e4:	d031      	beq.n	800624a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	69db      	ldr	r3, [r3, #28]
 80061ec:	f003 0308 	and.w	r3, r3, #8
 80061f0:	2b08      	cmp	r3, #8
 80061f2:	d110      	bne.n	8006216 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2208      	movs	r2, #8
 80061fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 f839 	bl	8006274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2208      	movs	r2, #8
 8006206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e029      	b.n	800626a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69db      	ldr	r3, [r3, #28]
 800621c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006220:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006224:	d111      	bne.n	800624a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800622e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f000 f81f 	bl	8006274 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2220      	movs	r2, #32
 800623a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e00f      	b.n	800626a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	69da      	ldr	r2, [r3, #28]
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	4013      	ands	r3, r2
 8006254:	68ba      	ldr	r2, [r7, #8]
 8006256:	429a      	cmp	r2, r3
 8006258:	bf0c      	ite	eq
 800625a:	2301      	moveq	r3, #1
 800625c:	2300      	movne	r3, #0
 800625e:	b2db      	uxtb	r3, r3
 8006260:	461a      	mov	r2, r3
 8006262:	79fb      	ldrb	r3, [r7, #7]
 8006264:	429a      	cmp	r2, r3
 8006266:	d0a0      	beq.n	80061aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006268:	2300      	movs	r3, #0
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
	...

08006274 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006274:	b480      	push	{r7}
 8006276:	b095      	sub	sp, #84	@ 0x54
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006284:	e853 3f00 	ldrex	r3, [r3]
 8006288:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800628a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006290:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	461a      	mov	r2, r3
 8006298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800629a:	643b      	str	r3, [r7, #64]	@ 0x40
 800629c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1e6      	bne.n	800627c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3308      	adds	r3, #8
 80062b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	e853 3f00 	ldrex	r3, [r3]
 80062bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80062be:	69fa      	ldr	r2, [r7, #28]
 80062c0:	4b1e      	ldr	r3, [pc, #120]	@ (800633c <UART_EndRxTransfer+0xc8>)
 80062c2:	4013      	ands	r3, r2
 80062c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	3308      	adds	r3, #8
 80062cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e5      	bne.n	80062ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d118      	bne.n	800631c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	e853 3f00 	ldrex	r3, [r3]
 80062f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f023 0310 	bic.w	r3, r3, #16
 80062fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	461a      	mov	r2, r3
 8006306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006308:	61bb      	str	r3, [r7, #24]
 800630a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630c:	6979      	ldr	r1, [r7, #20]
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	e841 2300 	strex	r3, r2, [r1]
 8006314:	613b      	str	r3, [r7, #16]
   return(result);
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d1e6      	bne.n	80062ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2220      	movs	r2, #32
 8006320:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006330:	bf00      	nop
 8006332:	3754      	adds	r7, #84	@ 0x54
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr
 800633c:	effffffe 	.word	0xeffffffe

08006340 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006340:	b480      	push	{r7}
 8006342:	b085      	sub	sp, #20
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800634e:	2b01      	cmp	r3, #1
 8006350:	d101      	bne.n	8006356 <HAL_UARTEx_DisableFifoMode+0x16>
 8006352:	2302      	movs	r3, #2
 8006354:	e027      	b.n	80063a6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2201      	movs	r2, #1
 800635a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2224      	movs	r2, #36	@ 0x24
 8006362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 0201 	bic.w	r2, r2, #1
 800637c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006384:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2220      	movs	r2, #32
 8006398:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3714      	adds	r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr

080063b2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
 80063ba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d101      	bne.n	80063ca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80063c6:	2302      	movs	r3, #2
 80063c8:	e02d      	b.n	8006426 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2224      	movs	r2, #36	@ 0x24
 80063d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 0201 	bic.w	r2, r2, #1
 80063f0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	683a      	ldr	r2, [r7, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f850 	bl	80064ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68fa      	ldr	r2, [r7, #12]
 8006412:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2220      	movs	r2, #32
 8006418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}

0800642e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800642e:	b580      	push	{r7, lr}
 8006430:	b084      	sub	sp, #16
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
 8006436:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006442:	2302      	movs	r3, #2
 8006444:	e02d      	b.n	80064a2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2224      	movs	r2, #36	@ 0x24
 8006452:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f022 0201 	bic.w	r2, r2, #1
 800646c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	683a      	ldr	r2, [r7, #0]
 800647e:	430a      	orrs	r2, r1
 8006480:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 f812 	bl	80064ac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2220      	movs	r2, #32
 8006494:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064a0:	2300      	movs	r3, #0
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
	...

080064ac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d108      	bne.n	80064ce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064cc:	e031      	b.n	8006532 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064ce:	2310      	movs	r3, #16
 80064d0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064d2:	2310      	movs	r3, #16
 80064d4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	0e5b      	lsrs	r3, r3, #25
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	f003 0307 	and.w	r3, r3, #7
 80064e4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	0f5b      	lsrs	r3, r3, #29
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	f003 0307 	and.w	r3, r3, #7
 80064f4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80064f6:	7bbb      	ldrb	r3, [r7, #14]
 80064f8:	7b3a      	ldrb	r2, [r7, #12]
 80064fa:	4911      	ldr	r1, [pc, #68]	@ (8006540 <UARTEx_SetNbDataToProcess+0x94>)
 80064fc:	5c8a      	ldrb	r2, [r1, r2]
 80064fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006502:	7b3a      	ldrb	r2, [r7, #12]
 8006504:	490f      	ldr	r1, [pc, #60]	@ (8006544 <UARTEx_SetNbDataToProcess+0x98>)
 8006506:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006508:	fb93 f3f2 	sdiv	r3, r3, r2
 800650c:	b29a      	uxth	r2, r3
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006514:	7bfb      	ldrb	r3, [r7, #15]
 8006516:	7b7a      	ldrb	r2, [r7, #13]
 8006518:	4909      	ldr	r1, [pc, #36]	@ (8006540 <UARTEx_SetNbDataToProcess+0x94>)
 800651a:	5c8a      	ldrb	r2, [r1, r2]
 800651c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006520:	7b7a      	ldrb	r2, [r7, #13]
 8006522:	4908      	ldr	r1, [pc, #32]	@ (8006544 <UARTEx_SetNbDataToProcess+0x98>)
 8006524:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006526:	fb93 f3f2 	sdiv	r3, r3, r2
 800652a:	b29a      	uxth	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006532:	bf00      	nop
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	080065e0 	.word	0x080065e0
 8006544:	080065e8 	.word	0x080065e8

08006548 <memset>:
 8006548:	4402      	add	r2, r0
 800654a:	4603      	mov	r3, r0
 800654c:	4293      	cmp	r3, r2
 800654e:	d100      	bne.n	8006552 <memset+0xa>
 8006550:	4770      	bx	lr
 8006552:	f803 1b01 	strb.w	r1, [r3], #1
 8006556:	e7f9      	b.n	800654c <memset+0x4>

08006558 <__libc_init_array>:
 8006558:	b570      	push	{r4, r5, r6, lr}
 800655a:	4d0d      	ldr	r5, [pc, #52]	@ (8006590 <__libc_init_array+0x38>)
 800655c:	4c0d      	ldr	r4, [pc, #52]	@ (8006594 <__libc_init_array+0x3c>)
 800655e:	1b64      	subs	r4, r4, r5
 8006560:	10a4      	asrs	r4, r4, #2
 8006562:	2600      	movs	r6, #0
 8006564:	42a6      	cmp	r6, r4
 8006566:	d109      	bne.n	800657c <__libc_init_array+0x24>
 8006568:	4d0b      	ldr	r5, [pc, #44]	@ (8006598 <__libc_init_array+0x40>)
 800656a:	4c0c      	ldr	r4, [pc, #48]	@ (800659c <__libc_init_array+0x44>)
 800656c:	f000 f818 	bl	80065a0 <_init>
 8006570:	1b64      	subs	r4, r4, r5
 8006572:	10a4      	asrs	r4, r4, #2
 8006574:	2600      	movs	r6, #0
 8006576:	42a6      	cmp	r6, r4
 8006578:	d105      	bne.n	8006586 <__libc_init_array+0x2e>
 800657a:	bd70      	pop	{r4, r5, r6, pc}
 800657c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006580:	4798      	blx	r3
 8006582:	3601      	adds	r6, #1
 8006584:	e7ee      	b.n	8006564 <__libc_init_array+0xc>
 8006586:	f855 3b04 	ldr.w	r3, [r5], #4
 800658a:	4798      	blx	r3
 800658c:	3601      	adds	r6, #1
 800658e:	e7f2      	b.n	8006576 <__libc_init_array+0x1e>
 8006590:	080065f8 	.word	0x080065f8
 8006594:	080065f8 	.word	0x080065f8
 8006598:	080065f8 	.word	0x080065f8
 800659c:	080065fc 	.word	0x080065fc

080065a0 <_init>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	bf00      	nop
 80065a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a6:	bc08      	pop	{r3}
 80065a8:	469e      	mov	lr, r3
 80065aa:	4770      	bx	lr

080065ac <_fini>:
 80065ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ae:	bf00      	nop
 80065b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b2:	bc08      	pop	{r3}
 80065b4:	469e      	mov	lr, r3
 80065b6:	4770      	bx	lr
