Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 24 21:06:33 2017
| Host         : 2002-13 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file chip_8A_board_timing_summary_routed.rpt -rpx chip_8A_board_timing_summary_routed.rpx
| Design       : chip_8A_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: my_core/RAND_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_mem_controller/s_mem_clock_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: my_mem_controller/s_rom_clock_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: my_mem_controller/sys_reset_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.551        0.000                      0                 1344        0.027        0.000                      0                 1344        3.750        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.551        0.000                      0                 1258        0.027        0.000                      0                 1258        3.750        0.000                       0                   585  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.658        0.000                      0                   86        0.479        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 2.346ns (26.189%)  route 6.612ns (73.811%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.684    14.417    my_core/PC0
    SLICE_X75Y52         FDRE                                         r  my_core/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.598    15.021    my_core/clk_IBUF_BUFG
    SLICE_X75Y52         FDRE                                         r  my_core/PC_reg[0]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X75Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.967    my_core/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.346ns (26.461%)  route 6.520ns (73.539%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.592    14.324    my_core/PC0
    SLICE_X79Y54         FDRE                                         r  my_core/PC_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.600    15.023    my_core/clk_IBUF_BUFG
    SLICE_X79Y54         FDRE                                         r  my_core/PC_reg[11]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X79Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.969    my_core/PC_reg[11]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.346ns (25.810%)  route 6.743ns (74.190%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 15.149 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.816    14.548    my_core/PC0
    SLICE_X76Y49         FDRE                                         r  my_core/PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.727    15.149    my_core/clk_IBUF_BUFG
    SLICE_X76Y49         FDRE                                         r  my_core/PC_reg[2]/C
                         clock pessimism              0.267    15.417    
                         clock uncertainty           -0.035    15.381    
    SLICE_X76Y49         FDRE (Setup_fdre_C_CE)      -0.169    15.212    my_core/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -14.548    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.346ns (26.602%)  route 6.473ns (73.398%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.545    14.278    my_core/PC0
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.598    15.021    my_core/clk_IBUF_BUFG
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[4]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X77Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.967    my_core/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.346ns (26.602%)  route 6.473ns (73.398%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.545    14.278    my_core/PC0
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.598    15.021    my_core/clk_IBUF_BUFG
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[5]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X77Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.967    my_core/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.346ns (26.602%)  route 6.473ns (73.398%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.545    14.278    my_core/PC0
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.598    15.021    my_core/clk_IBUF_BUFG
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[7]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X77Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.967    my_core/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.346ns (26.602%)  route 6.473ns (73.398%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.545    14.278    my_core/PC0
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.598    15.021    my_core/clk_IBUF_BUFG
    SLICE_X77Y52         FDRE                                         r  my_core/PC_reg[8]/C
                         clock pessimism              0.187    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X77Y52         FDRE (Setup_fdre_C_CE)      -0.205    14.967    my_core/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 2.346ns (27.040%)  route 6.330ns (72.960%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.402    14.135    my_core/PC0
    SLICE_X77Y54         FDRE                                         r  my_core/PC_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.597    15.020    my_core/clk_IBUF_BUFG
    SLICE_X77Y54         FDRE                                         r  my_core/PC_reg[10]/C
                         clock pessimism              0.187    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X77Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.966    my_core/PC_reg[10]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 2.346ns (27.038%)  route 6.331ns (72.962%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.403    14.135    my_core/PC0
    SLICE_X78Y54         FDRE                                         r  my_core/PC_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.600    15.023    my_core/clk_IBUF_BUFG
    SLICE_X78Y54         FDRE                                         r  my_core/PC_reg[9]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X78Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.005    my_core/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 my_core/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/PC_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 2.346ns (27.162%)  route 6.291ns (72.838%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.856     5.459    my_core/clk_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  my_core/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.419     5.878 r  my_core/x_reg[1]/Q
                         net (fo=50, routed)          1.118     6.996    my_core/x[1]
    SLICE_X84Y52         LUT6 (Prop_lut6_I2_O)        0.299     7.295 r  my_core/cpu_REG[15][1]_i_8/O
                         net (fo=1, routed)           0.638     7.933    my_core/cpu_REG[15][1]_i_8_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.057 r  my_core/cpu_REG[15][1]_i_3/O
                         net (fo=42, routed)          1.236     9.292    my_core/cpu_REG[15][1]_i_3_n_0
    SLICE_X77Y53         LUT2 (Prop_lut2_I1_O)        0.124     9.416 f  my_core/I[6]_i_3/O
                         net (fo=3, routed)           0.798    10.215    my_core/I[6]_i_3_n_0
    SLICE_X82Y59         LUT5 (Prop_lut5_I4_O)        0.124    10.339 r  my_core/PC[11]_i_71/O
                         net (fo=1, routed)           0.000    10.339    my_core/PC[11]_i_71_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.737 r  my_core/PC_reg[11]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.737    my_core/PC_reg[11]_i_63_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.894 r  my_core/PC_reg[11]_i_58/CO[1]
                         net (fo=1, routed)           0.553    11.446    my_core/eqOp0_out
    SLICE_X83Y58         LUT4 (Prop_lut4_I2_O)        0.329    11.775 r  my_core/PC[11]_i_45/O
                         net (fo=1, routed)           0.485    12.260    my_core/PC[11]_i_45_n_0
    SLICE_X83Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.384 r  my_core/PC[11]_i_19/O
                         net (fo=1, routed)           0.532    12.916    my_core/PC[11]_i_19_n_0
    SLICE_X81Y56         LUT6 (Prop_lut6_I3_O)        0.124    13.040 r  my_core/PC[11]_i_7/O
                         net (fo=1, routed)           0.568    13.608    my_core/PC[11]_i_7_n_0
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.732 r  my_core/PC[11]_i_1/O
                         net (fo=12, routed)          0.363    14.096    my_core/PC0
    SLICE_X79Y53         FDRE                                         r  my_core/PC_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.600    15.023    my_core/clk_IBUF_BUFG
    SLICE_X79Y53         FDRE                                         r  my_core/PC_reg[1]/C
                         clock pessimism              0.187    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X79Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.969    my_core/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.096    
  -------------------------------------------------------------------
                         slack                                  0.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 my_core/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/cpu_STACK_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.881%)  route 0.218ns (57.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.656     1.576    my_core/clk_IBUF_BUFG
    SLICE_X76Y49         FDRE                                         r  my_core/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  my_core/PC_reg[2]/Q
                         net (fo=4, routed)           0.218     1.958    my_core/cpu_STACK_reg_0_15_0_5/DIB0
    SLICE_X76Y50         RAMD32                                       r  my_core/cpu_STACK_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.871     2.036    my_core/cpu_STACK_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  my_core/cpu_STACK_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.250     1.785    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.931    my_core/cpu_STACK_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_core/I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/memAddress_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.254ns (44.994%)  route 0.311ns (55.006%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.598     1.517    my_core/clk_IBUF_BUFG
    SLICE_X74Y52         FDRE                                         r  my_core/I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y52         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  my_core/I_reg[0]/Q
                         net (fo=9, routed)           0.130     1.812    my_core/I[0]
    SLICE_X75Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.857 f  my_core/memAddress[0]_i_5/O
                         net (fo=1, routed)           0.180     2.037    my_core/memAddress[0]_i_5_n_0
    SLICE_X72Y49         LUT5 (Prop_lut5_I4_O)        0.045     2.082 r  my_core/memAddress[0]_i_1/O
                         net (fo=1, routed)           0.000     2.082    my_core/memAddress[0]_i_1_n_0
    SLICE_X72Y49         FDCE                                         r  my_core/memAddress_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.931     2.096    my_core/clk_IBUF_BUFG
    SLICE_X72Y49         FDCE                                         r  my_core/memAddress_reg[0]/C
                         clock pessimism             -0.250     1.845    
    SLICE_X72Y49         FDCE (Hold_fdce_C_D)         0.092     1.937    my_core/memAddress_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 my_core/graphic_bufferA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/memWrite_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.568     1.487    my_core/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  my_core/graphic_bufferA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  my_core/graphic_bufferA_reg[4]/Q
                         net (fo=2, routed)           0.069     1.697    my_core/graphic_bufferA[4]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.045     1.742 r  my_core/memWrite[4]_i_1/O
                         net (fo=1, routed)           0.000     1.742    my_core/memWrite[4]_i_1_n_0
    SLICE_X64Y55         FDCE                                         r  my_core/memWrite_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.840     2.005    my_core/clk_IBUF_BUFG
    SLICE_X64Y55         FDCE                                         r  my_core/memWrite_reg[4]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X64Y55         FDCE (Hold_fdce_C_D)         0.092     1.592    my_core/memWrite_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 my_core/PC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/cpu_STACK_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.889%)  route 0.173ns (55.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.598     1.517    my_core/clk_IBUF_BUFG
    SLICE_X75Y52         FDRE                                         r  my_core/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y52         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  my_core/PC_reg[0]/Q
                         net (fo=4, routed)           0.173     1.831    my_core/cpu_STACK_reg_0_15_0_5/DIA0
    SLICE_X76Y50         RAMD32                                       r  my_core/cpu_STACK_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.871     2.036    my_core/cpu_STACK_reg_0_15_0_5/WCLK
    SLICE_X76Y50         RAMD32                                       r  my_core/cpu_STACK_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.533    
    SLICE_X76Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.680    my_core/cpu_STACK_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 my_time_keeper/mem_ret_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_time_keeper/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.565     1.484    my_time_keeper/clk_IBUF_BUFG
    SLICE_X71Y62         FDRE                                         r  my_time_keeper/mem_ret_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y62         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  my_time_keeper/mem_ret_state_reg[0]/Q
                         net (fo=2, routed)           0.102     1.728    my_time_keeper/mem_ret_state_reg_n_0_[0]
    SLICE_X70Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  my_time_keeper/current_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.773    my_time_keeper/current_state[0]_i_1__1_n_0
    SLICE_X70Y62         FDCE                                         r  my_time_keeper/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.836     2.001    my_time_keeper/clk_IBUF_BUFG
    SLICE_X70Y62         FDCE                                         r  my_time_keeper/current_state_reg[0]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X70Y62         FDCE (Hold_fdce_C_D)         0.121     1.618    my_time_keeper/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 my_mem_controller/dataOut_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_time_keeper/mem_ret_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.485    my_mem_controller/clk_IBUF_BUFG
    SLICE_X67Y61         FDRE                                         r  my_mem_controller/dataOut_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  my_mem_controller/dataOut_reg[14]/Q
                         net (fo=1, routed)           0.110     1.736    my_time_keeper/D[6]
    SLICE_X67Y60         FDRE                                         r  my_time_keeper/mem_ret_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.838     2.003    my_time_keeper/clk_IBUF_BUFG
    SLICE_X67Y60         FDRE                                         r  my_time_keeper/mem_ret_data_reg[6]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.076     1.577    my_time_keeper/mem_ret_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 my_mem_controller/dataOut_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_time_keeper/mem_ret_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.485    my_mem_controller/clk_IBUF_BUFG
    SLICE_X67Y61         FDRE                                         r  my_mem_controller/dataOut_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  my_mem_controller/dataOut_reg[12]/Q
                         net (fo=1, routed)           0.110     1.736    my_time_keeper/D[4]
    SLICE_X67Y60         FDRE                                         r  my_time_keeper/mem_ret_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.838     2.003    my_time_keeper/clk_IBUF_BUFG
    SLICE_X67Y60         FDRE                                         r  my_time_keeper/mem_ret_data_reg[4]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.075     1.576    my_time_keeper/mem_ret_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_mem_controller/dataOut_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_time_keeper/mem_ret_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.485    my_mem_controller/clk_IBUF_BUFG
    SLICE_X67Y61         FDRE                                         r  my_mem_controller/dataOut_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  my_mem_controller/dataOut_reg[13]/Q
                         net (fo=1, routed)           0.110     1.736    my_time_keeper/D[5]
    SLICE_X67Y60         FDRE                                         r  my_time_keeper/mem_ret_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.838     2.003    my_time_keeper/clk_IBUF_BUFG
    SLICE_X67Y60         FDRE                                         r  my_time_keeper/mem_ret_data_reg[5]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.071     1.572    my_time_keeper/mem_ret_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_time_keeper/counter1hz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_time_keeper/counter1hz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.598     1.517    my_time_keeper/clk_IBUF_BUFG
    SLICE_X88Y70         FDCE                                         r  my_time_keeper/counter1hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y70         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  my_time_keeper/counter1hz_reg[4]/Q
                         net (fo=3, routed)           0.060     1.742    my_time_keeper/counter1hz_reg_n_0_[4]
    SLICE_X89Y70         LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  my_time_keeper/counter1hz[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    my_time_keeper/plusOp__0[5]
    SLICE_X89Y70         FDCE                                         r  my_time_keeper/counter1hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.868     2.033    my_time_keeper/clk_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  my_time_keeper/counter1hz_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X89Y70         FDCE (Hold_fdce_C_D)         0.092     1.622    my_time_keeper/counter1hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_mem_controller/s_we_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mem_controller/s_rom_we_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.567     1.486    my_mem_controller/clk_IBUF_BUFG
    SLICE_X71Y59         FDRE                                         r  my_mem_controller/s_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y59         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  my_mem_controller/s_we_reg/Q
                         net (fo=4, routed)           0.123     1.750    my_mem_controller/s_we
    SLICE_X70Y59         LUT5 (Prop_lut5_I1_O)        0.045     1.795 r  my_mem_controller/s_rom_we_i_1/O
                         net (fo=1, routed)           0.000     1.795    my_mem_controller/s_rom_we_i_1_n_0
    SLICE_X70Y59         FDRE                                         r  my_mem_controller/s_rom_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.839     2.004    my_mem_controller/clk_IBUF_BUFG
    SLICE_X70Y59         FDRE                                         r  my_mem_controller/s_rom_we_reg/C
                         clock pessimism             -0.504     1.499    
    SLICE_X70Y59         FDRE (Hold_fdre_C_D)         0.120     1.619    my_mem_controller/s_rom_we_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y48    my_core/cpu_REG_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y50    my_core/cpu_REG_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X85Y52    my_core/cpu_REG_reg[10][0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y51    my_core/cpu_STACK_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y51    my_core/cpu_STACK_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y50    my_core/cpu_STACK_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y51    my_core/cpu_STACK_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X76Y51    my_core/cpu_STACK_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[4]__0_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 0.580ns (9.798%)  route 5.340ns (90.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         4.328    10.103    my_core/s_sys_reset
    SLICE_X82Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.227 f  my_core/RAND_reg[4]__0_LDC_i_1/O
                         net (fo=2, routed)           1.011    11.239    my_core/RAND_reg[4]__0_LDC_i_1_n_0
    SLICE_X83Y58         FDPE                                         f  my_core/RAND_reg[4]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.609    15.032    my_core/clk_IBUF_BUFG
    SLICE_X83Y58         FDPE                                         r  my_core/RAND_reg[4]__0_P/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    14.896    my_core/RAND_reg[4]__0_P
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -11.239    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[5]__0_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.608ns (16.279%)  route 3.127ns (83.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.573     8.348    my_mem_controller/s_sys_reset
    SLICE_X86Y60         LUT2 (Prop_lut2_I0_O)        0.152     8.500 f  my_mem_controller/RAND_reg[5]__0_LDC_i_2/O
                         net (fo=2, routed)           0.554     9.054    my_core/sys_reset_reg_9
    SLICE_X87Y60         FDCE                                         f  my_core/RAND_reg[5]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.610    15.033    my_core/clk_IBUF_BUFG
    SLICE_X87Y60         FDCE                                         r  my_core/RAND_reg[5]__0_C/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X87Y60         FDCE (Recov_fdce_C_CLR)     -0.613    14.643    my_core/RAND_reg[5]__0_C
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[6]__0_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.580ns (14.643%)  route 3.381ns (85.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.671     8.446    my_core/s_sys_reset
    SLICE_X86Y58         LUT2 (Prop_lut2_I1_O)        0.124     8.570 f  my_core/RAND_reg[6]__0_LDC_i_1/O
                         net (fo=2, routed)           0.710     9.280    my_core/RAND_reg[6]__0_LDC_i_1_n_0
    SLICE_X87Y57         FDPE                                         f  my_core/RAND_reg[6]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.611    15.034    my_core/clk_IBUF_BUFG
    SLICE_X87Y57         FDPE                                         r  my_core/RAND_reg[6]__0_P/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    14.898    my_core/RAND_reg[6]__0_P
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[4]__0_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.608ns (16.113%)  route 3.165ns (83.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.516     8.291    my_mem_controller/s_sys_reset
    SLICE_X85Y58         LUT2 (Prop_lut2_I0_O)        0.152     8.443 f  my_mem_controller/RAND_reg[4]__0_LDC_i_2/O
                         net (fo=2, routed)           0.649     9.092    my_core/sys_reset_reg_10
    SLICE_X84Y59         FDCE                                         f  my_core/RAND_reg[4]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.608    15.031    my_core/clk_IBUF_BUFG
    SLICE_X84Y59         FDCE                                         r  my_core/RAND_reg[4]__0_C/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X84Y59         FDCE (Recov_fdce_C_CLR)     -0.521    14.733    my_core/RAND_reg[4]__0_C
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[8]__0_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.580ns (14.818%)  route 3.334ns (85.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.682     8.456    my_core/s_sys_reset
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.580 f  my_core/RAND_reg[8]__0_LDC_i_1/O
                         net (fo=2, routed)           0.653     9.233    my_core/RAND_reg[8]__0_LDC_i_1_n_0
    SLICE_X85Y70         FDPE                                         f  my_core/RAND_reg[8]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.599    15.022    my_core/clk_IBUF_BUFG
    SLICE_X85Y70         FDPE                                         r  my_core/RAND_reg[8]__0_P/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y70         FDPE (Recov_fdpe_C_PRE)     -0.359    14.886    my_core/RAND_reg[8]__0_P
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[3]__0_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.606ns (16.791%)  route 3.003ns (83.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.501     8.275    my_mem_controller/s_sys_reset
    SLICE_X85Y57         LUT2 (Prop_lut2_I0_O)        0.150     8.425 f  my_mem_controller/RAND_reg[3]__0_LDC_i_2/O
                         net (fo=2, routed)           0.502     8.928    my_core/sys_reset_reg_11
    SLICE_X86Y57         FDCE                                         f  my_core/RAND_reg[3]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.611    15.034    my_core/clk_IBUF_BUFG
    SLICE_X86Y57         FDCE                                         r  my_core/RAND_reg[3]__0_C/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X86Y57         FDCE (Recov_fdce_C_CLR)     -0.613    14.644    my_core/RAND_reg[3]__0_C
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[9]__0_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.580ns (15.440%)  route 3.176ns (84.560%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.683     8.458    my_core/s_sys_reset
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.124     8.582 f  my_core/RAND_reg[9]__0_LDC_i_1/O
                         net (fo=2, routed)           0.493     9.075    my_core/RAND_reg[9]__0_LDC_i_1_n_0
    SLICE_X86Y71         FDPE                                         f  my_core/RAND_reg[9]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.600    15.023    my_core/clk_IBUF_BUFG
    SLICE_X86Y71         FDPE                                         r  my_core/RAND_reg[9]__0_P/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X86Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    14.887    my_core/RAND_reg[9]__0_P
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[13]__0_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.580ns (15.701%)  route 3.114ns (84.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.292     8.066    my_mem_controller/s_sys_reset
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.124     8.190 f  my_mem_controller/RAND_reg[13]__0_LDC_i_2/O
                         net (fo=2, routed)           0.822     9.013    my_core/sys_reset_reg_1
    SLICE_X82Y69         FDCE                                         f  my_core/RAND_reg[13]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.599    15.022    my_core/clk_IBUF_BUFG
    SLICE_X82Y69         FDCE                                         r  my_core/RAND_reg[13]__0_C/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y69         FDCE (Recov_fdce_C_CLR)     -0.405    14.840    my_core/RAND_reg[13]__0_C
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[2]__0_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.606ns (17.447%)  route 2.867ns (82.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.100     7.875    my_mem_controller/s_sys_reset
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.150     8.025 f  my_mem_controller/RAND_reg[2]__0_LDC_i_2/O
                         net (fo=2, routed)           0.767     8.792    my_core/sys_reset_reg_12
    SLICE_X83Y67         FDCE                                         f  my_core/RAND_reg[2]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.602    15.025    my_core/clk_IBUF_BUFG
    SLICE_X83Y67         FDCE                                         r  my_core/RAND_reg[2]__0_C/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X83Y67         FDCE (Recov_fdce_C_CLR)     -0.607    14.641    my_core/RAND_reg[2]__0_C
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.869ns  (required time - arrival time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[7]__0_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.580ns (15.839%)  route 3.082ns (84.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.716     5.319    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.775 r  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         2.573     8.348    my_mem_controller/s_sys_reset
    SLICE_X86Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.472 f  my_mem_controller/RAND_reg[7]__0_LDC_i_2/O
                         net (fo=2, routed)           0.509     8.981    my_core/sys_reset_reg_7
    SLICE_X85Y59         FDCE                                         f  my_core/RAND_reg[7]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.608    15.031    my_core/clk_IBUF_BUFG
    SLICE_X85Y59         FDCE                                         r  my_core/RAND_reg[7]__0_C/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X85Y59         FDCE (Recov_fdce_C_CLR)     -0.405    14.849    my_core/RAND_reg[7]__0_C
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  5.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[10]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.734%)  route 0.212ns (53.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.599     1.518    my_core/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  my_core/RAND_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  my_core/RAND_reg[10]/Q
                         net (fo=2, routed)           0.098     1.757    my_core/RAND_reg[15]__0_P_0[10]
    SLICE_X87Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.802 f  my_core/RAND_reg[10]__0_LDC_i_1/O
                         net (fo=2, routed)           0.114     1.916    my_core/RAND_reg[10]__0_LDC_i_1_n_0
    SLICE_X89Y69         FDPE                                         f  my_core/RAND_reg[10]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.869     2.034    my_core/clk_IBUF_BUFG
    SLICE_X89Y69         FDPE                                         r  my_core/RAND_reg[10]__0_P/C
                         clock pessimism             -0.501     1.532    
    SLICE_X89Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.437    my_core/RAND_reg[10]__0_P
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[2]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.039%)  route 0.279ns (59.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.600     1.519    my_core/clk_IBUF_BUFG
    SLICE_X85Y67         FDRE                                         r  my_core/RAND_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  my_core/RAND_reg[2]/Q
                         net (fo=2, routed)           0.150     1.811    my_core/RAND_reg[15]__0_P_0[2]
    SLICE_X84Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.856 f  my_core/RAND_reg[2]__0_LDC_i_1/O
                         net (fo=2, routed)           0.128     1.984    my_core/RAND_reg[2]__0_LDC_i_1_n_0
    SLICE_X84Y66         FDPE                                         f  my_core/RAND_reg[2]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.871     2.036    my_core/clk_IBUF_BUFG
    SLICE_X84Y66         FDPE                                         r  my_core/RAND_reg[2]__0_P/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         FDPE (Remov_fdpe_C_PRE)     -0.071     1.463    my_core/RAND_reg[2]__0_P
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[5]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.258%)  route 0.313ns (62.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.604     1.523    my_core/clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  my_core/RAND_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  my_core/RAND_reg[5]/Q
                         net (fo=2, routed)           0.129     1.793    my_core/RAND_reg[15]__0_P_0[5]
    SLICE_X86Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.838 f  my_core/RAND_reg[5]__0_LDC_i_1/O
                         net (fo=2, routed)           0.184     2.023    my_core/RAND_reg[5]__0_LDC_i_1_n_0
    SLICE_X86Y60         FDPE                                         f  my_core/RAND_reg[5]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.877     2.042    my_core/clk_IBUF_BUFG
    SLICE_X86Y60         FDPE                                         r  my_core/RAND_reg[5]__0_P/C
                         clock pessimism             -0.479     1.562    
    SLICE_X86Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.467    my_core/RAND_reg[5]__0_P
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[7]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.226ns (41.843%)  route 0.314ns (58.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.604     1.523    my_core/clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  my_core/RAND_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.128     1.651 f  my_core/RAND_reg[7]/Q
                         net (fo=2, routed)           0.130     1.781    my_core/RAND_reg[15]__0_P_0[7]
    SLICE_X86Y60         LUT2 (Prop_lut2_I0_O)        0.098     1.879 f  my_core/RAND_reg[7]__0_LDC_i_1/O
                         net (fo=2, routed)           0.185     2.063    my_core/RAND_reg[7]__0_LDC_i_1_n_0
    SLICE_X87Y59         FDPE                                         f  my_core/RAND_reg[7]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.878     2.043    my_core/clk_IBUF_BUFG
    SLICE_X87Y59         FDPE                                         r  my_core/RAND_reg[7]__0_P/C
                         clock pessimism             -0.479     1.563    
    SLICE_X87Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    my_core/RAND_reg[7]__0_P
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[11]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.435%)  route 0.354ns (65.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.600     1.519    my_core/clk_IBUF_BUFG
    SLICE_X85Y67         FDRE                                         r  my_core/RAND_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y67         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  my_core/RAND_reg[11]/Q
                         net (fo=2, routed)           0.169     1.830    my_core/RAND_reg[15]__0_P_0[11]
    SLICE_X85Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.875 f  my_core/RAND_reg[11]__0_LDC_i_1/O
                         net (fo=2, routed)           0.185     2.059    my_core/RAND_reg[11]__0_LDC_i_1_n_0
    SLICE_X87Y68         FDPE                                         f  my_core/RAND_reg[11]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.870     2.035    my_core/clk_IBUF_BUFG
    SLICE_X87Y68         FDPE                                         r  my_core/RAND_reg[11]__0_P/C
                         clock pessimism             -0.479     1.555    
    SLICE_X87Y68         FDPE (Remov_fdpe_C_PRE)     -0.095     1.460    my_core/RAND_reg[11]__0_P
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[14]__0_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.161%)  route 0.343ns (64.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.602     1.521    my_core/clk_IBUF_BUFG
    SLICE_X83Y65         FDRE                                         r  my_core/RAND_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y65         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  my_core/RAND_reg[14]/Q
                         net (fo=2, routed)           0.208     1.870    my_mem_controller/RAND_reg[15][14]
    SLICE_X83Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.915 f  my_mem_controller/RAND_reg[14]__0_LDC_i_2/O
                         net (fo=2, routed)           0.135     2.050    my_core/sys_reset_reg_0
    SLICE_X82Y65         FDCE                                         f  my_core/RAND_reg[14]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.872     2.037    my_core/clk_IBUF_BUFG
    SLICE_X82Y65         FDCE                                         r  my_core/RAND_reg[14]__0_C/C
                         clock pessimism             -0.502     1.534    
    SLICE_X82Y65         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    my_core/RAND_reg[14]__0_C
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 my_mem_controller/sys_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_time_keeper/memAddress_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.212%)  route 0.397ns (73.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.596     1.515    my_mem_controller/clk_IBUF_BUFG
    SLICE_X75Y58         FDPE                                         r  my_mem_controller/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.656 f  my_mem_controller/sys_reset_reg/Q
                         net (fo=100, routed)         0.397     2.053    my_time_keeper/s_sys_reset
    SLICE_X71Y60         FDCE                                         f  my_time_keeper/memAddress_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.838     2.003    my_time_keeper/clk_IBUF_BUFG
    SLICE_X71Y60         FDCE                                         r  my_time_keeper/memAddress_reg[0]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X71Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    my_time_keeper/memAddress_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[9]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.346%)  route 0.356ns (65.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.599     1.518    my_core/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  my_core/RAND_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  my_core/RAND_reg[9]/Q
                         net (fo=2, routed)           0.173     1.832    my_core/RAND_reg[15]__0_P_0[9]
    SLICE_X86Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.877 f  my_core/RAND_reg[9]__0_LDC_i_1/O
                         net (fo=2, routed)           0.182     2.060    my_core/RAND_reg[9]__0_LDC_i_1_n_0
    SLICE_X86Y71         FDPE                                         f  my_core/RAND_reg[9]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.867     2.032    my_core/clk_IBUF_BUFG
    SLICE_X86Y71         FDPE                                         r  my_core/RAND_reg[9]__0_P/C
                         clock pessimism             -0.501     1.530    
    SLICE_X86Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     1.435    my_core/RAND_reg[9]__0_P
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[13]__0_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.725%)  route 0.382ns (67.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.599     1.518    my_core/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  my_core/RAND_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  my_core/RAND_reg[13]/Q
                         net (fo=2, routed)           0.208     1.867    my_core/RAND_reg[15]__0_P_0[13]
    SLICE_X85Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.912 f  my_core/RAND_reg[13]__0_LDC_i_1/O
                         net (fo=2, routed)           0.175     2.087    my_core/RAND_reg[13]__0_LDC_i_1_n_0
    SLICE_X83Y69         FDPE                                         f  my_core/RAND_reg[13]__0_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.868     2.033    my_core/clk_IBUF_BUFG
    SLICE_X83Y69         FDPE                                         r  my_core/RAND_reg[13]__0_P/C
                         clock pessimism             -0.479     1.553    
    SLICE_X83Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     1.458    my_core/RAND_reg[13]__0_P
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 my_core/RAND_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_core/RAND_reg[10]__0_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.603%)  route 0.368ns (66.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.599     1.518    my_core/clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  my_core/RAND_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  my_core/RAND_reg[10]/Q
                         net (fo=2, routed)           0.184     1.843    my_mem_controller/RAND_reg[15][10]
    SLICE_X86Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.888 f  my_mem_controller/RAND_reg[10]__0_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.072    my_core/sys_reset_reg_4
    SLICE_X87Y69         FDCE                                         f  my_core/RAND_reg[10]__0_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.869     2.034    my_core/clk_IBUF_BUFG
    SLICE_X87Y69         FDCE                                         r  my_core/RAND_reg[10]__0_C/C
                         clock pessimism             -0.502     1.531    
    SLICE_X87Y69         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    my_core/RAND_reg[10]__0_C
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.633    





