{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453706880247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453706880248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 24 23:27:59 2016 " "Processing started: Sun Jan 24 23:27:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453706880248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453706880248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453706880248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1453706880718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file inputhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputHandler " "Found entity 1: inputHandler" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453706888961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limit_pressure.v 3 3 " "Found 3 design units, including 3 entities, in source file limit_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 limit_pressure " "Found entity 1: limit_pressure" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""} { "Info" "ISGN_ENTITY_NAME" "2 limit_pressure_testBench " "Found entity 2: limit_pressure_testBench" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""} { "Info" "ISGN_ENTITY_NAME" "3 limit_pressure_tester " "Found entity 3: limit_pressure_tester" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interlock.v 1 1 " "Found 1 design units, including 1 entities, in source file interlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 interlock " "Found entity 1: interlock" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_pressure.v 3 3 " "Found 3 design units, including 3 entities, in source file diff_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_pressure " "Found entity 1: diff_pressure" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""} { "Info" "ISGN_ENTITY_NAME" "2 diff_pressure_testBench " "Found entity 2: diff_pressure_testBench" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""} { "Info" "ISGN_ENTITY_NAME" "3 diff_pressure_tester " "Found entity 3: diff_pressure_tester" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DFlipFlop.v(23) " "Verilog HDL information at DFlipFlop.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453706888971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453706888971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453706889001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:time_flip " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:time_flip\"" {  } { { "DE1_SoC.v" "time_flip" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453706889001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interlock interlock:i_lock " "Elaborating entity \"interlock\" for hierarchy \"interlock:i_lock\"" {  } { { "DE1_SoC.v" "i_lock" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453706889001 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "arrive interlock.v(39) " "Verilog HDL Always Construct warning at interlock.v(39): variable \"arrive\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iport interlock.v(40) " "Verilog HDL Always Construct warning at interlock.v(40): variable \"iport\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iport interlock.v(46) " "Verilog HDL Always Construct warning at interlock.v(46): variable \"iport\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "depart interlock.v(46) " "Verilog HDL Always Construct warning at interlock.v(46): variable \"depart\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fill interlock.v(66) " "Verilog HDL Always Construct warning at interlock.v(66): variable \"fill\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "depart interlock.v(66) " "Verilog HDL Always Construct warning at interlock.v(66): variable \"depart\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "arrive interlock.v(66) " "Verilog HDL Always Construct warning at interlock.v(66): variable \"arrive\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limitError interlock.v(76) " "Verilog HDL Always Construct warning at interlock.v(76): variable \"limitError\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "diffError interlock.v(89) " "Verilog HDL Always Construct warning at interlock.v(89): variable \"diffError\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oport interlock.v(92) " "Verilog HDL Always Construct warning at interlock.v(92): variable \"oport\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oport interlock.v(102) " "Verilog HDL Always Construct warning at interlock.v(102): variable \"oport\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drain interlock.v(112) " "Verilog HDL Always Construct warning at interlock.v(112): variable \"drain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "limitError interlock.v(122) " "Verilog HDL Always Construct warning at interlock.v(122): variable \"limitError\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "diffError interlock.v(135) " "Verilog HDL Always Construct warning at interlock.v(135): variable \"diffError\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iport interlock.v(138) " "Verilog HDL Always Construct warning at interlock.v(138): variable \"iport\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iport interlock.v(148) " "Verilog HDL Always Construct warning at interlock.v(148): variable \"iport\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..8\] interlock.v(5) " "Output port \"LED\[9..8\]\" at interlock.v(5) has no driver" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[4..0\] interlock.v(5) " "Output port \"LED\[4..0\]\" at interlock.v(5) has no driver" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff_pressure interlock:i_lock\|diff_pressure:diff0 " "Elaborating entity \"diff_pressure\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\"" {  } { { "interlock.v" "diff0" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453706889011 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(14) " "Verilog HDL Always Construct warning at diff_pressure.v(14): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(18) " "Verilog HDL Always Construct warning at diff_pressure.v(18): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(20) " "Verilog HDL Always Construct warning at diff_pressure.v(20): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(25) " "Verilog HDL Always Construct warning at diff_pressure.v(25): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(27) " "Verilog HDL Always Construct warning at diff_pressure.v(27): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453706889011 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputHandler interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH " "Elaborating entity \"inputHandler\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\"" {  } { { "diff_pressure.v" "inputH" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453706889031 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(27) " "Verilog HDL Case Statement warning at inputHandler.v(27): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS inputHandler.v(26) " "Verilog HDL Always Construct warning at inputHandler.v(26): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(38) " "Verilog HDL Case Statement warning at inputHandler.v(38): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "btn inputHandler.v(37) " "Verilog HDL Always Construct warning at inputHandler.v(37): inferring latch(es) for variable \"btn\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn inputHandler.v(37) " "Inferred latch for \"btn\" at inputHandler.v(37)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] inputHandler.v(26) " "Inferred latch for \"NS\[0\]\" at inputHandler.v(26)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] inputHandler.v(26) " "Inferred latch for \"NS\[1\]\" at inputHandler.v(26)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453706889031 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limit_pressure interlock:i_lock\|limit_pressure:limit0 " "Elaborating entity \"limit_pressure\" for hierarchy \"interlock:i_lock\|limit_pressure:limit0\"" {  } { { "interlock.v" "limit0" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453706889041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|btn " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|btn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453706889591 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453706889591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453706889591 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453706889591 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453706889591 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453706889591 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453706889611 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453706889611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453706889711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453706890011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg " "Generated suppressed messages file C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453706890041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453706890271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453706890271 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453706890331 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453706890331 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453706890331 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453706890331 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453706890331 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1453706890331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453706890331 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453706890331 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453706890331 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453706890331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453706890361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 24 23:28:10 2016 " "Processing ended: Sun Jan 24 23:28:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453706890361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453706890361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453706890361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453706890361 ""}
