#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001d7f67c4f80 .scope module, "tb_colorful_led" "tb_colorful_led" 2 2;
 .timescale -3 -12;
v000001d7f6820b20_0 .var "clk", 0 0;
v000001d7f6820c60_0 .net "led", 2 0, L_000001d7f6821480;  1 drivers
S_000001d7f67b4720 .scope module, "uut" "Colorful_led" 2 11, 3 1 0, S_000001d7f67c4f80;
 .timescale -3 -12;
    .port_info 0 /OUTPUT 3 "rgb_led_1";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
v000001d7f68201c0_0 .net "clk", 0 0, v000001d7f6820b20_0;  1 drivers
v000001d7f6820260_0 .net "rgb_led_1", 2 0, L_000001d7f6821480;  alias, 1 drivers
L_000001d7f6822b28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d7f68209e0_0 .net "rst_n", 0 0, L_000001d7f6822b28;  1 drivers
L_000001d7f6821480 .concat8 [ 1 1 1 0], v000001d7f67c7610_0, v000001d7f681fea0_0, v000001d7f68204e0_0;
S_000001d7f67cd330 .scope module, "pwm1" "pwm_line" 3 7, 4 1 0, S_000001d7f67b4720;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "offset_line";
    .port_info 3 /OUTPUT 1 "pwm_out";
P_000001d7f67ca100 .param/l "N" 0 4 2, +C4<00000000000000101101110001101100>;
v000001d7f67c6a30_0 .net "clk", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f67c6d50_0 .net "clk_line", 0 0, v000001d7f67c74d0_0;  1 drivers
v000001d7f67c7110_0 .var "cnt_line", 7 0;
v000001d7f67c6cb0_0 .var "flag", 0 0;
L_000001d7f68229c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001d7f67c6fd0_0 .net "offset_line", 7 0, L_000001d7f68229c0;  1 drivers
v000001d7f67c71b0_0 .net "pwm_out", 0 0, v000001d7f67c7610_0;  1 drivers
v000001d7f681fae0_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
E_000001d7f67c98c0/0 .event negedge, v000001d7f67c6df0_0;
E_000001d7f67c98c0/1 .event posedge, v000001d7f67c74d0_0;
E_000001d7f67c98c0 .event/or E_000001d7f67c98c0/0, E_000001d7f67c98c0/1;
S_000001d7f67bb4e0 .scope module, "clk_div" "clk_divider" 4 15, 5 1 0, S_000001d7f67cd330;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_000001d7f67839f0 .param/l "CNT_WIDTH" 1 5 9, +C4<00000000000000000000000000010001>;
P_000001d7f6783a28 .param/l "N" 0 5 2, +C4<00000000000000101101110001101100>;
v000001d7f67c72f0_0 .net "clk_in", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f67c74d0_0 .var "clk_out", 0 0;
v000001d7f67c7250_0 .var "counter", 16 0;
v000001d7f67c6df0_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
E_000001d7f67c9980/0 .event negedge, v000001d7f67c6df0_0;
E_000001d7f67c9980/1 .event posedge, v000001d7f67c72f0_0;
E_000001d7f67c9980 .event/or E_000001d7f67c9980/0, E_000001d7f67c9980/1;
S_000001d7f67bb670 .scope module, "pwm_signal" "pwm" 4 23, 6 1 0, S_000001d7f67cd330;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "duty_cycle";
    .port_info 3 /INPUT 8 "offset";
    .port_info 4 /OUTPUT 1 "pwm_out";
v000001d7f67c6f30_0 .net "clk", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f67c7070_0 .var "cnt", 7 0;
v000001d7f67c68f0_0 .net "duty_cycle", 7 0, v000001d7f67c7110_0;  1 drivers
L_000001d7f6822978 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001d7f67c6b70_0 .net "offset", 7 0, L_000001d7f6822978;  1 drivers
v000001d7f67c7610_0 .var "pwm_out", 0 0;
v000001d7f67c6710_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
S_000001d7f669e650 .scope module, "pwm2" "pwm_line" 3 14, 4 1 0, S_000001d7f67b4720;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "offset_line";
    .port_info 3 /OUTPUT 1 "pwm_out";
P_000001d7f67c9c40 .param/l "N" 0 4 2, +C4<00000000000000101101110001101100>;
v000001d7f68212a0_0 .net "clk", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f681ff40_0 .net "clk_line", 0 0, v000001d7f6821520_0;  1 drivers
v000001d7f6820300_0 .var "cnt_line", 7 0;
v000001d7f681ffe0_0 .var "flag", 0 0;
L_000001d7f6822a50 .functor BUFT 1, C4<01010101>, C4<0>, C4<0>, C4<0>;
v000001d7f6821340_0 .net "offset_line", 7 0, L_000001d7f6822a50;  1 drivers
v000001d7f6820bc0_0 .net "pwm_out", 0 0, v000001d7f681fea0_0;  1 drivers
v000001d7f6821700_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
E_000001d7f67c9c80/0 .event negedge, v000001d7f67c6df0_0;
E_000001d7f67c9c80/1 .event posedge, v000001d7f6821520_0;
E_000001d7f67c9c80 .event/or E_000001d7f67c9c80/0, E_000001d7f67c9c80/1;
S_000001d7f669e7e0 .scope module, "clk_div" "clk_divider" 4 15, 5 1 0, S_000001d7f669e650;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_000001d7f67c2100 .param/l "CNT_WIDTH" 1 5 9, +C4<00000000000000000000000000010001>;
P_000001d7f67c2138 .param/l "N" 0 5 2, +C4<00000000000000101101110001101100>;
v000001d7f681fa40_0 .net "clk_in", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f6821520_0 .var "clk_out", 0 0;
v000001d7f681fcc0_0 .var "counter", 16 0;
v000001d7f681fb80_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
S_000001d7f67b6860 .scope module, "pwm_signal" "pwm" 4 23, 6 1 0, S_000001d7f669e650;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "duty_cycle";
    .port_info 3 /INPUT 8 "offset";
    .port_info 4 /OUTPUT 1 "pwm_out";
v000001d7f681fc20_0 .net "clk", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f681fd60_0 .var "cnt", 7 0;
v000001d7f681fe00_0 .net "duty_cycle", 7 0, v000001d7f6820300_0;  1 drivers
L_000001d7f6822a08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001d7f68206c0_0 .net "offset", 7 0, L_000001d7f6822a08;  1 drivers
v000001d7f681fea0_0 .var "pwm_out", 0 0;
v000001d7f68203a0_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
S_000001d7f67b69f0 .scope module, "pwm3" "pwm_line" 3 21, 4 1 0, S_000001d7f67b4720;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "offset_line";
    .port_info 3 /OUTPUT 1 "pwm_out";
P_000001d7f67c9600 .param/l "N" 0 4 2, +C4<00000000000000101101110001101100>;
v000001d7f6820a80_0 .net "clk", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f68208a0_0 .net "clk_line", 0 0, v000001d7f68210c0_0;  1 drivers
v000001d7f6820d00_0 .var "cnt_line", 7 0;
v000001d7f6820080_0 .var "flag", 0 0;
L_000001d7f6822ae0 .functor BUFT 1, C4<10101010>, C4<0>, C4<0>, C4<0>;
v000001d7f6820120_0 .net "offset_line", 7 0, L_000001d7f6822ae0;  1 drivers
v000001d7f6821200_0 .net "pwm_out", 0 0, v000001d7f68204e0_0;  1 drivers
v000001d7f68213e0_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
E_000001d7f67c9380/0 .event negedge, v000001d7f67c6df0_0;
E_000001d7f67c9380/1 .event posedge, v000001d7f68210c0_0;
E_000001d7f67c9380 .event/or E_000001d7f67c9380/0, E_000001d7f67c9380/1;
S_000001d7f6783340 .scope module, "clk_div" "clk_divider" 4 15, 5 1 0, S_000001d7f67b69f0;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_000001d7f67b48b0 .param/l "CNT_WIDTH" 1 5 9, +C4<00000000000000000000000000010001>;
P_000001d7f67b48e8 .param/l "N" 0 5 2, +C4<00000000000000101101110001101100>;
v000001d7f6820620_0 .net "clk_in", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f68210c0_0 .var "clk_out", 0 0;
v000001d7f6821160_0 .var "counter", 16 0;
v000001d7f6820940_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
S_000001d7f67834d0 .scope module, "pwm_signal" "pwm" 4 23, 6 1 0, S_000001d7f67b69f0;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "duty_cycle";
    .port_info 3 /INPUT 8 "offset";
    .port_info 4 /OUTPUT 1 "pwm_out";
v000001d7f6820760_0 .net "clk", 0 0, v000001d7f6820b20_0;  alias, 1 drivers
v000001d7f6820440_0 .var "cnt", 7 0;
v000001d7f6820ee0_0 .net "duty_cycle", 7 0, v000001d7f6820d00_0;  1 drivers
L_000001d7f6822a98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001d7f6820800_0 .net "offset", 7 0, L_000001d7f6822a98;  1 drivers
v000001d7f68204e0_0 .var "pwm_out", 0 0;
v000001d7f6820580_0 .net "rst_n", 0 0, L_000001d7f6822b28;  alias, 1 drivers
    .scope S_000001d7f67bb4e0;
T_0 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000001d7f67c7250_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f67c74d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001d7f67bb4e0;
T_1 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f67c6df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7f67c7250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d7f67c7250_0;
    %pad/u 32;
    %cmpi/e 93749, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7f67c7250_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d7f67c7250_0;
    %addi 1, 0, 17;
    %assign/vec4 v000001d7f67c7250_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d7f67bb4e0;
T_2 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f67c6df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f67c74d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d7f67c7250_0;
    %pad/u 32;
    %cmpi/e 93749, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000001d7f67c74d0_0;
    %inv;
    %assign/vec4 v000001d7f67c74d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d7f67bb670;
T_3 ;
    %load/vec4 v000001d7f67c6b70_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v000001d7f67c7070_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_000001d7f67bb670;
T_4 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f67c6710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d7f67c6b70_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v000001d7f67c7070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f67c7610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d7f67c7070_0;
    %load/vec4 v000001d7f67c68f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %pad/s 1;
    %store/vec4 v000001d7f67c7610_0, 0, 1;
    %load/vec4 v000001d7f67c7070_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d7f67c7070_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d7f67cd330;
T_5 ;
    %load/vec4 v000001d7f67c6fd0_0;
    %store/vec4 v000001d7f67c7110_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f67c6cb0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001d7f67cd330;
T_6 ;
    %wait E_000001d7f67c98c0;
    %load/vec4 v000001d7f681fae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d7f67c6fd0_0;
    %assign/vec4 v000001d7f67c7110_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f67c6cb0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d7f67c6cb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001d7f67c7110_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d7f67c7110_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001d7f67c7110_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001d7f67c7110_0, 0;
T_6.3 ;
    %load/vec4 v000001d7f67c7110_0;
    %cmpi/e 0, 0, 8;
    %jmp/1 T_6.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d7f67c7110_0;
    %cmpi/e 255, 0, 8;
    %flag_or 4, 8;
T_6.6;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000001d7f67c6cb0_0;
    %inv;
    %store/vec4 v000001d7f67c6cb0_0, 0, 1;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d7f669e7e0;
T_7 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000001d7f681fcc0_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f6821520_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001d7f669e7e0;
T_8 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f681fb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7f681fcc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d7f681fcc0_0;
    %pad/u 32;
    %cmpi/e 93749, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7f681fcc0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000001d7f681fcc0_0;
    %addi 1, 0, 17;
    %assign/vec4 v000001d7f681fcc0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d7f669e7e0;
T_9 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f681fb80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f6821520_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d7f681fcc0_0;
    %pad/u 32;
    %cmpi/e 93749, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001d7f6821520_0;
    %inv;
    %assign/vec4 v000001d7f6821520_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d7f67b6860;
T_10 ;
    %load/vec4 v000001d7f68206c0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v000001d7f681fd60_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_000001d7f67b6860;
T_11 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f68203a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001d7f68206c0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v000001d7f681fd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f681fea0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d7f681fd60_0;
    %load/vec4 v000001d7f681fe00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %pad/s 1;
    %store/vec4 v000001d7f681fea0_0, 0, 1;
    %load/vec4 v000001d7f681fd60_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d7f681fd60_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d7f669e650;
T_12 ;
    %load/vec4 v000001d7f6821340_0;
    %store/vec4 v000001d7f6820300_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f681ffe0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001d7f669e650;
T_13 ;
    %wait E_000001d7f67c9c80;
    %load/vec4 v000001d7f6821700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001d7f6821340_0;
    %assign/vec4 v000001d7f6820300_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f681ffe0_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001d7f681ffe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v000001d7f6820300_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d7f6820300_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001d7f6820300_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001d7f6820300_0, 0;
T_13.3 ;
    %load/vec4 v000001d7f6820300_0;
    %cmpi/e 0, 0, 8;
    %jmp/1 T_13.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d7f6820300_0;
    %cmpi/e 255, 0, 8;
    %flag_or 4, 8;
T_13.6;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v000001d7f681ffe0_0;
    %inv;
    %store/vec4 v000001d7f681ffe0_0, 0, 1;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d7f6783340;
T_14 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v000001d7f6821160_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f68210c0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001d7f6783340;
T_15 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f6820940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7f6821160_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d7f6821160_0;
    %pad/u 32;
    %cmpi/e 93749, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001d7f6821160_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001d7f6821160_0;
    %addi 1, 0, 17;
    %assign/vec4 v000001d7f6821160_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d7f6783340;
T_16 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f6820940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f68210c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001d7f6821160_0;
    %pad/u 32;
    %cmpi/e 93749, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000001d7f68210c0_0;
    %inv;
    %assign/vec4 v000001d7f68210c0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d7f67834d0;
T_17 ;
    %load/vec4 v000001d7f6820800_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %store/vec4 v000001d7f6820440_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_000001d7f67834d0;
T_18 ;
    %wait E_000001d7f67c9980;
    %load/vec4 v000001d7f6820580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001d7f6820800_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pad/u 8;
    %assign/vec4 v000001d7f6820440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d7f68204e0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001d7f6820440_0;
    %load/vec4 v000001d7f6820ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %pad/s 1;
    %store/vec4 v000001d7f68204e0_0, 0, 1;
    %load/vec4 v000001d7f6820440_0;
    %addi 1, 0, 8;
    %store/vec4 v000001d7f6820440_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001d7f67b69f0;
T_19 ;
    %load/vec4 v000001d7f6820120_0;
    %store/vec4 v000001d7f6820d00_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f6820080_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_000001d7f67b69f0;
T_20 ;
    %wait E_000001d7f67c9380;
    %load/vec4 v000001d7f68213e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001d7f6820120_0;
    %assign/vec4 v000001d7f6820d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f6820080_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d7f6820080_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v000001d7f6820d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d7f6820d00_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001d7f6820d00_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001d7f6820d00_0, 0;
T_20.3 ;
    %load/vec4 v000001d7f6820d00_0;
    %cmpi/e 0, 0, 8;
    %jmp/1 T_20.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001d7f6820d00_0;
    %cmpi/e 255, 0, 8;
    %flag_or 4, 8;
T_20.6;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v000001d7f6820080_0;
    %inv;
    %store/vec4 v000001d7f6820080_0, 0, 1;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d7f67c4f80;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d7f6820b20_0, 0, 1;
T_21.0 ;
    %delay 705032704, 1;
    %load/vec4 v000001d7f6820b20_0;
    %inv;
    %store/vec4 v000001d7f6820b20_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_000001d7f67c4f80;
T_22 ;
    %delay 2891055104, 488944351;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_000001d7f67c4f80;
T_23 ;
    %vpi_call 2 23 "$dumpfile", "tb_colorful_led.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d7f67c4f80 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_Colorful_led.v";
    "Colorful_led.v";
    "pwm_line.v";
    "clk_divider.v";
    "pwm.v";
