[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mymodule|Mymodule>io_out_add",
    "sources":[
      "~Mymodule|Mymodule>io_in_1",
      "~Mymodule|Mymodule>io_in_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mymodule|Mymodule>io_out_sub",
    "sources":[
      "~Mymodule|Mymodule>io_in_1",
      "~Mymodule|Mymodule>io_in_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mymodule|Mymodule>io_out_mul",
    "sources":[
      "~Mymodule|Mymodule>io_in_1",
      "~Mymodule|Mymodule>io_in_2"
    ]
  }
]