# RAM-Design-verilog
# RAM Design using Verilog

This project is created for Task-2 of the CODTECH Internship.

## Objective
To design a simple synchronous RAM with read and write operations.

## Files
- ram.v : RAM module
- ram_tb.v : Testbench
- simulation_report.txt : Simulation details

## Result
The RAM performs read and write operations correctly.
