{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633847270698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633847270698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 11:57:50 2021 " "Processing started: Sun Oct 10 11:57:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633847270698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847270698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialComparator -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialComparator -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847270698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633847270964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633847270965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file serialcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_comparator-BHV " "Found design unit 1: Serial_comparator-BHV" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847277997 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_comparator " "Found entity 1: Serial_comparator" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847277997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847277997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_jtag/synthesis/v_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v_jtag/synthesis/v_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 v_jtag-rtl " "Found design unit 1: v_jtag-rtl" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/v_jtag/synthesis/v_jtag.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847277998 ""} { "Info" "ISGN_ENTITY_NAME" "1 v_jtag " "Found entity 1: v_jtag" {  } { { "v_jtag/synthesis/v_jtag.vhd" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/v_jtag/synthesis/v_jtag.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847277998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847277998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847278000 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847278000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847278002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847278002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847278003 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633847278003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633847278027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_comparator Serial_comparator:add_instance " "Elaborating entity \"Serial_comparator\" for hierarchy \"Serial_comparator:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633847278034 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_next SerialComparator.vhdl(13) " "VHDL Process Statement warning at SerialComparator.vhdl(13): inferring latch(es) for signal or variable \"y_next\", which holds its previous value in one or more paths through the process" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1633847278035 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.lt SerialComparator.vhdl(13) " "Inferred latch for \"y_next.lt\" at SerialComparator.vhdl(13)" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278036 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.eq SerialComparator.vhdl(13) " "Inferred latch for \"y_next.eq\" at SerialComparator.vhdl(13)" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278036 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.gt SerialComparator.vhdl(13) " "Inferred latch for \"y_next.gt\" at SerialComparator.vhdl(13)" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278036 "|DUT|Serial_comparator:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.rst SerialComparator.vhdl(13) " "Inferred latch for \"y_next.rst\" at SerialComparator.vhdl(13)" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278036 "|DUT|Serial_comparator:add_instance"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Serial_comparator:add_instance\|y_next.gt_162 " "Latch Serial_comparator:add_instance\|y_next.gt_162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Serial_comparator:add_instance\|y_present.lt " "Ports D and ENA on the latch are fed by the same signal Serial_comparator:add_instance\|y_present.lt" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633847278196 ""}  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633847278196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Serial_comparator:add_instance\|y_next.lt_128 " "Latch Serial_comparator:add_instance\|y_next.lt_128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Serial_comparator:add_instance\|y_present.lt " "Ports D and ENA on the latch are fed by the same signal Serial_comparator:add_instance\|y_present.lt" {  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633847278196 ""}  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633847278196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Serial_comparator:add_instance\|y_next.eq_145 " "Latch Serial_comparator:add_instance\|y_next.eq_145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_vector\[1\] " "Ports D and ENA on the latch are fed by the same signal input_vector\[1\]" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/DUT.vhdl" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1633847278196 ""}  } { { "SerialComparator.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Serial Comparator/SerialComparator.vhdl" 13 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1633847278196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633847278212 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633847278212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633847278212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633847278212 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_virtual_jtag 15 " "Ignored 15 assignments for entity \"sld_virtual_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633847278222 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "v_jtag 16 " "Ignored 16 assignments for entity \"v_jtag\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1633847278222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633847278241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 11:57:58 2021 " "Processing ended: Sun Oct 10 11:57:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633847278241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633847278241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633847278241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633847278241 ""}
