INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2458] undeclared symbol instruction, assumed default net type wire [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/InstructionMemory.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-3248] data object 'MemWrite' is already declared [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:44]
WARNING: [VRFC 10-3703] second declaration of 'MemWrite' ignored [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:44]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ALUin1' is not permitted [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:75]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'RegWriteNum' is not permitted [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:76]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'RegIn1' is not permitted [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:77]
ERROR: [VRFC 10-2865] module 'CPU' ignored due to previous errors [C:/Users/jblan/Documents/GitHub/Hardware-Projects/Processor2/Processor2.srcs/sources_1/new/CPU.v:23]
