Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 26 11:20:55 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_methodology -file GateKeeper_BD_wrapper_methodology_drc_routed.rpt -pb GateKeeper_BD_wrapper_methodology_drc_routed.pb -rpx GateKeeper_BD_wrapper_methodology_drc_routed.rpx
| Design       : GateKeeper_BD_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA10 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on det_in_0 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on det_in_1 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on det_in_2 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on det_out_0 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on det_out_1 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on det_out_2 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>


