//danielt
//november 07,2007

csl_register reg1{
  reg1(){
    set_type(register);
    set_width(32);
  }};


csl_unit u1{
  csl_port clk(input);
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output,32);
  csl_port p4(input,32);
  reg1 r2(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p3),.reg_in(p4));
  u1(){
  }
};
