
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 344 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/boundtop/.Xil/Vivado-19807-lazarus/dcp/paj_boundtop_hierarchy_no_mem.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/boundtop/.Xil/Vivado-19807-lazarus/dcp/paj_boundtop_hierarchy_no_mem.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1176.465 ; gain = 8.000 ; free physical = 9477 ; free virtual = 30221
Restored from archive | CPU: 0.430000 secs | Memory: 5.506317 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1176.465 ; gain = 8.000 ; free physical = 9477 ; free virtual = 30221
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.465 ; gain = 366.938 ; free physical = 9493 ; free virtual = 30221
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:16:08 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: addr2_ready (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: braddr_ready (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: brdata_ready (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: data2_ready (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: raygroupvalid01 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: raygroupvalid10 (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: resultready (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: wanttriID (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[10]/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[11]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[12]/C (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[13]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[14]/C (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[15]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[16]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[17]/C (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[18]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[20]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[3]/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[4]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[5]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[6]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[7]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[8]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont01/FSM_onehot_state_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/addr_reg[9]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[10]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[11]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[12]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[13]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[2]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[3]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[4]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[5]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[6]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[7]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[8]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont01/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont01/cts_reg/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: boundcont01/hitmask_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont01/maskcount_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont01/maskcount_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont01/passCTSout_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/resetcount_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/resetcount_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/resetcount_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont01/startAddr_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont01/subcount_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont01/subcount_reg[1]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont01/tladdrvalid_reg/C (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[10]/C (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[11]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[12]/C (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[13]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[14]/C (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[15]/C (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[16]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[17]/C (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[18]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[19]/C (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[1]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[20]/C (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[2]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[3]/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[4]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[5]/C (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[6]/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[7]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[8]/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: boundcont10/FSM_onehot_state_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/addr_reg[9]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[0]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[10]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[11]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[12]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[13]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[1]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[2]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[3]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[4]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[5]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[6]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[7]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[8]/C (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: boundcont10/count_reg[9]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont10/cts_reg/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: boundcont10/hitmask_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont10/maskcount_reg[0]/C (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: boundcont10/maskcount_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: boundcont10/passCTSout_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/resetcount_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/resetcount_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/resetcount_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boundcont10/startAddr_reg[9]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont10/subcount_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: boundcont10/subcount_reg[1]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: boundcont10/tladdrvalid_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh01/offset0_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh01/offset0_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh01/offset0_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh01/offset1_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh01/offset1_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh01/offset1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh01/ram/mem2_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh01/readlevel_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: lh01/state_reg[0]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: lh01/state_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh02/offset0_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh02/offset0_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: lh02/offset0_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh02/offset1_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh02/offset1_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lh02/offset1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh02/ram/mem2_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lh02/readlevel_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: lh02/state_reg[0]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: lh02/state_reg[1]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: offsettable/FSM_sequential_state_reg[0]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: offsettable/FSM_sequential_state_reg[1]/C (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: offsettable/FSM_sequential_state_reg[2]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: offsettable/datavalid_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[101]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[102]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[103]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[10]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[11]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[12]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[23]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[24]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[25]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[36]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[37]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[38]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[49]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[50]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[51]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[62]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[63]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[64]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[75]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[76]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[77]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[88]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[89]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: peeklatch_reg[90]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/count_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/curr_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rc/curr_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[1]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[2]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[3]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[4]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[5]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[6]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[7]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[8]/C (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: restransinst/FSM_onehot_state_reg[9]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[0]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[1]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[2]/C (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: ri/FSM_sequential_state_reg[3]/C (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: ri/hit1b_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ri/newdata_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ri/resultID_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ri/resultID_reg[1]/C (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: trilist/FSM_sequential_state_reg[0]/C (HIGH)

 There are 173 register/latch pins with no clock driven by root clock pin: trilist/FSM_sequential_state_reg[1]/C (HIGH)

 There are 173 register/latch pins with no clock driven by root clock pin: trilist/FSM_sequential_state_reg[2]/C (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: trilist/datavalid_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 946 pins that are not constrained for maximum delay. (HIGH)

 There are 116 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 273 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 190 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.181      -19.975                    213                 1230        0.098        0.000                      0                 1230        1.100        0.000                       0                  1490  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
tm3_clk_v0  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
tm3_clk_v0         -0.181      -19.975                    213                 1230        0.098        0.000                      0                 1230        1.100        0.000                       0                  1490  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  tm3_clk_v0
  To Clock:  tm3_clk_v0

Setup :          213  Failing Endpoints,  Worst Slack       -0.181ns,  Total Violation      -19.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 st/key5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            st/data2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (tm3_clk_v0 rise@3.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.835ns (29.192%)  route 2.025ns (70.808%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.695ns = ( 6.695 - 3.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.286     4.068    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X125Y180                                                    r  st/key5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y180       FDRE (Prop_fdre_C_Q)         0.216     4.284 r  st/key5_reg[2]/Q
                         net (fo=3, routed)           0.464     4.748    st/O19[2]
    SLICE_X121Y180       LUT4 (Prop_lut4_I2_O)        0.043     4.791 r  st/full6_i_73/O
                         net (fo=1, routed)           0.000     4.791    ri/I7[1]
    SLICE_X121Y180       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.048 r  ri/full6_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.048    ri/n_24_full6_reg_i_50
    SLICE_X121Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.097 r  ri/full6_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.097    ri/n_24_full6_reg_i_32
    SLICE_X121Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.146 r  ri/full6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.146    ri/n_24_full6_reg_i_14
    SLICE_X121Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.195 f  ri/full6_reg_i_4/CO[3]
                         net (fo=3, routed)           0.536     5.730    ri/st/location22_in
    SLICE_X118Y180       LUT6 (Prop_lut6_I2_O)        0.043     5.773 f  ri/full1_i_5/O
                         net (fo=1, routed)           0.380     6.154    ri/n_24_full1_i_5
    SLICE_X120Y185       LUT5 (Prop_lut5_I0_O)        0.043     6.197 f  ri/full1_i_3/O
                         net (fo=8, routed)           0.172     6.369    ri/O11
    SLICE_X120Y186       LUT6 (Prop_lut6_I0_O)        0.043     6.412 f  ri/full3_i_2/O
                         net (fo=5, routed)           0.169     6.581    ri/O10
    SLICE_X118Y186       LUT4 (Prop_lut4_I0_O)        0.043     6.624 r  ri/full3_i_1/O
                         net (fo=85, routed)          0.304     6.928    st/E[0]
    SLICE_X116Y188       FDRE                                         r  st/data2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      3.000     3.000 r  
    AL31                                              0.000     3.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     3.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        1.128     6.695    st/tm3_clk_v0_IBUF_BUFG
    SLICE_X116Y188                                                    r  st/data2_reg[10]/C
                         clock pessimism              0.281     6.977    
                         clock uncertainty           -0.035     6.941    
    SLICE_X116Y188       FDRE (Setup_fdre_C_CE)      -0.194     6.747    st/data2_reg[10]
  -------------------------------------------------------------------
                         required time                          6.747    
                         arrival time                          -6.928    
  -------------------------------------------------------------------
                         slack                                 -0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rayint/rgAddrValidl_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/rgDone_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.223%)  route 0.068ns (34.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.616     1.871    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X111Y155                                                    r  rayint/rgAddrValidl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y155       FDRE (Prop_fdre_C_Q)         0.100     1.971 r  rayint/rgAddrValidl_reg/Q
                         net (fo=5, routed)           0.068     2.039    rayint/rgAddrValidl
    SLICE_X110Y155       LUT5 (Prop_lut5_I3_O)        0.028     2.067 r  rayint/rgDone_i_1/O
                         net (fo=1, routed)           0.000     2.067    rayint/n_24_rgDone_i_1
    SLICE_X110Y155       FDRE                                         r  rayint/rgDone_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    AL31                                              0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, routed)        0.818     2.314    rayint/tm3_clk_v0_IBUF_BUFG
    SLICE_X110Y155                                                    r  rayint/rgDone_reg/C
                         clock pessimism             -0.431     1.882    
    SLICE_X110Y155       FDRE (Hold_fdre_C_D)         0.087     1.969    rayint/rgDone_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tm3_clk_v0
Waveform:           { 0 1.5 }
Period:             3.000
Sources:            { tm3_clk_v0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     3.000   1.107  RAMB36_X7Y28    offsettable/ramblock/single_port_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400     1.500   1.100  SLICE_X9Y160    boundcont01/triDatalatch_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     1.500   1.150  SLICE_X100Y158  boundcont01/FSM_onehot_state_reg[11]/C



report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1793.969 ; gain = 617.504 ; free physical = 9040 ; free virtual = 29768
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:16:08 2015...
