
implementation01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d64  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000009a4  20070000  00084d64  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00008370  200709a8  00085710  000109a8  2**3
                  ALLOC
  3 .stack        00002000  20078d18  0008da80  000109a8  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  6 .debug_info   00015600  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003b47  00000000  00000000  00026028  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007f5a  00000000  00000000  00029b6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ea0  00000000  00000000  00031ac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001010  00000000  00000000  00032969  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000ac6b  00000000  00000000  00033979  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000165b6  00000000  00000000  0003e5e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00068960  00000000  00000000  00054b9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000280c  00000000  00000000  000bd4fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ad18 	.word	0x2007ad18
   80004:	00080dbd 	.word	0x00080dbd
   80008:	00080db9 	.word	0x00080db9
   8000c:	00080db9 	.word	0x00080db9
   80010:	00080db9 	.word	0x00080db9
   80014:	00080db9 	.word	0x00080db9
   80018:	00080db9 	.word	0x00080db9
	...
   8002c:	000810b1 	.word	0x000810b1
   80030:	00080db9 	.word	0x00080db9
   80034:	00000000 	.word	0x00000000
   80038:	0008112d 	.word	0x0008112d
   8003c:	00081169 	.word	0x00081169
   80040:	00080db9 	.word	0x00080db9
   80044:	00080db9 	.word	0x00080db9
   80048:	00080db9 	.word	0x00080db9
   8004c:	00080db9 	.word	0x00080db9
   80050:	00080db9 	.word	0x00080db9
   80054:	00080db9 	.word	0x00080db9
   80058:	00080db9 	.word	0x00080db9
   8005c:	00080db9 	.word	0x00080db9
   80060:	00080db9 	.word	0x00080db9
   80064:	00080db9 	.word	0x00080db9
   80068:	00000000 	.word	0x00000000
   8006c:	00080b65 	.word	0x00080b65
   80070:	00080b79 	.word	0x00080b79
   80074:	00080b8d 	.word	0x00080b8d
   80078:	00080ba1 	.word	0x00080ba1
	...
   80084:	000825d9 	.word	0x000825d9
   80088:	00080db9 	.word	0x00080db9
   8008c:	00080db9 	.word	0x00080db9
   80090:	00080db9 	.word	0x00080db9
   80094:	00080db9 	.word	0x00080db9
   80098:	00080db9 	.word	0x00080db9
   8009c:	00080db9 	.word	0x00080db9
   800a0:	00080db9 	.word	0x00080db9
   800a4:	00000000 	.word	0x00000000
   800a8:	00080db9 	.word	0x00080db9
   800ac:	00080db9 	.word	0x00080db9
   800b0:	00080db9 	.word	0x00080db9
   800b4:	00080db9 	.word	0x00080db9
   800b8:	00080db9 	.word	0x00080db9
   800bc:	00080db9 	.word	0x00080db9
   800c0:	00080db9 	.word	0x00080db9
   800c4:	00080db9 	.word	0x00080db9
   800c8:	00080db9 	.word	0x00080db9
   800cc:	00080db9 	.word	0x00080db9
   800d0:	00080db9 	.word	0x00080db9
   800d4:	00080db9 	.word	0x00080db9
   800d8:	00080db9 	.word	0x00080db9
   800dc:	00080db9 	.word	0x00080db9
   800e0:	00080db9 	.word	0x00080db9
   800e4:	00080db9 	.word	0x00080db9
   800e8:	00080db9 	.word	0x00080db9
   800ec:	00080db9 	.word	0x00080db9
   800f0:	00080db9 	.word	0x00080db9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00084d64 	.word	0x00084d64

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084d64 	.word	0x00084d64
   8013c:	200709ac 	.word	0x200709ac
   80140:	00084d64 	.word	0x00084d64
   80144:	00000000 	.word	0x00000000

00080148 <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   80148:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   8014a:	201b      	movs	r0, #27
   8014c:	4b08      	ldr	r3, [pc, #32]	; (80170 <delayInit+0x28>)
   8014e:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   80150:	4c08      	ldr	r4, [pc, #32]	; (80174 <delayInit+0x2c>)
   80152:	4620      	mov	r0, r4
   80154:	2100      	movs	r1, #0
   80156:	460a      	mov	r2, r1
   80158:	4b07      	ldr	r3, [pc, #28]	; (80178 <delayInit+0x30>)
   8015a:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   8015c:	4620      	mov	r0, r4
   8015e:	2100      	movs	r1, #0
   80160:	4b06      	ldr	r3, [pc, #24]	; (8017c <delayInit+0x34>)
   80162:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   80164:	4620      	mov	r0, r4
   80166:	2100      	movs	r1, #0
   80168:	4b05      	ldr	r3, [pc, #20]	; (80180 <delayInit+0x38>)
   8016a:	4798      	blx	r3
   8016c:	bd10      	pop	{r4, pc}
   8016e:	bf00      	nop
   80170:	00080c9d 	.word	0x00080c9d
   80174:	40080000 	.word	0x40080000
   80178:	00080cf5 	.word	0x00080cf5
   8017c:	00080d11 	.word	0x00080d11
   80180:	00080d21 	.word	0x00080d21

00080184 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   80184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80186:	4604      	mov	r4, r0
	tc_start(TC0,0);
   80188:	4809      	ldr	r0, [pc, #36]	; (801b0 <delayMicroseconds+0x2c>)
   8018a:	2100      	movs	r1, #0
   8018c:	4b09      	ldr	r3, [pc, #36]	; (801b4 <delayMicroseconds+0x30>)
   8018e:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   80190:	272a      	movs	r7, #42	; 0x2a
   80192:	fb07 f704 	mul.w	r7, r7, r4
   80196:	4e06      	ldr	r6, [pc, #24]	; (801b0 <delayMicroseconds+0x2c>)
   80198:	2500      	movs	r5, #0
   8019a:	4c07      	ldr	r4, [pc, #28]	; (801b8 <delayMicroseconds+0x34>)
   8019c:	4630      	mov	r0, r6
   8019e:	4629      	mov	r1, r5
   801a0:	47a0      	blx	r4
   801a2:	42b8      	cmp	r0, r7
   801a4:	d3fa      	bcc.n	8019c <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   801a6:	4802      	ldr	r0, [pc, #8]	; (801b0 <delayMicroseconds+0x2c>)
   801a8:	2100      	movs	r1, #0
   801aa:	4b04      	ldr	r3, [pc, #16]	; (801bc <delayMicroseconds+0x38>)
   801ac:	4798      	blx	r3
   801ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   801b0:	40080000 	.word	0x40080000
   801b4:	00080d19 	.word	0x00080d19
   801b8:	00080d29 	.word	0x00080d29
   801bc:	00080d21 	.word	0x00080d21

000801c0 <initMotor2>:
#define L2 PIO_PD6_IDX
#define L3 PIO_PA7_IDX
#define L4 PIO_PC1_IDX
#define L5 PIO_PC3_IDX
#define L_RESET PIO_PA14_IDX
void initMotor2(void){
   801c0:	b470      	push	{r4, r5, r6}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801c2:	4a24      	ldr	r2, [pc, #144]	; (80254 <initMotor2+0x94>)
   801c4:	2310      	movs	r3, #16
   801c6:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801c8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801cc:	2320      	movs	r3, #32
   801ce:	6113      	str	r3, [r2, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801d0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801d4:	4b20      	ldr	r3, [pc, #128]	; (80258 <initMotor2+0x98>)
   801d6:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
   801da:	6119      	str	r1, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801dc:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   801e0:	491e      	ldr	r1, [pc, #120]	; (8025c <initMotor2+0x9c>)
   801e2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   801e6:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801e8:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   801f0:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801f2:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   801f6:	4b1a      	ldr	r3, [pc, #104]	; (80260 <initMotor2+0xa0>)
   801f8:	2402      	movs	r4, #2
   801fa:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   801fc:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80200:	2008      	movs	r0, #8
   80202:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80204:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80208:	f44f 7500 	mov.w	r5, #512	; 0x200
   8020c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8020e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80212:	f44f 6580 	mov.w	r5, #1024	; 0x400
   80216:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80218:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8021c:	2504      	movs	r5, #4
   8021e:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80220:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80224:	2601      	movs	r6, #1
   80226:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80228:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8022c:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8022e:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80232:	2540      	movs	r5, #64	; 0x40
   80234:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80236:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8023a:	2380      	movs	r3, #128	; 0x80
   8023c:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8023e:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80242:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80244:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80248:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8024a:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
	ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
	
}
   8024e:	bc70      	pop	{r4, r5, r6}
   80250:	4770      	bx	lr
   80252:	bf00      	nop
   80254:	400e1200 	.word	0x400e1200
   80258:	400e1000 	.word	0x400e1000
   8025c:	400e0e00 	.word	0x400e0e00
   80260:	400e1400 	.word	0x400e1400

00080264 <pulseLeft1>:
	moveForward1(l_speed1,r_speed1);
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
}
void pulseLeft1(int p1){
   80264:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80266:	4c03      	ldr	r4, [pc, #12]	; (80274 <pulseLeft1+0x10>)
   80268:	2510      	movs	r5, #16
   8026a:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   8026c:	4b02      	ldr	r3, [pc, #8]	; (80278 <pulseLeft1+0x14>)
   8026e:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80270:	6365      	str	r5, [r4, #52]	; 0x34
   80272:	bd38      	pop	{r3, r4, r5, pc}
   80274:	400e1200 	.word	0x400e1200
   80278:	00080185 	.word	0x00080185

0008027c <pulseRight1>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight1(int p2){
   8027c:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8027e:	4c03      	ldr	r4, [pc, #12]	; (8028c <pulseRight1+0x10>)
   80280:	2520      	movs	r5, #32
   80282:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   80284:	4b02      	ldr	r3, [pc, #8]	; (80290 <pulseRight1+0x14>)
   80286:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80288:	6365      	str	r5, [r4, #52]	; 0x34
   8028a:	bd38      	pop	{r3, r4, r5, pc}
   8028c:	400e1200 	.word	0x400e1200
   80290:	00080185 	.word	0x00080185

00080294 <moveForward1>:
	ioport_set_pin_level(RIGHT,LOW);
}
void moveForward1(int l,int r){
   80294:	b510      	push	{r4, lr}
   80296:	460c      	mov	r4, r1
	pulseLeft1(l);
   80298:	4b04      	ldr	r3, [pc, #16]	; (802ac <moveForward1+0x18>)
   8029a:	4798      	blx	r3
	pulseRight1(r);
   8029c:	4620      	mov	r0, r4
   8029e:	4b04      	ldr	r3, [pc, #16]	; (802b0 <moveForward1+0x1c>)
   802a0:	4798      	blx	r3
	delayMicroseconds(5250);
   802a2:	f241 4082 	movw	r0, #5250	; 0x1482
   802a6:	4b03      	ldr	r3, [pc, #12]	; (802b4 <moveForward1+0x20>)
   802a8:	4798      	blx	r3
   802aa:	bd10      	pop	{r4, pc}
   802ac:	00080265 	.word	0x00080265
   802b0:	0008027d 	.word	0x0008027d
   802b4:	00080185 	.word	0x00080185

000802b8 <pidCompute>:
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
	
}


void pidCompute(double setpoint){
   802b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   802bc:	b085      	sub	sp, #20
   802be:	4604      	mov	r4, r0
   802c0:	460d      	mov	r5, r1
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   802c2:	4a81      	ldr	r2, [pc, #516]	; (804c8 <pidCompute+0x210>)
   802c4:	f8d2 803c 	ldr.w	r8, [r2, #60]	; 0x3c
   802c8:	4b80      	ldr	r3, [pc, #512]	; (804cc <pidCompute+0x214>)
   802ca:	f8d3 c03c 	ldr.w	ip, [r3, #60]	; 0x3c
   802ce:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c
   802d2:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
   802d4:	6bde      	ldr	r6, [r3, #60]	; 0x3c
   802d6:	497e      	ldr	r1, [pc, #504]	; (804d0 <pidCompute+0x218>)
   802d8:	6bc8      	ldr	r0, [r1, #60]	; 0x3c
   802da:	f3c8 38c0 	ubfx	r8, r8, #15, #1
   802de:	f3cc 0c40 	ubfx	ip, ip, #1, #1
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   802e2:	eb08 0c4c 	add.w	ip, r8, ip, lsl #1
   802e6:	f3ce 0ec0 	ubfx	lr, lr, #3, #1
   802ea:	eb0c 0e8e 	add.w	lr, ip, lr, lsl #2
   802ee:	f3c7 2740 	ubfx	r7, r7, #9, #1
   802f2:	eb0e 07c7 	add.w	r7, lr, r7, lsl #3
   802f6:	f3c6 2680 	ubfx	r6, r6, #10, #1
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   802fa:	eb07 1606 	add.w	r6, r7, r6, lsl #4
   802fe:	f3c0 0080 	ubfx	r0, r0, #2, #1
   80302:	eb06 1040 	add.w	r0, r6, r0, lsl #5
	
}


void pidCompute(double setpoint){
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   80306:	4e73      	ldr	r6, [pc, #460]	; (804d4 <pidCompute+0x21c>)
   80308:	6030      	str	r0, [r6, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8030a:	f04f 6780 	mov.w	r7, #67108864	; 0x4000000
   8030e:	4e72      	ldr	r6, [pc, #456]	; (804d8 <pidCompute+0x220>)
   80310:	6337      	str	r7, [r6, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80312:	f8d3 803c 	ldr.w	r8, [r3, #60]	; 0x3c
   80316:	f8d3 c03c 	ldr.w	ip, [r3, #60]	; 0x3c
   8031a:	f8d3 e03c 	ldr.w	lr, [r3, #60]	; 0x3c
   8031e:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
   80320:	6bcf      	ldr	r7, [r1, #60]	; 0x3c
   80322:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   80324:	f008 0101 	and.w	r1, r8, #1
   80328:	f3cc 0c80 	ubfx	ip, ip, #2, #1
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
	ioport_set_pin_level(R_RESET,HIGH);	                                                          //hämta input värde frå pinnarna
	l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   8032c:	eb01 0c4c 	add.w	ip, r1, ip, lsl #1
   80330:	f3ce 1e80 	ubfx	lr, lr, #6, #1
   80334:	eb0c 0e8e 	add.w	lr, ip, lr, lsl #2
   80338:	f3c6 16c0 	ubfx	r6, r6, #7, #1
   8033c:	eb0e 06c6 	add.w	r6, lr, r6, lsl #3
   80340:	f3c7 0140 	ubfx	r1, r7, #1, #1
	+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   80344:	eb06 1101 	add.w	r1, r6, r1, lsl #4
   80348:	f3c3 03c0 	ubfx	r3, r3, #3, #1
   8034c:	eb01 1343 	add.w	r3, r1, r3, lsl #5

void pidCompute(double setpoint){
	r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
	+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
	ioport_set_pin_level(R_RESET,HIGH);	                                                          //hämta input värde frå pinnarna
	l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80350:	4962      	ldr	r1, [pc, #392]	; (804dc <pidCompute+0x224>)
   80352:	600b      	str	r3, [r1, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80354:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80358:	6311      	str	r1, [r2, #48]	; 0x30
	+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
	ioport_set_pin_level(L_RESET,HIGH);
	r_speed1=speed1;
   8035a:	4a61      	ldr	r2, [pc, #388]	; (804e0 <pidCompute+0x228>)
   8035c:	6817      	ldr	r7, [r2, #0]
   8035e:	4a61      	ldr	r2, [pc, #388]	; (804e4 <pidCompute+0x22c>)
   80360:	6017      	str	r7, [r2, #0]
	l_speed1=speed1;
   80362:	4a61      	ldr	r2, [pc, #388]	; (804e8 <pidCompute+0x230>)
   80364:	6017      	str	r7, [r2, #0]
// 			w=w+error;
// 			iError=(Ts/Ti)*w;
// 			output = K* (error + iError + dError);
// 			last_err=error;

			input = (r_count - l_count);
   80366:	1ac0      	subs	r0, r0, r3
   80368:	4b60      	ldr	r3, [pc, #384]	; (804ec <pidCompute+0x234>)
   8036a:	4798      	blx	r3
   8036c:	4602      	mov	r2, r0
   8036e:	460b      	mov	r3, r1
   80370:	495f      	ldr	r1, [pc, #380]	; (804f0 <pidCompute+0x238>)
   80372:	e9c1 2300 	strd	r2, r3, [r1]
		 	error = (setpoint-input); //propotionella
   80376:	4620      	mov	r0, r4
   80378:	4629      	mov	r1, r5
   8037a:	4c5e      	ldr	r4, [pc, #376]	; (804f4 <pidCompute+0x23c>)
   8037c:	47a0      	blx	r4
   8037e:	4682      	mov	sl, r0
   80380:	468b      	mov	fp, r1
   80382:	4b5d      	ldr	r3, [pc, #372]	; (804f8 <pidCompute+0x240>)
   80384:	e9c3 ab00 	strd	sl, fp, [r3]
		 	w = (w + error);
   80388:	4e5c      	ldr	r6, [pc, #368]	; (804fc <pidCompute+0x244>)
   8038a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8052c <pidCompute+0x274>
   8038e:	e9d6 2300 	ldrd	r2, r3, [r6]
   80392:	47c0      	blx	r8
   80394:	4604      	mov	r4, r0
   80396:	460d      	mov	r5, r1
   80398:	e9c6 4500 	strd	r4, r5, [r6]
		 	iError = (w* (Ts/Ti)); //integral
   8039c:	4b58      	ldr	r3, [pc, #352]	; (80500 <pidCompute+0x248>)
   8039e:	e9d3 0100 	ldrd	r0, r1, [r3]
   803a2:	e9cd 0100 	strd	r0, r1, [sp]
   803a6:	4b57      	ldr	r3, [pc, #348]	; (80504 <pidCompute+0x24c>)
   803a8:	e9d3 2300 	ldrd	r2, r3, [r3]
   803ac:	4e56      	ldr	r6, [pc, #344]	; (80508 <pidCompute+0x250>)
   803ae:	47b0      	blx	r6
   803b0:	4602      	mov	r2, r0
   803b2:	460b      	mov	r3, r1
   803b4:	4e55      	ldr	r6, [pc, #340]	; (8050c <pidCompute+0x254>)
   803b6:	4620      	mov	r0, r4
   803b8:	4629      	mov	r1, r5
   803ba:	47b0      	blx	r6
   803bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
   803c0:	4b53      	ldr	r3, [pc, #332]	; (80510 <pidCompute+0x258>)
   803c2:	e9c3 0100 	strd	r0, r1, [r3]
		 	dError = ((error-last_err)* (Td/Ts)); // derivative
   803c6:	f8df 916c 	ldr.w	r9, [pc, #364]	; 80534 <pidCompute+0x27c>
   803ca:	4650      	mov	r0, sl
   803cc:	4659      	mov	r1, fp
   803ce:	e9d9 2300 	ldrd	r2, r3, [r9]
   803d2:	f8df c120 	ldr.w	ip, [pc, #288]	; 804f4 <pidCompute+0x23c>
   803d6:	47e0      	blx	ip
   803d8:	4604      	mov	r4, r0
   803da:	460d      	mov	r5, r1
   803dc:	4b4d      	ldr	r3, [pc, #308]	; (80514 <pidCompute+0x25c>)
   803de:	e9d3 0100 	ldrd	r0, r1, [r3]
   803e2:	e9dd 2300 	ldrd	r2, r3, [sp]
   803e6:	f8df c120 	ldr.w	ip, [pc, #288]	; 80508 <pidCompute+0x250>
   803ea:	47e0      	blx	ip
   803ec:	4602      	mov	r2, r0
   803ee:	460b      	mov	r3, r1
   803f0:	4620      	mov	r0, r4
   803f2:	4629      	mov	r1, r5
   803f4:	47b0      	blx	r6
   803f6:	4604      	mov	r4, r0
   803f8:	460d      	mov	r5, r1
   803fa:	4b47      	ldr	r3, [pc, #284]	; (80518 <pidCompute+0x260>)
   803fc:	e9c3 4500 	strd	r4, r5, [r3]
		 	output = (K * (error + iError + dError));
   80400:	4650      	mov	r0, sl
   80402:	4659      	mov	r1, fp
   80404:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   80408:	47c0      	blx	r8
   8040a:	4602      	mov	r2, r0
   8040c:	460b      	mov	r3, r1
   8040e:	4620      	mov	r0, r4
   80410:	4629      	mov	r1, r5
   80412:	47c0      	blx	r8
   80414:	4b41      	ldr	r3, [pc, #260]	; (8051c <pidCompute+0x264>)
   80416:	e9d3 2300 	ldrd	r2, r3, [r3]
   8041a:	47b0      	blx	r6
   8041c:	4604      	mov	r4, r0
   8041e:	460d      	mov	r5, r1
   80420:	4b3f      	ldr	r3, [pc, #252]	; (80520 <pidCompute+0x268>)
   80422:	e9c3 4500 	strd	r4, r5, [r3]
		 	last_err = error;
   80426:	e9c9 ab00 	strd	sl, fp, [r9]
	
		if(output<0){
   8042a:	2200      	movs	r2, #0
   8042c:	2300      	movs	r3, #0
   8042e:	4e3d      	ldr	r6, [pc, #244]	; (80524 <pidCompute+0x26c>)
   80430:	47b0      	blx	r6
   80432:	b1c0      	cbz	r0, 80466 <pidCompute+0x1ae>
			r_speed1=speed1+output;
   80434:	4638      	mov	r0, r7
   80436:	4b2d      	ldr	r3, [pc, #180]	; (804ec <pidCompute+0x234>)
   80438:	4798      	blx	r3
   8043a:	4606      	mov	r6, r0
   8043c:	460f      	mov	r7, r1
   8043e:	4620      	mov	r0, r4
   80440:	4629      	mov	r1, r5
   80442:	4632      	mov	r2, r6
   80444:	463b      	mov	r3, r7
   80446:	47c0      	blx	r8
   80448:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 80538 <pidCompute+0x280>
   8044c:	47c0      	blx	r8
   8044e:	4b25      	ldr	r3, [pc, #148]	; (804e4 <pidCompute+0x22c>)
   80450:	6018      	str	r0, [r3, #0]
			l_speed1=speed1-output;
   80452:	4630      	mov	r0, r6
   80454:	4639      	mov	r1, r7
   80456:	4622      	mov	r2, r4
   80458:	462b      	mov	r3, r5
   8045a:	4c26      	ldr	r4, [pc, #152]	; (804f4 <pidCompute+0x23c>)
   8045c:	47a0      	blx	r4
   8045e:	47c0      	blx	r8
   80460:	4b21      	ldr	r3, [pc, #132]	; (804e8 <pidCompute+0x230>)
   80462:	6018      	str	r0, [r3, #0]
   80464:	e01e      	b.n	804a4 <pidCompute+0x1ec>
		}else if (output>0)
   80466:	4620      	mov	r0, r4
   80468:	4629      	mov	r1, r5
   8046a:	2200      	movs	r2, #0
   8046c:	2300      	movs	r3, #0
   8046e:	4e2e      	ldr	r6, [pc, #184]	; (80528 <pidCompute+0x270>)
   80470:	47b0      	blx	r6
   80472:	b1b8      	cbz	r0, 804a4 <pidCompute+0x1ec>
		{
			r_speed1=speed1-output;
   80474:	4638      	mov	r0, r7
   80476:	4b1d      	ldr	r3, [pc, #116]	; (804ec <pidCompute+0x234>)
   80478:	4798      	blx	r3
   8047a:	4606      	mov	r6, r0
   8047c:	460f      	mov	r7, r1
   8047e:	4622      	mov	r2, r4
   80480:	462b      	mov	r3, r5
   80482:	f8df c070 	ldr.w	ip, [pc, #112]	; 804f4 <pidCompute+0x23c>
   80486:	47e0      	blx	ip
   80488:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80538 <pidCompute+0x280>
   8048c:	47c0      	blx	r8
   8048e:	4b15      	ldr	r3, [pc, #84]	; (804e4 <pidCompute+0x22c>)
   80490:	6018      	str	r0, [r3, #0]
			l_speed1=speed1+output;
   80492:	4620      	mov	r0, r4
   80494:	4629      	mov	r1, r5
   80496:	4632      	mov	r2, r6
   80498:	463b      	mov	r3, r7
   8049a:	4c24      	ldr	r4, [pc, #144]	; (8052c <pidCompute+0x274>)
   8049c:	47a0      	blx	r4
   8049e:	47c0      	blx	r8
   804a0:	4b11      	ldr	r3, [pc, #68]	; (804e8 <pidCompute+0x230>)
   804a2:	6018      	str	r0, [r3, #0]
		}
		
	moveForward1(l_speed1,r_speed1);
   804a4:	4b10      	ldr	r3, [pc, #64]	; (804e8 <pidCompute+0x230>)
   804a6:	6818      	ldr	r0, [r3, #0]
   804a8:	4b0e      	ldr	r3, [pc, #56]	; (804e4 <pidCompute+0x22c>)
   804aa:	6819      	ldr	r1, [r3, #0]
   804ac:	4b20      	ldr	r3, [pc, #128]	; (80530 <pidCompute+0x278>)
   804ae:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   804b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   804b4:	4b08      	ldr	r3, [pc, #32]	; (804d8 <pidCompute+0x220>)
   804b6:	635a      	str	r2, [r3, #52]	; 0x34
   804b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   804bc:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   804c0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(R_RESET,LOW);
	ioport_set_pin_level(L_RESET,LOW);
	
}
   804c2:	b005      	add	sp, #20
   804c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   804c8:	400e0e00 	.word	0x400e0e00
   804cc:	400e1400 	.word	0x400e1400
   804d0:	400e1200 	.word	0x400e1200
   804d4:	200709c8 	.word	0x200709c8
   804d8:	400e1000 	.word	0x400e1000
   804dc:	200709c4 	.word	0x200709c4
   804e0:	20070150 	.word	0x20070150
   804e4:	200709cc 	.word	0x200709cc
   804e8:	200709d8 	.word	0x200709d8
   804ec:	00082b39 	.word	0x00082b39
   804f0:	20078ce8 	.word	0x20078ce8
   804f4:	0008289d 	.word	0x0008289d
   804f8:	20078d00 	.word	0x20078d00
   804fc:	200709d0 	.word	0x200709d0
   80500:	20070140 	.word	0x20070140
   80504:	20070138 	.word	0x20070138
   80508:	00082e59 	.word	0x00082e59
   8050c:	00082c05 	.word	0x00082c05
   80510:	20078cf8 	.word	0x20078cf8
   80514:	20070130 	.word	0x20070130
   80518:	20078cf0 	.word	0x20078cf0
   8051c:	20070148 	.word	0x20070148
   80520:	20078ce0 	.word	0x20078ce0
   80524:	000830e9 	.word	0x000830e9
   80528:	00083125 	.word	0x00083125
   8052c:	000828a1 	.word	0x000828a1
   80530:	00080295 	.word	0x00080295
   80534:	200709e0 	.word	0x200709e0
   80538:	00083139 	.word	0x00083139

0008053c <task_motor>:
#include "task_motor.h"
#include "Motor/PID_Controller.h"

extern long sensordistance;

void task_motor(void *pvParameters){
   8053c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8053e:	b083      	sub	sp, #12
	initMotor2();
   80540:	4b0f      	ldr	r3, [pc, #60]	; (80580 <task_motor+0x44>)
   80542:	4798      	blx	r3
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
   80544:	4b0f      	ldr	r3, [pc, #60]	; (80584 <task_motor+0x48>)
   80546:	4798      	blx	r3
   80548:	f8ad 0006 	strh.w	r0, [sp, #6]
	while (1)
	{
		puts("Task MOTORRRRRRR");
   8054c:	4f0e      	ldr	r7, [pc, #56]	; (80588 <task_motor+0x4c>)
   8054e:	4e0f      	ldr	r6, [pc, #60]	; (8058c <task_motor+0x50>)
		if(sensordistance<30){
			moveForward1(1500,1500);
			}else{
			pidCompute(0);
   80550:	2400      	movs	r4, #0
   80552:	2500      	movs	r5, #0
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
	while (1)
	{
		puts("Task MOTORRRRRRR");
   80554:	4638      	mov	r0, r7
   80556:	47b0      	blx	r6
		if(sensordistance<30){
   80558:	4b0d      	ldr	r3, [pc, #52]	; (80590 <task_motor+0x54>)
   8055a:	681b      	ldr	r3, [r3, #0]
   8055c:	2b1d      	cmp	r3, #29
   8055e:	dc05      	bgt.n	8056c <task_motor+0x30>
			moveForward1(1500,1500);
   80560:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80564:	4601      	mov	r1, r0
   80566:	4b0b      	ldr	r3, [pc, #44]	; (80594 <task_motor+0x58>)
   80568:	4798      	blx	r3
   8056a:	e003      	b.n	80574 <task_motor+0x38>
			}else{
			pidCompute(0);
   8056c:	4620      	mov	r0, r4
   8056e:	4629      	mov	r1, r5
   80570:	4b09      	ldr	r3, [pc, #36]	; (80598 <task_motor+0x5c>)
   80572:	4798      	blx	r3
			//vTaskDelay(1000);
		}
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   80574:	f10d 0006 	add.w	r0, sp, #6
   80578:	2164      	movs	r1, #100	; 0x64
   8057a:	4b08      	ldr	r3, [pc, #32]	; (8059c <task_motor+0x60>)
   8057c:	4798      	blx	r3
	}
   8057e:	e7e9      	b.n	80554 <task_motor+0x18>
   80580:	000801c1 	.word	0x000801c1
   80584:	00081b65 	.word	0x00081b65
   80588:	00084cd8 	.word	0x00084cd8
   8058c:	000833b9 	.word	0x000833b9
   80590:	200709e8 	.word	0x200709e8
   80594:	00080295 	.word	0x00080295
   80598:	000802b9 	.word	0x000802b9
   8059c:	00081db9 	.word	0x00081db9

000805a0 <pulseins>:
#define TriggerPin PIO_PC22_IDX
#define Channel2

long sensordistance = 0;

int pulseins(){
   805a0:	b570      	push	{r4, r5, r6, lr}
	int state = 1;
	int flag = 0,clocktime;
   805a2:	2200      	movs	r2, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   805a4:	4c11      	ldr	r4, [pc, #68]	; (805ec <pulseins+0x4c>)
	while(state){
		if(ioport_get_pin_level(EchoPin) && !flag){
			tc_start(TC0,0);
   805a6:	4e12      	ldr	r6, [pc, #72]	; (805f0 <pulseins+0x50>)
   805a8:	4d12      	ldr	r5, [pc, #72]	; (805f4 <pulseins+0x54>)
   805aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c

int pulseins(){
	int state = 1;
	int flag = 0,clocktime;
	while(state){
		if(ioport_get_pin_level(EchoPin) && !flag){
   805ac:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805b0:	d005      	beq.n	805be <pulseins+0x1e>
   805b2:	b95a      	cbnz	r2, 805cc <pulseins+0x2c>
			tc_start(TC0,0);
   805b4:	4630      	mov	r0, r6
   805b6:	2100      	movs	r1, #0
   805b8:	47a8      	blx	r5
			flag = 1;
   805ba:	2201      	movs	r2, #1
   805bc:	e006      	b.n	805cc <pulseins+0x2c>
   805be:	6be3      	ldr	r3, [r4, #60]	; 0x3c
		}
		if(!ioport_get_pin_level(EchoPin) && flag)
   805c0:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805c4:	d1f1      	bne.n	805aa <pulseins+0xa>
   805c6:	2a00      	cmp	r2, #0
   805c8:	d0ef      	beq.n	805aa <pulseins+0xa>
   805ca:	e003      	b.n	805d4 <pulseins+0x34>
   805cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   805ce:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   805d2:	d1ea      	bne.n	805aa <pulseins+0xa>
		{
			clocktime = tc_read_cv(TC0,0);
   805d4:	4c06      	ldr	r4, [pc, #24]	; (805f0 <pulseins+0x50>)
   805d6:	4620      	mov	r0, r4
   805d8:	2100      	movs	r1, #0
   805da:	4b07      	ldr	r3, [pc, #28]	; (805f8 <pulseins+0x58>)
   805dc:	4798      	blx	r3
   805de:	4605      	mov	r5, r0
			tc_stop(TC0,0);
   805e0:	4620      	mov	r0, r4
   805e2:	2100      	movs	r1, #0
   805e4:	4b05      	ldr	r3, [pc, #20]	; (805fc <pulseins+0x5c>)
   805e6:	4798      	blx	r3
			flag = 0;
			state = 0;
		}
	}
	return clocktime;
}
   805e8:	4628      	mov	r0, r5
   805ea:	bd70      	pop	{r4, r5, r6, pc}
   805ec:	400e1200 	.word	0x400e1200
   805f0:	40080000 	.word	0x40080000
   805f4:	00080d19 	.word	0x00080d19
   805f8:	00080d29 	.word	0x00080d29
   805fc:	00080d21 	.word	0x00080d21

00080600 <init_sensor>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80600:	4b05      	ldr	r3, [pc, #20]	; (80618 <init_sensor+0x18>)
   80602:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   80606:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80608:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8060c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80610:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80612:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   80616:	4770      	bx	lr
   80618:	400e1200 	.word	0x400e1200
   8061c:	00000000 	.word	0x00000000

00080620 <task_soundsensor>:
void init_sensor(){
	ioport_set_pin_dir(TriggerPin,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(EchoPin,IOPORT_DIR_INPUT);
}

void task_soundsensor(void *pvParameters){
   80620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80624:	b082      	sub	sp, #8
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
   80626:	4b1a      	ldr	r3, [pc, #104]	; (80690 <task_soundsensor+0x70>)
   80628:	4798      	blx	r3
   8062a:	f8ad 0006 	strh.w	r0, [sp, #6]
	init_sensor();
   8062e:	4b19      	ldr	r3, [pc, #100]	; (80694 <task_soundsensor+0x74>)
   80630:	4798      	blx	r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80632:	4f19      	ldr	r7, [pc, #100]	; (80698 <task_soundsensor+0x78>)
		long duration;
		ioport_set_pin_level(TriggerPin,HIGH);
		delayMicroseconds(10000);
		ioport_set_pin_level(TriggerPin,LOW);
		duration = pulseins();
		sensordistance = (duration/42)/58.2;
   80634:	f8df 8088 	ldr.w	r8, [pc, #136]	; 806c0 <task_soundsensor+0xa0>
   80638:	a513      	add	r5, pc, #76	; (adr r5, 80688 <task_soundsensor+0x68>)
   8063a:	e9d5 4500 	ldrd	r4, r5, [r5]
	const portTickType xTimeIncrement = 100;
	xLastWakeTime = xTaskGetTickCount();
	init_sensor();
	
	 while (1){
		 puts("Task SENSORRRRR");
   8063e:	4817      	ldr	r0, [pc, #92]	; (8069c <task_soundsensor+0x7c>)
   80640:	4b17      	ldr	r3, [pc, #92]	; (806a0 <task_soundsensor+0x80>)
   80642:	4798      	blx	r3
   80644:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
   80648:	633e      	str	r6, [r7, #48]	; 0x30
		long duration;
		ioport_set_pin_level(TriggerPin,HIGH);
		delayMicroseconds(10000);
   8064a:	f242 7010 	movw	r0, #10000	; 0x2710
   8064e:	4b15      	ldr	r3, [pc, #84]	; (806a4 <task_soundsensor+0x84>)
   80650:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80652:	637e      	str	r6, [r7, #52]	; 0x34
		ioport_set_pin_level(TriggerPin,LOW);
		duration = pulseins();
   80654:	4b14      	ldr	r3, [pc, #80]	; (806a8 <task_soundsensor+0x88>)
   80656:	4798      	blx	r3
		sensordistance = (duration/42)/58.2;
   80658:	fb88 2300 	smull	r2, r3, r8, r0
   8065c:	17c0      	asrs	r0, r0, #31
   8065e:	ebc0 00e3 	rsb	r0, r0, r3, asr #3
   80662:	4b12      	ldr	r3, [pc, #72]	; (806ac <task_soundsensor+0x8c>)
   80664:	4798      	blx	r3
   80666:	4622      	mov	r2, r4
   80668:	462b      	mov	r3, r5
   8066a:	4e11      	ldr	r6, [pc, #68]	; (806b0 <task_soundsensor+0x90>)
   8066c:	47b0      	blx	r6
   8066e:	4b11      	ldr	r3, [pc, #68]	; (806b4 <task_soundsensor+0x94>)
   80670:	4798      	blx	r3
   80672:	4b11      	ldr	r3, [pc, #68]	; (806b8 <task_soundsensor+0x98>)
   80674:	6018      	str	r0, [r3, #0]
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   80676:	f10d 0006 	add.w	r0, sp, #6
   8067a:	2164      	movs	r1, #100	; 0x64
   8067c:	4b0f      	ldr	r3, [pc, #60]	; (806bc <task_soundsensor+0x9c>)
   8067e:	4798      	blx	r3
   80680:	e7dd      	b.n	8063e <task_soundsensor+0x1e>
   80682:	bf00      	nop
   80684:	f3af 8000 	nop.w
   80688:	9999999a 	.word	0x9999999a
   8068c:	404d1999 	.word	0x404d1999
   80690:	00081b65 	.word	0x00081b65
   80694:	00080601 	.word	0x00080601
   80698:	400e1200 	.word	0x400e1200
   8069c:	00084cec 	.word	0x00084cec
   806a0:	000833b9 	.word	0x000833b9
   806a4:	00080185 	.word	0x00080185
   806a8:	000805a1 	.word	0x000805a1
   806ac:	00082b39 	.word	0x00082b39
   806b0:	00082e59 	.word	0x00082e59
   806b4:	00083139 	.word	0x00083139
   806b8:	200709e8 	.word	0x200709e8
   806bc:	00081db9 	.word	0x00081db9
   806c0:	30c30c31 	.word	0x30c30c31
   806c4:	f3af 8000 	nop.w

000806c8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   806c8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   806ca:	480e      	ldr	r0, [pc, #56]	; (80704 <sysclk_init+0x3c>)
   806cc:	4b0e      	ldr	r3, [pc, #56]	; (80708 <sysclk_init+0x40>)
   806ce:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   806d0:	2000      	movs	r0, #0
   806d2:	213e      	movs	r1, #62	; 0x3e
   806d4:	4b0d      	ldr	r3, [pc, #52]	; (8070c <sysclk_init+0x44>)
   806d6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   806d8:	4c0d      	ldr	r4, [pc, #52]	; (80710 <sysclk_init+0x48>)
   806da:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   806dc:	2800      	cmp	r0, #0
   806de:	d0fc      	beq.n	806da <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   806e0:	4b0c      	ldr	r3, [pc, #48]	; (80714 <sysclk_init+0x4c>)
   806e2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   806e4:	4a0c      	ldr	r2, [pc, #48]	; (80718 <sysclk_init+0x50>)
   806e6:	4b0d      	ldr	r3, [pc, #52]	; (8071c <sysclk_init+0x54>)
   806e8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   806ea:	4c0d      	ldr	r4, [pc, #52]	; (80720 <sysclk_init+0x58>)
   806ec:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   806ee:	2800      	cmp	r0, #0
   806f0:	d0fc      	beq.n	806ec <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   806f2:	2010      	movs	r0, #16
   806f4:	4b0b      	ldr	r3, [pc, #44]	; (80724 <sysclk_init+0x5c>)
   806f6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   806f8:	4b0b      	ldr	r3, [pc, #44]	; (80728 <sysclk_init+0x60>)
   806fa:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   806fc:	4801      	ldr	r0, [pc, #4]	; (80704 <sysclk_init+0x3c>)
   806fe:	4b02      	ldr	r3, [pc, #8]	; (80708 <sysclk_init+0x40>)
   80700:	4798      	blx	r3
   80702:	bd10      	pop	{r4, pc}
   80704:	0501bd00 	.word	0x0501bd00
   80708:	200700a5 	.word	0x200700a5
   8070c:	00080c19 	.word	0x00080c19
   80710:	00080c6d 	.word	0x00080c6d
   80714:	00080c7d 	.word	0x00080c7d
   80718:	200d3f01 	.word	0x200d3f01
   8071c:	400e0600 	.word	0x400e0600
   80720:	00080c8d 	.word	0x00080c8d
   80724:	00080bb5 	.word	0x00080bb5
   80728:	00080e6d 	.word	0x00080e6d

0008072c <usart_serial_read_packet>:
   8072c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80730:	b083      	sub	sp, #12
   80732:	4605      	mov	r5, r0
   80734:	4690      	mov	r8, r2
   80736:	2a00      	cmp	r2, #0
   80738:	d047      	beq.n	807ca <usart_serial_read_packet+0x9e>
   8073a:	1c4e      	adds	r6, r1, #1
   8073c:	4f25      	ldr	r7, [pc, #148]	; (807d4 <usart_serial_read_packet+0xa8>)
   8073e:	4c26      	ldr	r4, [pc, #152]	; (807d8 <usart_serial_read_packet+0xac>)
   80740:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 807ec <usart_serial_read_packet+0xc0>
   80744:	f8df b094 	ldr.w	fp, [pc, #148]	; 807dc <usart_serial_read_packet+0xb0>
   80748:	f106 39ff 	add.w	r9, r6, #4294967295
   8074c:	2300      	movs	r3, #0
   8074e:	9301      	str	r3, [sp, #4]
   80750:	4b22      	ldr	r3, [pc, #136]	; (807dc <usart_serial_read_packet+0xb0>)
   80752:	429d      	cmp	r5, r3
   80754:	d106      	bne.n	80764 <usart_serial_read_packet+0x38>
   80756:	4658      	mov	r0, fp
   80758:	4649      	mov	r1, r9
   8075a:	4b21      	ldr	r3, [pc, #132]	; (807e0 <usart_serial_read_packet+0xb4>)
   8075c:	4798      	blx	r3
   8075e:	2800      	cmp	r0, #0
   80760:	d1f9      	bne.n	80756 <usart_serial_read_packet+0x2a>
   80762:	e019      	b.n	80798 <usart_serial_read_packet+0x6c>
   80764:	4b1f      	ldr	r3, [pc, #124]	; (807e4 <usart_serial_read_packet+0xb8>)
   80766:	429d      	cmp	r5, r3
   80768:	d109      	bne.n	8077e <usart_serial_read_packet+0x52>
   8076a:	4699      	mov	r9, r3
   8076c:	4648      	mov	r0, r9
   8076e:	a901      	add	r1, sp, #4
   80770:	47a0      	blx	r4
   80772:	2800      	cmp	r0, #0
   80774:	d1fa      	bne.n	8076c <usart_serial_read_packet+0x40>
   80776:	9b01      	ldr	r3, [sp, #4]
   80778:	f806 3c01 	strb.w	r3, [r6, #-1]
   8077c:	e017      	b.n	807ae <usart_serial_read_packet+0x82>
   8077e:	4b1a      	ldr	r3, [pc, #104]	; (807e8 <usart_serial_read_packet+0xbc>)
   80780:	429d      	cmp	r5, r3
   80782:	d109      	bne.n	80798 <usart_serial_read_packet+0x6c>
   80784:	4699      	mov	r9, r3
   80786:	4648      	mov	r0, r9
   80788:	a901      	add	r1, sp, #4
   8078a:	47a0      	blx	r4
   8078c:	2800      	cmp	r0, #0
   8078e:	d1fa      	bne.n	80786 <usart_serial_read_packet+0x5a>
   80790:	9b01      	ldr	r3, [sp, #4]
   80792:	f806 3c01 	strb.w	r3, [r6, #-1]
   80796:	e014      	b.n	807c2 <usart_serial_read_packet+0x96>
   80798:	4555      	cmp	r5, sl
   8079a:	d108      	bne.n	807ae <usart_serial_read_packet+0x82>
   8079c:	4650      	mov	r0, sl
   8079e:	a901      	add	r1, sp, #4
   807a0:	47a0      	blx	r4
   807a2:	2800      	cmp	r0, #0
   807a4:	d1fa      	bne.n	8079c <usart_serial_read_packet+0x70>
   807a6:	9b01      	ldr	r3, [sp, #4]
   807a8:	f806 3c01 	strb.w	r3, [r6, #-1]
   807ac:	e009      	b.n	807c2 <usart_serial_read_packet+0x96>
   807ae:	42bd      	cmp	r5, r7
   807b0:	d107      	bne.n	807c2 <usart_serial_read_packet+0x96>
   807b2:	4638      	mov	r0, r7
   807b4:	a901      	add	r1, sp, #4
   807b6:	47a0      	blx	r4
   807b8:	2800      	cmp	r0, #0
   807ba:	d1fa      	bne.n	807b2 <usart_serial_read_packet+0x86>
   807bc:	9b01      	ldr	r3, [sp, #4]
   807be:	f806 3c01 	strb.w	r3, [r6, #-1]
   807c2:	3601      	adds	r6, #1
   807c4:	f1b8 0801 	subs.w	r8, r8, #1
   807c8:	d1be      	bne.n	80748 <usart_serial_read_packet+0x1c>
   807ca:	2000      	movs	r0, #0
   807cc:	b003      	add	sp, #12
   807ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   807d2:	bf00      	nop
   807d4:	400a4000 	.word	0x400a4000
   807d8:	00080da1 	.word	0x00080da1
   807dc:	400e0800 	.word	0x400e0800
   807e0:	00080d79 	.word	0x00080d79
   807e4:	40098000 	.word	0x40098000
   807e8:	4009c000 	.word	0x4009c000
   807ec:	400a0000 	.word	0x400a0000

000807f0 <_read>:
   807f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   807f4:	460c      	mov	r4, r1
   807f6:	4690      	mov	r8, r2
   807f8:	b960      	cbnz	r0, 80814 <_read+0x24>
   807fa:	2a00      	cmp	r2, #0
   807fc:	dd0e      	ble.n	8081c <_read+0x2c>
   807fe:	188f      	adds	r7, r1, r2
   80800:	4e09      	ldr	r6, [pc, #36]	; (80828 <_read+0x38>)
   80802:	4d0a      	ldr	r5, [pc, #40]	; (8082c <_read+0x3c>)
   80804:	6830      	ldr	r0, [r6, #0]
   80806:	4621      	mov	r1, r4
   80808:	682b      	ldr	r3, [r5, #0]
   8080a:	4798      	blx	r3
   8080c:	3401      	adds	r4, #1
   8080e:	42bc      	cmp	r4, r7
   80810:	d1f8      	bne.n	80804 <_read+0x14>
   80812:	e006      	b.n	80822 <_read+0x32>
   80814:	f04f 30ff 	mov.w	r0, #4294967295
   80818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8081c:	2000      	movs	r0, #0
   8081e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80822:	4640      	mov	r0, r8
   80824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80828:	20078d10 	.word	0x20078d10
   8082c:	20078d08 	.word	0x20078d08

00080830 <_write>:
   80830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80834:	460e      	mov	r6, r1
   80836:	4615      	mov	r5, r2
   80838:	3801      	subs	r0, #1
   8083a:	2802      	cmp	r0, #2
   8083c:	d80f      	bhi.n	8085e <_write+0x2e>
   8083e:	b192      	cbz	r2, 80866 <_write+0x36>
   80840:	2400      	movs	r4, #0
   80842:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80880 <_write+0x50>
   80846:	4f0d      	ldr	r7, [pc, #52]	; (8087c <_write+0x4c>)
   80848:	f8d8 0000 	ldr.w	r0, [r8]
   8084c:	5d31      	ldrb	r1, [r6, r4]
   8084e:	683b      	ldr	r3, [r7, #0]
   80850:	4798      	blx	r3
   80852:	2800      	cmp	r0, #0
   80854:	db0a      	blt.n	8086c <_write+0x3c>
   80856:	3401      	adds	r4, #1
   80858:	42a5      	cmp	r5, r4
   8085a:	d1f5      	bne.n	80848 <_write+0x18>
   8085c:	e00a      	b.n	80874 <_write+0x44>
   8085e:	f04f 30ff 	mov.w	r0, #4294967295
   80862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80866:	2000      	movs	r0, #0
   80868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8086c:	f04f 30ff 	mov.w	r0, #4294967295
   80870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80874:	4620      	mov	r0, r4
   80876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8087a:	bf00      	nop
   8087c:	20078d0c 	.word	0x20078d0c
   80880:	20078d10 	.word	0x20078d10

00080884 <board_init>:
   80884:	b510      	push	{r4, lr}
   80886:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8088a:	4b13      	ldr	r3, [pc, #76]	; (808d8 <board_init+0x54>)
   8088c:	605a      	str	r2, [r3, #4]
   8088e:	200b      	movs	r0, #11
   80890:	4c12      	ldr	r4, [pc, #72]	; (808dc <board_init+0x58>)
   80892:	47a0      	blx	r4
   80894:	200c      	movs	r0, #12
   80896:	47a0      	blx	r4
   80898:	200d      	movs	r0, #13
   8089a:	47a0      	blx	r4
   8089c:	200e      	movs	r0, #14
   8089e:	47a0      	blx	r4
   808a0:	203b      	movs	r0, #59	; 0x3b
   808a2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808a6:	4c0e      	ldr	r4, [pc, #56]	; (808e0 <board_init+0x5c>)
   808a8:	47a0      	blx	r4
   808aa:	2055      	movs	r0, #85	; 0x55
   808ac:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808b0:	47a0      	blx	r4
   808b2:	2056      	movs	r0, #86	; 0x56
   808b4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   808b8:	47a0      	blx	r4
   808ba:	2068      	movs	r0, #104	; 0x68
   808bc:	4909      	ldr	r1, [pc, #36]	; (808e4 <board_init+0x60>)
   808be:	47a0      	blx	r4
   808c0:	205c      	movs	r0, #92	; 0x5c
   808c2:	4909      	ldr	r1, [pc, #36]	; (808e8 <board_init+0x64>)
   808c4:	47a0      	blx	r4
   808c6:	4809      	ldr	r0, [pc, #36]	; (808ec <board_init+0x68>)
   808c8:	f44f 7140 	mov.w	r1, #768	; 0x300
   808cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   808d0:	4b07      	ldr	r3, [pc, #28]	; (808f0 <board_init+0x6c>)
   808d2:	4798      	blx	r3
   808d4:	bd10      	pop	{r4, pc}
   808d6:	bf00      	nop
   808d8:	400e1a50 	.word	0x400e1a50
   808dc:	00080c9d 	.word	0x00080c9d
   808e0:	00080999 	.word	0x00080999
   808e4:	28000079 	.word	0x28000079
   808e8:	28000001 	.word	0x28000001
   808ec:	400e0e00 	.word	0x400e0e00
   808f0:	00080a6d 	.word	0x00080a6d

000808f4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   808f4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   808f6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   808fa:	d016      	beq.n	8092a <pio_set_peripheral+0x36>
   808fc:	d804      	bhi.n	80908 <pio_set_peripheral+0x14>
   808fe:	b1c1      	cbz	r1, 80932 <pio_set_peripheral+0x3e>
   80900:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80904:	d00a      	beq.n	8091c <pio_set_peripheral+0x28>
   80906:	e013      	b.n	80930 <pio_set_peripheral+0x3c>
   80908:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8090c:	d011      	beq.n	80932 <pio_set_peripheral+0x3e>
   8090e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80912:	d00e      	beq.n	80932 <pio_set_peripheral+0x3e>
   80914:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80918:	d10a      	bne.n	80930 <pio_set_peripheral+0x3c>
   8091a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8091c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8091e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80920:	400b      	ands	r3, r1
   80922:	ea23 0302 	bic.w	r3, r3, r2
   80926:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80928:	e002      	b.n	80930 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8092a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8092c:	4313      	orrs	r3, r2
   8092e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80930:	6042      	str	r2, [r0, #4]
   80932:	4770      	bx	lr

00080934 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80934:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80936:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8093a:	bf14      	ite	ne
   8093c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8093e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80940:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80944:	bf14      	ite	ne
   80946:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80948:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8094a:	f012 0f02 	tst.w	r2, #2
   8094e:	d002      	beq.n	80956 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80950:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80954:	e004      	b.n	80960 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80956:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8095a:	bf18      	it	ne
   8095c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80960:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80962:	6001      	str	r1, [r0, #0]
   80964:	4770      	bx	lr
   80966:	bf00      	nop

00080968 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80968:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8096a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8096c:	9c01      	ldr	r4, [sp, #4]
   8096e:	b10c      	cbz	r4, 80974 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80970:	6641      	str	r1, [r0, #100]	; 0x64
   80972:	e000      	b.n	80976 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80974:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80976:	b10b      	cbz	r3, 8097c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80978:	6501      	str	r1, [r0, #80]	; 0x50
   8097a:	e000      	b.n	8097e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8097c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8097e:	b10a      	cbz	r2, 80984 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80980:	6301      	str	r1, [r0, #48]	; 0x30
   80982:	e000      	b.n	80986 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80984:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80986:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80988:	6001      	str	r1, [r0, #0]
}
   8098a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8098e:	4770      	bx	lr

00080990 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80990:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80992:	4770      	bx	lr

00080994 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80994:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80996:	4770      	bx	lr

00080998 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80998:	b570      	push	{r4, r5, r6, lr}
   8099a:	b082      	sub	sp, #8
   8099c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8099e:	0944      	lsrs	r4, r0, #5
   809a0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   809a4:	f204 7407 	addw	r4, r4, #1799	; 0x707
   809a8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   809aa:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   809ae:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   809b2:	d030      	beq.n	80a16 <pio_configure_pin+0x7e>
   809b4:	d806      	bhi.n	809c4 <pio_configure_pin+0x2c>
   809b6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   809ba:	d00a      	beq.n	809d2 <pio_configure_pin+0x3a>
   809bc:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   809c0:	d018      	beq.n	809f4 <pio_configure_pin+0x5c>
   809c2:	e049      	b.n	80a58 <pio_configure_pin+0xc0>
   809c4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   809c8:	d030      	beq.n	80a2c <pio_configure_pin+0x94>
   809ca:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   809ce:	d02d      	beq.n	80a2c <pio_configure_pin+0x94>
   809d0:	e042      	b.n	80a58 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   809d2:	f000 001f 	and.w	r0, r0, #31
   809d6:	2401      	movs	r4, #1
   809d8:	4084      	lsls	r4, r0
   809da:	4630      	mov	r0, r6
   809dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   809e0:	4622      	mov	r2, r4
   809e2:	4b1f      	ldr	r3, [pc, #124]	; (80a60 <pio_configure_pin+0xc8>)
   809e4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   809e6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   809ea:	bf14      	ite	ne
   809ec:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   809ee:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   809f0:	2001      	movs	r0, #1
   809f2:	e032      	b.n	80a5a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   809f4:	f000 001f 	and.w	r0, r0, #31
   809f8:	2401      	movs	r4, #1
   809fa:	4084      	lsls	r4, r0
   809fc:	4630      	mov	r0, r6
   809fe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a02:	4622      	mov	r2, r4
   80a04:	4b16      	ldr	r3, [pc, #88]	; (80a60 <pio_configure_pin+0xc8>)
   80a06:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80a08:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80a0c:	bf14      	ite	ne
   80a0e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80a10:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80a12:	2001      	movs	r0, #1
   80a14:	e021      	b.n	80a5a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80a16:	f000 011f 	and.w	r1, r0, #31
   80a1a:	2401      	movs	r4, #1
   80a1c:	4630      	mov	r0, r6
   80a1e:	fa04 f101 	lsl.w	r1, r4, r1
   80a22:	462a      	mov	r2, r5
   80a24:	4b0f      	ldr	r3, [pc, #60]	; (80a64 <pio_configure_pin+0xcc>)
   80a26:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80a28:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80a2a:	e016      	b.n	80a5a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a2c:	f000 011f 	and.w	r1, r0, #31
   80a30:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80a32:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a36:	ea05 0304 	and.w	r3, r5, r4
   80a3a:	9300      	str	r3, [sp, #0]
   80a3c:	4630      	mov	r0, r6
   80a3e:	fa04 f101 	lsl.w	r1, r4, r1
   80a42:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80a46:	bf14      	ite	ne
   80a48:	2200      	movne	r2, #0
   80a4a:	2201      	moveq	r2, #1
   80a4c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80a50:	4d05      	ldr	r5, [pc, #20]	; (80a68 <pio_configure_pin+0xd0>)
   80a52:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80a54:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80a56:	e000      	b.n	80a5a <pio_configure_pin+0xc2>

	default:
		return 0;
   80a58:	2000      	movs	r0, #0
	}

	return 1;
}
   80a5a:	b002      	add	sp, #8
   80a5c:	bd70      	pop	{r4, r5, r6, pc}
   80a5e:	bf00      	nop
   80a60:	000808f5 	.word	0x000808f5
   80a64:	00080935 	.word	0x00080935
   80a68:	00080969 	.word	0x00080969

00080a6c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80a6e:	b083      	sub	sp, #12
   80a70:	4607      	mov	r7, r0
   80a72:	460e      	mov	r6, r1
   80a74:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80a76:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80a7a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80a7e:	d026      	beq.n	80ace <pio_configure_pin_group+0x62>
   80a80:	d806      	bhi.n	80a90 <pio_configure_pin_group+0x24>
   80a82:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80a86:	d00a      	beq.n	80a9e <pio_configure_pin_group+0x32>
   80a88:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80a8c:	d013      	beq.n	80ab6 <pio_configure_pin_group+0x4a>
   80a8e:	e034      	b.n	80afa <pio_configure_pin_group+0x8e>
   80a90:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80a94:	d01f      	beq.n	80ad6 <pio_configure_pin_group+0x6a>
   80a96:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80a9a:	d01c      	beq.n	80ad6 <pio_configure_pin_group+0x6a>
   80a9c:	e02d      	b.n	80afa <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80a9e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80aa2:	4632      	mov	r2, r6
   80aa4:	4b16      	ldr	r3, [pc, #88]	; (80b00 <pio_configure_pin_group+0x94>)
   80aa6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80aa8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80aac:	bf14      	ite	ne
   80aae:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ab0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80ab2:	2001      	movs	r0, #1
   80ab4:	e022      	b.n	80afc <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80ab6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80aba:	4632      	mov	r2, r6
   80abc:	4b10      	ldr	r3, [pc, #64]	; (80b00 <pio_configure_pin_group+0x94>)
   80abe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80ac0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80ac4:	bf14      	ite	ne
   80ac6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80ac8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80aca:	2001      	movs	r0, #1
   80acc:	e016      	b.n	80afc <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80ace:	4b0d      	ldr	r3, [pc, #52]	; (80b04 <pio_configure_pin_group+0x98>)
   80ad0:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80ad2:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80ad4:	e012      	b.n	80afc <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80ad6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80ada:	f005 0301 	and.w	r3, r5, #1
   80ade:	9300      	str	r3, [sp, #0]
   80ae0:	4638      	mov	r0, r7
   80ae2:	4631      	mov	r1, r6
   80ae4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80ae8:	bf14      	ite	ne
   80aea:	2200      	movne	r2, #0
   80aec:	2201      	moveq	r2, #1
   80aee:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80af2:	4c05      	ldr	r4, [pc, #20]	; (80b08 <pio_configure_pin_group+0x9c>)
   80af4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80af6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80af8:	e000      	b.n	80afc <pio_configure_pin_group+0x90>

	default:
		return 0;
   80afa:	2000      	movs	r0, #0
	}

	return 1;
}
   80afc:	b003      	add	sp, #12
   80afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80b00:	000808f5 	.word	0x000808f5
   80b04:	00080935 	.word	0x00080935
   80b08:	00080969 	.word	0x00080969

00080b0c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80b10:	4604      	mov	r4, r0
   80b12:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80b14:	4b10      	ldr	r3, [pc, #64]	; (80b58 <pio_handler_process+0x4c>)
   80b16:	4798      	blx	r3
   80b18:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80b1a:	4620      	mov	r0, r4
   80b1c:	4b0f      	ldr	r3, [pc, #60]	; (80b5c <pio_handler_process+0x50>)
   80b1e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80b20:	4005      	ands	r5, r0
   80b22:	d017      	beq.n	80b54 <pio_handler_process+0x48>
   80b24:	4f0e      	ldr	r7, [pc, #56]	; (80b60 <pio_handler_process+0x54>)
   80b26:	f107 040c 	add.w	r4, r7, #12
   80b2a:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80b2c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80b30:	42b3      	cmp	r3, r6
   80b32:	d10a      	bne.n	80b4a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80b34:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80b38:	4229      	tst	r1, r5
   80b3a:	d006      	beq.n	80b4a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80b3c:	6823      	ldr	r3, [r4, #0]
   80b3e:	4630      	mov	r0, r6
   80b40:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80b42:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80b46:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80b4a:	42bc      	cmp	r4, r7
   80b4c:	d002      	beq.n	80b54 <pio_handler_process+0x48>
   80b4e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80b50:	2d00      	cmp	r5, #0
   80b52:	d1eb      	bne.n	80b2c <pio_handler_process+0x20>
   80b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b58:	00080991 	.word	0x00080991
   80b5c:	00080995 	.word	0x00080995
   80b60:	200709ec 	.word	0x200709ec

00080b64 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80b64:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80b66:	4802      	ldr	r0, [pc, #8]	; (80b70 <PIOA_Handler+0xc>)
   80b68:	210b      	movs	r1, #11
   80b6a:	4b02      	ldr	r3, [pc, #8]	; (80b74 <PIOA_Handler+0x10>)
   80b6c:	4798      	blx	r3
   80b6e:	bd08      	pop	{r3, pc}
   80b70:	400e0e00 	.word	0x400e0e00
   80b74:	00080b0d 	.word	0x00080b0d

00080b78 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80b78:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80b7a:	4802      	ldr	r0, [pc, #8]	; (80b84 <PIOB_Handler+0xc>)
   80b7c:	210c      	movs	r1, #12
   80b7e:	4b02      	ldr	r3, [pc, #8]	; (80b88 <PIOB_Handler+0x10>)
   80b80:	4798      	blx	r3
   80b82:	bd08      	pop	{r3, pc}
   80b84:	400e1000 	.word	0x400e1000
   80b88:	00080b0d 	.word	0x00080b0d

00080b8c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80b8c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80b8e:	4802      	ldr	r0, [pc, #8]	; (80b98 <PIOC_Handler+0xc>)
   80b90:	210d      	movs	r1, #13
   80b92:	4b02      	ldr	r3, [pc, #8]	; (80b9c <PIOC_Handler+0x10>)
   80b94:	4798      	blx	r3
   80b96:	bd08      	pop	{r3, pc}
   80b98:	400e1200 	.word	0x400e1200
   80b9c:	00080b0d 	.word	0x00080b0d

00080ba0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80ba0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80ba2:	4802      	ldr	r0, [pc, #8]	; (80bac <PIOD_Handler+0xc>)
   80ba4:	210e      	movs	r1, #14
   80ba6:	4b02      	ldr	r3, [pc, #8]	; (80bb0 <PIOD_Handler+0x10>)
   80ba8:	4798      	blx	r3
   80baa:	bd08      	pop	{r3, pc}
   80bac:	400e1400 	.word	0x400e1400
   80bb0:	00080b0d 	.word	0x00080b0d

00080bb4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80bb4:	4b17      	ldr	r3, [pc, #92]	; (80c14 <pmc_switch_mck_to_pllack+0x60>)
   80bb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80bb8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80bbc:	4310      	orrs	r0, r2
   80bbe:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80bc2:	f013 0f08 	tst.w	r3, #8
   80bc6:	d109      	bne.n	80bdc <pmc_switch_mck_to_pllack+0x28>
   80bc8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80bcc:	4911      	ldr	r1, [pc, #68]	; (80c14 <pmc_switch_mck_to_pllack+0x60>)
   80bce:	e001      	b.n	80bd4 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80bd0:	3b01      	subs	r3, #1
   80bd2:	d019      	beq.n	80c08 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bd4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80bd6:	f012 0f08 	tst.w	r2, #8
   80bda:	d0f9      	beq.n	80bd0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80bdc:	4b0d      	ldr	r3, [pc, #52]	; (80c14 <pmc_switch_mck_to_pllack+0x60>)
   80bde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80be0:	f022 0203 	bic.w	r2, r2, #3
   80be4:	f042 0202 	orr.w	r2, r2, #2
   80be8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bea:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80bec:	f010 0008 	ands.w	r0, r0, #8
   80bf0:	d10c      	bne.n	80c0c <pmc_switch_mck_to_pllack+0x58>
   80bf2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80bf6:	4907      	ldr	r1, [pc, #28]	; (80c14 <pmc_switch_mck_to_pllack+0x60>)
   80bf8:	e001      	b.n	80bfe <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80bfa:	3b01      	subs	r3, #1
   80bfc:	d008      	beq.n	80c10 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80bfe:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80c00:	f012 0f08 	tst.w	r2, #8
   80c04:	d0f9      	beq.n	80bfa <pmc_switch_mck_to_pllack+0x46>
   80c06:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80c08:	2001      	movs	r0, #1
   80c0a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80c0c:	2000      	movs	r0, #0
   80c0e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80c10:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   80c12:	4770      	bx	lr
   80c14:	400e0600 	.word	0x400e0600

00080c18 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80c18:	b138      	cbz	r0, 80c2a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80c1a:	4911      	ldr	r1, [pc, #68]	; (80c60 <pmc_switch_mainck_to_xtal+0x48>)
   80c1c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80c1e:	4a11      	ldr	r2, [pc, #68]	; (80c64 <pmc_switch_mainck_to_xtal+0x4c>)
   80c20:	401a      	ands	r2, r3
   80c22:	4b11      	ldr	r3, [pc, #68]	; (80c68 <pmc_switch_mainck_to_xtal+0x50>)
   80c24:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80c26:	620b      	str	r3, [r1, #32]
   80c28:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80c2a:	4a0d      	ldr	r2, [pc, #52]	; (80c60 <pmc_switch_mainck_to_xtal+0x48>)
   80c2c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80c2e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80c32:	f023 0303 	bic.w	r3, r3, #3
   80c36:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80c3a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80c3e:	0209      	lsls	r1, r1, #8
   80c40:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80c42:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80c44:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80c46:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80c48:	f013 0f01 	tst.w	r3, #1
   80c4c:	d0fb      	beq.n	80c46 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80c4e:	4a04      	ldr	r2, [pc, #16]	; (80c60 <pmc_switch_mainck_to_xtal+0x48>)
   80c50:	6a13      	ldr	r3, [r2, #32]
   80c52:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80c56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80c5a:	6213      	str	r3, [r2, #32]
   80c5c:	4770      	bx	lr
   80c5e:	bf00      	nop
   80c60:	400e0600 	.word	0x400e0600
   80c64:	fec8fffc 	.word	0xfec8fffc
   80c68:	01370002 	.word	0x01370002

00080c6c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80c6c:	4b02      	ldr	r3, [pc, #8]	; (80c78 <pmc_osc_is_ready_mainck+0xc>)
   80c6e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80c70:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80c74:	4770      	bx	lr
   80c76:	bf00      	nop
   80c78:	400e0600 	.word	0x400e0600

00080c7c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80c7c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80c80:	4b01      	ldr	r3, [pc, #4]	; (80c88 <pmc_disable_pllack+0xc>)
   80c82:	629a      	str	r2, [r3, #40]	; 0x28
   80c84:	4770      	bx	lr
   80c86:	bf00      	nop
   80c88:	400e0600 	.word	0x400e0600

00080c8c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80c8c:	4b02      	ldr	r3, [pc, #8]	; (80c98 <pmc_is_locked_pllack+0xc>)
   80c8e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80c90:	f000 0002 	and.w	r0, r0, #2
   80c94:	4770      	bx	lr
   80c96:	bf00      	nop
   80c98:	400e0600 	.word	0x400e0600

00080c9c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80c9c:	282c      	cmp	r0, #44	; 0x2c
   80c9e:	d820      	bhi.n	80ce2 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80ca0:	281f      	cmp	r0, #31
   80ca2:	d80d      	bhi.n	80cc0 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80ca4:	4b12      	ldr	r3, [pc, #72]	; (80cf0 <pmc_enable_periph_clk+0x54>)
   80ca6:	699a      	ldr	r2, [r3, #24]
   80ca8:	2301      	movs	r3, #1
   80caa:	4083      	lsls	r3, r0
   80cac:	401a      	ands	r2, r3
   80cae:	4293      	cmp	r3, r2
   80cb0:	d019      	beq.n	80ce6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80cb2:	2301      	movs	r3, #1
   80cb4:	fa03 f000 	lsl.w	r0, r3, r0
   80cb8:	4b0d      	ldr	r3, [pc, #52]	; (80cf0 <pmc_enable_periph_clk+0x54>)
   80cba:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80cbc:	2000      	movs	r0, #0
   80cbe:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80cc0:	4b0b      	ldr	r3, [pc, #44]	; (80cf0 <pmc_enable_periph_clk+0x54>)
   80cc2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80cc6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80cc8:	2301      	movs	r3, #1
   80cca:	4083      	lsls	r3, r0
   80ccc:	401a      	ands	r2, r3
   80cce:	4293      	cmp	r3, r2
   80cd0:	d00b      	beq.n	80cea <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80cd2:	2301      	movs	r3, #1
   80cd4:	fa03 f000 	lsl.w	r0, r3, r0
   80cd8:	4b05      	ldr	r3, [pc, #20]	; (80cf0 <pmc_enable_periph_clk+0x54>)
   80cda:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80cde:	2000      	movs	r0, #0
   80ce0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80ce2:	2001      	movs	r0, #1
   80ce4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80ce6:	2000      	movs	r0, #0
   80ce8:	4770      	bx	lr
   80cea:	2000      	movs	r0, #0
}
   80cec:	4770      	bx	lr
   80cee:	bf00      	nop
   80cf0:	400e0600 	.word	0x400e0600

00080cf4 <tc_init>:
   80cf4:	b410      	push	{r4}
   80cf6:	0189      	lsls	r1, r1, #6
   80cf8:	1843      	adds	r3, r0, r1
   80cfa:	2402      	movs	r4, #2
   80cfc:	5044      	str	r4, [r0, r1]
   80cfe:	f04f 31ff 	mov.w	r1, #4294967295
   80d02:	6299      	str	r1, [r3, #40]	; 0x28
   80d04:	6a19      	ldr	r1, [r3, #32]
   80d06:	605a      	str	r2, [r3, #4]
   80d08:	f85d 4b04 	ldr.w	r4, [sp], #4
   80d0c:	4770      	bx	lr
   80d0e:	bf00      	nop

00080d10 <tc_set_block_mode>:
   80d10:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80d14:	4770      	bx	lr
   80d16:	bf00      	nop

00080d18 <tc_start>:
   80d18:	0189      	lsls	r1, r1, #6
   80d1a:	2305      	movs	r3, #5
   80d1c:	5043      	str	r3, [r0, r1]
   80d1e:	4770      	bx	lr

00080d20 <tc_stop>:
   80d20:	0189      	lsls	r1, r1, #6
   80d22:	2302      	movs	r3, #2
   80d24:	5043      	str	r3, [r0, r1]
   80d26:	4770      	bx	lr

00080d28 <tc_read_cv>:
   80d28:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80d2c:	6908      	ldr	r0, [r1, #16]
   80d2e:	4770      	bx	lr

00080d30 <uart_init>:
   80d30:	b410      	push	{r4}
   80d32:	23ac      	movs	r3, #172	; 0xac
   80d34:	6003      	str	r3, [r0, #0]
   80d36:	680a      	ldr	r2, [r1, #0]
   80d38:	684b      	ldr	r3, [r1, #4]
   80d3a:	fbb2 f3f3 	udiv	r3, r2, r3
   80d3e:	091b      	lsrs	r3, r3, #4
   80d40:	1e5c      	subs	r4, r3, #1
   80d42:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80d46:	4294      	cmp	r4, r2
   80d48:	d80a      	bhi.n	80d60 <uart_init+0x30>
   80d4a:	6203      	str	r3, [r0, #32]
   80d4c:	688b      	ldr	r3, [r1, #8]
   80d4e:	6043      	str	r3, [r0, #4]
   80d50:	f240 2302 	movw	r3, #514	; 0x202
   80d54:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
   80d58:	2350      	movs	r3, #80	; 0x50
   80d5a:	6003      	str	r3, [r0, #0]
   80d5c:	2000      	movs	r0, #0
   80d5e:	e000      	b.n	80d62 <uart_init+0x32>
   80d60:	2001      	movs	r0, #1
   80d62:	f85d 4b04 	ldr.w	r4, [sp], #4
   80d66:	4770      	bx	lr

00080d68 <uart_write>:
   80d68:	6943      	ldr	r3, [r0, #20]
   80d6a:	f013 0f02 	tst.w	r3, #2
   80d6e:	bf1a      	itte	ne
   80d70:	61c1      	strne	r1, [r0, #28]
   80d72:	2000      	movne	r0, #0
   80d74:	2001      	moveq	r0, #1
   80d76:	4770      	bx	lr

00080d78 <uart_read>:
   80d78:	6943      	ldr	r3, [r0, #20]
   80d7a:	f013 0f01 	tst.w	r3, #1
   80d7e:	bf1d      	ittte	ne
   80d80:	6983      	ldrne	r3, [r0, #24]
   80d82:	700b      	strbne	r3, [r1, #0]
   80d84:	2000      	movne	r0, #0
   80d86:	2001      	moveq	r0, #1
   80d88:	4770      	bx	lr
   80d8a:	bf00      	nop

00080d8c <usart_write>:
   80d8c:	6943      	ldr	r3, [r0, #20]
   80d8e:	f013 0f02 	tst.w	r3, #2
   80d92:	bf1d      	ittte	ne
   80d94:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80d98:	61c1      	strne	r1, [r0, #28]
   80d9a:	2000      	movne	r0, #0
   80d9c:	2001      	moveq	r0, #1
   80d9e:	4770      	bx	lr

00080da0 <usart_read>:
   80da0:	6943      	ldr	r3, [r0, #20]
   80da2:	f013 0f01 	tst.w	r3, #1
   80da6:	d005      	beq.n	80db4 <usart_read+0x14>
   80da8:	6983      	ldr	r3, [r0, #24]
   80daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80dae:	600b      	str	r3, [r1, #0]
   80db0:	2000      	movs	r0, #0
   80db2:	4770      	bx	lr
   80db4:	2001      	movs	r0, #1
   80db6:	4770      	bx	lr

00080db8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80db8:	e7fe      	b.n	80db8 <Dummy_Handler>
   80dba:	bf00      	nop

00080dbc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80dbc:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80dbe:	4b1e      	ldr	r3, [pc, #120]	; (80e38 <Reset_Handler+0x7c>)
   80dc0:	4a1e      	ldr	r2, [pc, #120]	; (80e3c <Reset_Handler+0x80>)
   80dc2:	429a      	cmp	r2, r3
   80dc4:	d003      	beq.n	80dce <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80dc6:	4b1e      	ldr	r3, [pc, #120]	; (80e40 <Reset_Handler+0x84>)
   80dc8:	4a1b      	ldr	r2, [pc, #108]	; (80e38 <Reset_Handler+0x7c>)
   80dca:	429a      	cmp	r2, r3
   80dcc:	d304      	bcc.n	80dd8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80dce:	4b1d      	ldr	r3, [pc, #116]	; (80e44 <Reset_Handler+0x88>)
   80dd0:	4a1d      	ldr	r2, [pc, #116]	; (80e48 <Reset_Handler+0x8c>)
   80dd2:	429a      	cmp	r2, r3
   80dd4:	d30f      	bcc.n	80df6 <Reset_Handler+0x3a>
   80dd6:	e01a      	b.n	80e0e <Reset_Handler+0x52>
   80dd8:	4b1c      	ldr	r3, [pc, #112]	; (80e4c <Reset_Handler+0x90>)
   80dda:	4c1d      	ldr	r4, [pc, #116]	; (80e50 <Reset_Handler+0x94>)
   80ddc:	1ae4      	subs	r4, r4, r3
   80dde:	f024 0403 	bic.w	r4, r4, #3
   80de2:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80de4:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80de6:	4814      	ldr	r0, [pc, #80]	; (80e38 <Reset_Handler+0x7c>)
   80de8:	4914      	ldr	r1, [pc, #80]	; (80e3c <Reset_Handler+0x80>)
   80dea:	585a      	ldr	r2, [r3, r1]
   80dec:	501a      	str	r2, [r3, r0]
   80dee:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80df0:	42a3      	cmp	r3, r4
   80df2:	d1fa      	bne.n	80dea <Reset_Handler+0x2e>
   80df4:	e7eb      	b.n	80dce <Reset_Handler+0x12>
   80df6:	4b17      	ldr	r3, [pc, #92]	; (80e54 <Reset_Handler+0x98>)
   80df8:	4917      	ldr	r1, [pc, #92]	; (80e58 <Reset_Handler+0x9c>)
   80dfa:	1ac9      	subs	r1, r1, r3
   80dfc:	f021 0103 	bic.w	r1, r1, #3
   80e00:	1d1a      	adds	r2, r3, #4
   80e02:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80e04:	2200      	movs	r2, #0
   80e06:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80e0a:	428b      	cmp	r3, r1
   80e0c:	d1fb      	bne.n	80e06 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80e0e:	4a13      	ldr	r2, [pc, #76]	; (80e5c <Reset_Handler+0xa0>)
   80e10:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80e14:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80e18:	4911      	ldr	r1, [pc, #68]	; (80e60 <Reset_Handler+0xa4>)
   80e1a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80e1c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80e20:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80e24:	d203      	bcs.n	80e2e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80e26:	688a      	ldr	r2, [r1, #8]
   80e28:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80e2c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80e2e:	4b0d      	ldr	r3, [pc, #52]	; (80e64 <Reset_Handler+0xa8>)
   80e30:	4798      	blx	r3

	/* Branch to main function */
	main();
   80e32:	4b0d      	ldr	r3, [pc, #52]	; (80e68 <Reset_Handler+0xac>)
   80e34:	4798      	blx	r3
   80e36:	e7fe      	b.n	80e36 <Reset_Handler+0x7a>
   80e38:	20070000 	.word	0x20070000
   80e3c:	00084d64 	.word	0x00084d64
   80e40:	200709a4 	.word	0x200709a4
   80e44:	20078d18 	.word	0x20078d18
   80e48:	200709a8 	.word	0x200709a8
   80e4c:	20070004 	.word	0x20070004
   80e50:	200709a7 	.word	0x200709a7
   80e54:	200709a4 	.word	0x200709a4
   80e58:	20078d13 	.word	0x20078d13
   80e5c:	00080000 	.word	0x00080000
   80e60:	e000ed00 	.word	0xe000ed00
   80e64:	00083189 	.word	0x00083189
   80e68:	00082795 	.word	0x00082795

00080e6c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80e6c:	4b3e      	ldr	r3, [pc, #248]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80e70:	f003 0303 	and.w	r3, r3, #3
   80e74:	2b03      	cmp	r3, #3
   80e76:	d85f      	bhi.n	80f38 <SystemCoreClockUpdate+0xcc>
   80e78:	e8df f003 	tbb	[pc, r3]
   80e7c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80e80:	4b3a      	ldr	r3, [pc, #232]	; (80f6c <SystemCoreClockUpdate+0x100>)
   80e82:	695b      	ldr	r3, [r3, #20]
   80e84:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80e88:	bf14      	ite	ne
   80e8a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80e8e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80e92:	4b37      	ldr	r3, [pc, #220]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80e94:	601a      	str	r2, [r3, #0]
   80e96:	e04f      	b.n	80f38 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80e98:	4b33      	ldr	r3, [pc, #204]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80e9a:	6a1b      	ldr	r3, [r3, #32]
   80e9c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80ea0:	d003      	beq.n	80eaa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80ea2:	4a34      	ldr	r2, [pc, #208]	; (80f74 <SystemCoreClockUpdate+0x108>)
   80ea4:	4b32      	ldr	r3, [pc, #200]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80ea6:	601a      	str	r2, [r3, #0]
   80ea8:	e046      	b.n	80f38 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80eaa:	4a33      	ldr	r2, [pc, #204]	; (80f78 <SystemCoreClockUpdate+0x10c>)
   80eac:	4b30      	ldr	r3, [pc, #192]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80eae:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80eb0:	4b2d      	ldr	r3, [pc, #180]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80eb2:	6a1b      	ldr	r3, [r3, #32]
   80eb4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80eb8:	2b10      	cmp	r3, #16
   80eba:	d002      	beq.n	80ec2 <SystemCoreClockUpdate+0x56>
   80ebc:	2b20      	cmp	r3, #32
   80ebe:	d004      	beq.n	80eca <SystemCoreClockUpdate+0x5e>
   80ec0:	e03a      	b.n	80f38 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80ec2:	4a2e      	ldr	r2, [pc, #184]	; (80f7c <SystemCoreClockUpdate+0x110>)
   80ec4:	4b2a      	ldr	r3, [pc, #168]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80ec6:	601a      	str	r2, [r3, #0]
				break;
   80ec8:	e036      	b.n	80f38 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80eca:	4a2a      	ldr	r2, [pc, #168]	; (80f74 <SystemCoreClockUpdate+0x108>)
   80ecc:	4b28      	ldr	r3, [pc, #160]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80ece:	601a      	str	r2, [r3, #0]
				break;
   80ed0:	e032      	b.n	80f38 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80ed2:	4b25      	ldr	r3, [pc, #148]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80ed4:	6a1b      	ldr	r3, [r3, #32]
   80ed6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80eda:	d003      	beq.n	80ee4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80edc:	4a25      	ldr	r2, [pc, #148]	; (80f74 <SystemCoreClockUpdate+0x108>)
   80ede:	4b24      	ldr	r3, [pc, #144]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80ee0:	601a      	str	r2, [r3, #0]
   80ee2:	e012      	b.n	80f0a <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80ee4:	4a24      	ldr	r2, [pc, #144]	; (80f78 <SystemCoreClockUpdate+0x10c>)
   80ee6:	4b22      	ldr	r3, [pc, #136]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80ee8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80eea:	4b1f      	ldr	r3, [pc, #124]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80eec:	6a1b      	ldr	r3, [r3, #32]
   80eee:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80ef2:	2b10      	cmp	r3, #16
   80ef4:	d002      	beq.n	80efc <SystemCoreClockUpdate+0x90>
   80ef6:	2b20      	cmp	r3, #32
   80ef8:	d004      	beq.n	80f04 <SystemCoreClockUpdate+0x98>
   80efa:	e006      	b.n	80f0a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80efc:	4a1f      	ldr	r2, [pc, #124]	; (80f7c <SystemCoreClockUpdate+0x110>)
   80efe:	4b1c      	ldr	r3, [pc, #112]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80f00:	601a      	str	r2, [r3, #0]
				break;
   80f02:	e002      	b.n	80f0a <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80f04:	4a1b      	ldr	r2, [pc, #108]	; (80f74 <SystemCoreClockUpdate+0x108>)
   80f06:	4b1a      	ldr	r3, [pc, #104]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80f08:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80f0a:	4b17      	ldr	r3, [pc, #92]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f0e:	f003 0303 	and.w	r3, r3, #3
   80f12:	2b02      	cmp	r3, #2
   80f14:	d10d      	bne.n	80f32 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80f16:	4b14      	ldr	r3, [pc, #80]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80f18:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80f1a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80f1c:	4b14      	ldr	r3, [pc, #80]	; (80f70 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80f1e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80f22:	681a      	ldr	r2, [r3, #0]
   80f24:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80f28:	b2c9      	uxtb	r1, r1
   80f2a:	fbb2 f2f1 	udiv	r2, r2, r1
   80f2e:	601a      	str	r2, [r3, #0]
   80f30:	e002      	b.n	80f38 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80f32:	4a13      	ldr	r2, [pc, #76]	; (80f80 <SystemCoreClockUpdate+0x114>)
   80f34:	4b0e      	ldr	r3, [pc, #56]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80f36:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80f38:	4b0b      	ldr	r3, [pc, #44]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80f3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80f40:	2b70      	cmp	r3, #112	; 0x70
   80f42:	d107      	bne.n	80f54 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80f44:	4b0a      	ldr	r3, [pc, #40]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80f46:	681a      	ldr	r2, [r3, #0]
   80f48:	490e      	ldr	r1, [pc, #56]	; (80f84 <SystemCoreClockUpdate+0x118>)
   80f4a:	fba1 0202 	umull	r0, r2, r1, r2
   80f4e:	0852      	lsrs	r2, r2, #1
   80f50:	601a      	str	r2, [r3, #0]
   80f52:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80f54:	4b04      	ldr	r3, [pc, #16]	; (80f68 <SystemCoreClockUpdate+0xfc>)
   80f56:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80f58:	4b05      	ldr	r3, [pc, #20]	; (80f70 <SystemCoreClockUpdate+0x104>)
   80f5a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80f5e:	681a      	ldr	r2, [r3, #0]
   80f60:	40ca      	lsrs	r2, r1
   80f62:	601a      	str	r2, [r3, #0]
   80f64:	4770      	bx	lr
   80f66:	bf00      	nop
   80f68:	400e0600 	.word	0x400e0600
   80f6c:	400e1a10 	.word	0x400e1a10
   80f70:	20070158 	.word	0x20070158
   80f74:	00b71b00 	.word	0x00b71b00
   80f78:	003d0900 	.word	0x003d0900
   80f7c:	007a1200 	.word	0x007a1200
   80f80:	0e4e1c00 	.word	0x0e4e1c00
   80f84:	aaaaaaab 	.word	0xaaaaaaab

00080f88 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80f88:	4b09      	ldr	r3, [pc, #36]	; (80fb0 <_sbrk+0x28>)
   80f8a:	681b      	ldr	r3, [r3, #0]
   80f8c:	b913      	cbnz	r3, 80f94 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80f8e:	4a09      	ldr	r2, [pc, #36]	; (80fb4 <_sbrk+0x2c>)
   80f90:	4b07      	ldr	r3, [pc, #28]	; (80fb0 <_sbrk+0x28>)
   80f92:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80f94:	4b06      	ldr	r3, [pc, #24]	; (80fb0 <_sbrk+0x28>)
   80f96:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80f98:	181a      	adds	r2, r3, r0
   80f9a:	4907      	ldr	r1, [pc, #28]	; (80fb8 <_sbrk+0x30>)
   80f9c:	4291      	cmp	r1, r2
   80f9e:	db04      	blt.n	80faa <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80fa0:	4610      	mov	r0, r2
   80fa2:	4a03      	ldr	r2, [pc, #12]	; (80fb0 <_sbrk+0x28>)
   80fa4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80fa6:	4618      	mov	r0, r3
   80fa8:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80faa:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80fae:	4770      	bx	lr
   80fb0:	20070a5c 	.word	0x20070a5c
   80fb4:	2007ad18 	.word	0x2007ad18
   80fb8:	20087ffc 	.word	0x20087ffc

00080fbc <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80fbc:	f04f 30ff 	mov.w	r0, #4294967295
   80fc0:	4770      	bx	lr
   80fc2:	bf00      	nop

00080fc4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80fc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80fc8:	604b      	str	r3, [r1, #4]

	return 0;
}
   80fca:	2000      	movs	r0, #0
   80fcc:	4770      	bx	lr
   80fce:	bf00      	nop

00080fd0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80fd0:	2001      	movs	r0, #1
   80fd2:	4770      	bx	lr

00080fd4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80fd4:	2000      	movs	r0, #0
   80fd6:	4770      	bx	lr

00080fd8 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80fd8:	f100 0308 	add.w	r3, r0, #8
   80fdc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80fde:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80fe2:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80fe4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80fe6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80fe8:	2300      	movs	r3, #0
   80fea:	6003      	str	r3, [r0, #0]
   80fec:	4770      	bx	lr
   80fee:	bf00      	nop

00080ff0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80ff0:	2300      	movs	r3, #0
   80ff2:	6103      	str	r3, [r0, #16]
   80ff4:	4770      	bx	lr
   80ff6:	bf00      	nop

00080ff8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80ff8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80ffa:	685a      	ldr	r2, [r3, #4]
   80ffc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80ffe:	6842      	ldr	r2, [r0, #4]
   81000:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81002:	685a      	ldr	r2, [r3, #4]
   81004:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81006:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81008:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8100a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8100c:	6803      	ldr	r3, [r0, #0]
   8100e:	3301      	adds	r3, #1
   81010:	6003      	str	r3, [r0, #0]
   81012:	4770      	bx	lr

00081014 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   81014:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   81016:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81018:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8101c:	429c      	cmp	r4, r3
   8101e:	d101      	bne.n	81024 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81020:	6903      	ldr	r3, [r0, #16]
   81022:	e00c      	b.n	8103e <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   81024:	f100 0308 	add.w	r3, r0, #8
   81028:	68c2      	ldr	r2, [r0, #12]
   8102a:	8812      	ldrh	r2, [r2, #0]
   8102c:	b292      	uxth	r2, r2
   8102e:	4294      	cmp	r4, r2
   81030:	d305      	bcc.n	8103e <vListInsert+0x2a>
   81032:	685b      	ldr	r3, [r3, #4]
   81034:	685a      	ldr	r2, [r3, #4]
   81036:	8812      	ldrh	r2, [r2, #0]
   81038:	b292      	uxth	r2, r2
   8103a:	4294      	cmp	r4, r2
   8103c:	d2f9      	bcs.n	81032 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   8103e:	685a      	ldr	r2, [r3, #4]
   81040:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81042:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81044:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81046:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81048:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8104a:	6803      	ldr	r3, [r0, #0]
   8104c:	3301      	adds	r3, #1
   8104e:	6003      	str	r3, [r0, #0]
}
   81050:	f85d 4b04 	ldr.w	r4, [sp], #4
   81054:	4770      	bx	lr
   81056:	bf00      	nop

00081058 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81058:	6843      	ldr	r3, [r0, #4]
   8105a:	6882      	ldr	r2, [r0, #8]
   8105c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8105e:	6883      	ldr	r3, [r0, #8]
   81060:	6842      	ldr	r2, [r0, #4]
   81062:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81064:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81066:	685a      	ldr	r2, [r3, #4]
   81068:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8106a:	bf04      	itt	eq
   8106c:	6882      	ldreq	r2, [r0, #8]
   8106e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81070:	2200      	movs	r2, #0
   81072:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81074:	681a      	ldr	r2, [r3, #0]
   81076:	3a01      	subs	r2, #1
   81078:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8107a:	6818      	ldr	r0, [r3, #0]
}
   8107c:	4770      	bx	lr
   8107e:	bf00      	nop

00081080 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81080:	4803      	ldr	r0, [pc, #12]	; (81090 <prvPortStartFirstTask+0x10>)
   81082:	6800      	ldr	r0, [r0, #0]
   81084:	6800      	ldr	r0, [r0, #0]
   81086:	f380 8808 	msr	MSP, r0
   8108a:	b662      	cpsie	i
   8108c:	df00      	svc	0
   8108e:	bf00      	nop
   81090:	e000ed08 	.word	0xe000ed08

00081094 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81094:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81098:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   8109c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   810a0:	2300      	movs	r3, #0
   810a2:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   810a6:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   810aa:	3840      	subs	r0, #64	; 0x40
   810ac:	4770      	bx	lr
   810ae:	bf00      	nop

000810b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   810b0:	4b06      	ldr	r3, [pc, #24]	; (810cc <pxCurrentTCBConst2>)
   810b2:	6819      	ldr	r1, [r3, #0]
   810b4:	6808      	ldr	r0, [r1, #0]
   810b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   810ba:	f380 8809 	msr	PSP, r0
   810be:	f04f 0000 	mov.w	r0, #0
   810c2:	f380 8811 	msr	BASEPRI, r0
   810c6:	f04e 0e0d 	orr.w	lr, lr, #13
   810ca:	4770      	bx	lr

000810cc <pxCurrentTCBConst2>:
   810cc:	20078b88 	.word	0x20078b88

000810d0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   810d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   810d4:	4b01      	ldr	r3, [pc, #4]	; (810dc <vPortYieldFromISR+0xc>)
   810d6:	601a      	str	r2, [r3, #0]
   810d8:	4770      	bx	lr
   810da:	bf00      	nop
   810dc:	e000ed04 	.word	0xe000ed04

000810e0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   810e0:	f3ef 8011 	mrs	r0, BASEPRI
   810e4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   810e8:	f381 8811 	msr	BASEPRI, r1
   810ec:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   810ee:	2000      	movs	r0, #0

000810f0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   810f0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   810f2:	4b03      	ldr	r3, [pc, #12]	; (81100 <vPortEnterCritical+0x10>)
   810f4:	4798      	blx	r3
	uxCriticalNesting++;
   810f6:	4b03      	ldr	r3, [pc, #12]	; (81104 <vPortEnterCritical+0x14>)
   810f8:	681a      	ldr	r2, [r3, #0]
   810fa:	3201      	adds	r2, #1
   810fc:	601a      	str	r2, [r3, #0]
   810fe:	bd08      	pop	{r3, pc}
   81100:	000810e1 	.word	0x000810e1
   81104:	2007015c 	.word	0x2007015c

00081108 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   81108:	f380 8811 	msr	BASEPRI, r0
   8110c:	4770      	bx	lr
   8110e:	bf00      	nop

00081110 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81110:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81112:	4a04      	ldr	r2, [pc, #16]	; (81124 <vPortExitCritical+0x14>)
   81114:	6813      	ldr	r3, [r2, #0]
   81116:	3b01      	subs	r3, #1
   81118:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   8111a:	b913      	cbnz	r3, 81122 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   8111c:	2000      	movs	r0, #0
   8111e:	4b02      	ldr	r3, [pc, #8]	; (81128 <vPortExitCritical+0x18>)
   81120:	4798      	blx	r3
   81122:	bd08      	pop	{r3, pc}
   81124:	2007015c 	.word	0x2007015c
   81128:	00081109 	.word	0x00081109

0008112c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8112c:	f3ef 8009 	mrs	r0, PSP
   81130:	4b0c      	ldr	r3, [pc, #48]	; (81164 <pxCurrentTCBConst>)
   81132:	681a      	ldr	r2, [r3, #0]
   81134:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81138:	6010      	str	r0, [r2, #0]
   8113a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8113e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81142:	f380 8811 	msr	BASEPRI, r0
   81146:	f000 fec5 	bl	81ed4 <vTaskSwitchContext>
   8114a:	f04f 0000 	mov.w	r0, #0
   8114e:	f380 8811 	msr	BASEPRI, r0
   81152:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81156:	6819      	ldr	r1, [r3, #0]
   81158:	6808      	ldr	r0, [r1, #0]
   8115a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8115e:	f380 8809 	msr	PSP, r0
   81162:	4770      	bx	lr

00081164 <pxCurrentTCBConst>:
   81164:	20078b88 	.word	0x20078b88

00081168 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81168:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8116a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8116e:	4b05      	ldr	r3, [pc, #20]	; (81184 <SysTick_Handler+0x1c>)
   81170:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81172:	4b05      	ldr	r3, [pc, #20]	; (81188 <SysTick_Handler+0x20>)
   81174:	4798      	blx	r3
	{
		vTaskIncrementTick();
   81176:	4b05      	ldr	r3, [pc, #20]	; (8118c <SysTick_Handler+0x24>)
   81178:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8117a:	2000      	movs	r0, #0
   8117c:	4b04      	ldr	r3, [pc, #16]	; (81190 <SysTick_Handler+0x28>)
   8117e:	4798      	blx	r3
   81180:	bd08      	pop	{r3, pc}
   81182:	bf00      	nop
   81184:	e000ed04 	.word	0xe000ed04
   81188:	000810e1 	.word	0x000810e1
   8118c:	00081b85 	.word	0x00081b85
   81190:	00081109 	.word	0x00081109

00081194 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   81194:	4a03      	ldr	r2, [pc, #12]	; (811a4 <vPortSetupTimerInterrupt+0x10>)
   81196:	4b04      	ldr	r3, [pc, #16]	; (811a8 <vPortSetupTimerInterrupt+0x14>)
   81198:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8119a:	2207      	movs	r2, #7
   8119c:	3b04      	subs	r3, #4
   8119e:	601a      	str	r2, [r3, #0]
   811a0:	4770      	bx	lr
   811a2:	bf00      	nop
   811a4:	0001481f 	.word	0x0001481f
   811a8:	e000e014 	.word	0xe000e014

000811ac <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   811ac:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   811ae:	4b09      	ldr	r3, [pc, #36]	; (811d4 <xPortStartScheduler+0x28>)
   811b0:	681a      	ldr	r2, [r3, #0]
   811b2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   811b6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   811b8:	681a      	ldr	r2, [r3, #0]
   811ba:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   811be:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   811c0:	4b05      	ldr	r3, [pc, #20]	; (811d8 <xPortStartScheduler+0x2c>)
   811c2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   811c4:	2400      	movs	r4, #0
   811c6:	4b05      	ldr	r3, [pc, #20]	; (811dc <xPortStartScheduler+0x30>)
   811c8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   811ca:	4b05      	ldr	r3, [pc, #20]	; (811e0 <xPortStartScheduler+0x34>)
   811cc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   811ce:	4620      	mov	r0, r4
   811d0:	bd10      	pop	{r4, pc}
   811d2:	bf00      	nop
   811d4:	e000ed20 	.word	0xe000ed20
   811d8:	00081195 	.word	0x00081195
   811dc:	2007015c 	.word	0x2007015c
   811e0:	00081081 	.word	0x00081081

000811e4 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   811e4:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   811e6:	4a13      	ldr	r2, [pc, #76]	; (81234 <prvInsertBlockIntoFreeList+0x50>)
   811e8:	6813      	ldr	r3, [r2, #0]
   811ea:	4283      	cmp	r3, r0
   811ec:	d201      	bcs.n	811f2 <prvInsertBlockIntoFreeList+0xe>
   811ee:	461a      	mov	r2, r3
   811f0:	e7fa      	b.n	811e8 <prvInsertBlockIntoFreeList+0x4>
   811f2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   811f4:	6854      	ldr	r4, [r2, #4]
   811f6:	1915      	adds	r5, r2, r4
   811f8:	4285      	cmp	r5, r0
   811fa:	d103      	bne.n	81204 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   811fc:	6868      	ldr	r0, [r5, #4]
   811fe:	4404      	add	r4, r0
   81200:	6054      	str	r4, [r2, #4]
   81202:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   81204:	6842      	ldr	r2, [r0, #4]
   81206:	1884      	adds	r4, r0, r2
   81208:	42a3      	cmp	r3, r4
   8120a:	d10c      	bne.n	81226 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   8120c:	4c0a      	ldr	r4, [pc, #40]	; (81238 <prvInsertBlockIntoFreeList+0x54>)
   8120e:	6824      	ldr	r4, [r4, #0]
   81210:	429c      	cmp	r4, r3
   81212:	d006      	beq.n	81222 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81214:	685b      	ldr	r3, [r3, #4]
   81216:	441a      	add	r2, r3
   81218:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   8121a:	680b      	ldr	r3, [r1, #0]
   8121c:	681b      	ldr	r3, [r3, #0]
   8121e:	6003      	str	r3, [r0, #0]
   81220:	e002      	b.n	81228 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81222:	6003      	str	r3, [r0, #0]
   81224:	e000      	b.n	81228 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81226:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81228:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   8122a:	bf18      	it	ne
   8122c:	6008      	strne	r0, [r1, #0]
	}
}
   8122e:	bc30      	pop	{r4, r5}
   81230:	4770      	bx	lr
   81232:	bf00      	nop
   81234:	20078a64 	.word	0x20078a64
   81238:	20078a60 	.word	0x20078a60

0008123c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   8123c:	b538      	push	{r3, r4, r5, lr}
   8123e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   81240:	4b28      	ldr	r3, [pc, #160]	; (812e4 <pvPortMalloc+0xa8>)
   81242:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81244:	4b28      	ldr	r3, [pc, #160]	; (812e8 <pvPortMalloc+0xac>)
   81246:	681b      	ldr	r3, [r3, #0]
   81248:	b99b      	cbnz	r3, 81272 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   8124a:	4a28      	ldr	r2, [pc, #160]	; (812ec <pvPortMalloc+0xb0>)
   8124c:	4b28      	ldr	r3, [pc, #160]	; (812f0 <pvPortMalloc+0xb4>)
   8124e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81250:	2100      	movs	r1, #0
   81252:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81254:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   81258:	1898      	adds	r0, r3, r2
   8125a:	4d23      	ldr	r5, [pc, #140]	; (812e8 <pvPortMalloc+0xac>)
   8125c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8125e:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   81262:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81264:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81266:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81268:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8126a:	4b22      	ldr	r3, [pc, #136]	; (812f4 <pvPortMalloc+0xb8>)
   8126c:	681a      	ldr	r2, [r3, #0]
   8126e:	3a10      	subs	r2, #16
   81270:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   81272:	2c00      	cmp	r4, #0
   81274:	d02d      	beq.n	812d2 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81276:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8127a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8127e:	bf1c      	itt	ne
   81280:	f022 0207 	bicne.w	r2, r2, #7
   81284:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81286:	1e51      	subs	r1, r2, #1
   81288:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   8128c:	4299      	cmp	r1, r3
   8128e:	d822      	bhi.n	812d6 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81290:	4916      	ldr	r1, [pc, #88]	; (812ec <pvPortMalloc+0xb0>)
   81292:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81294:	6863      	ldr	r3, [r4, #4]
   81296:	429a      	cmp	r2, r3
   81298:	d904      	bls.n	812a4 <pvPortMalloc+0x68>
   8129a:	6823      	ldr	r3, [r4, #0]
   8129c:	b113      	cbz	r3, 812a4 <pvPortMalloc+0x68>
   8129e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   812a0:	461c      	mov	r4, r3
   812a2:	e7f7      	b.n	81294 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   812a4:	4b10      	ldr	r3, [pc, #64]	; (812e8 <pvPortMalloc+0xac>)
   812a6:	681b      	ldr	r3, [r3, #0]
   812a8:	429c      	cmp	r4, r3
   812aa:	d016      	beq.n	812da <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   812ac:	680d      	ldr	r5, [r1, #0]
   812ae:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   812b0:	6823      	ldr	r3, [r4, #0]
   812b2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   812b4:	6863      	ldr	r3, [r4, #4]
   812b6:	1a9b      	subs	r3, r3, r2
   812b8:	2b20      	cmp	r3, #32
   812ba:	d904      	bls.n	812c6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   812bc:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   812be:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   812c0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   812c2:	4b0d      	ldr	r3, [pc, #52]	; (812f8 <pvPortMalloc+0xbc>)
   812c4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   812c6:	4b0b      	ldr	r3, [pc, #44]	; (812f4 <pvPortMalloc+0xb8>)
   812c8:	681a      	ldr	r2, [r3, #0]
   812ca:	6861      	ldr	r1, [r4, #4]
   812cc:	1a52      	subs	r2, r2, r1
   812ce:	601a      	str	r2, [r3, #0]
   812d0:	e004      	b.n	812dc <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   812d2:	2500      	movs	r5, #0
   812d4:	e002      	b.n	812dc <pvPortMalloc+0xa0>
   812d6:	2500      	movs	r5, #0
   812d8:	e000      	b.n	812dc <pvPortMalloc+0xa0>
   812da:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   812dc:	4b07      	ldr	r3, [pc, #28]	; (812fc <pvPortMalloc+0xc0>)
   812de:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   812e0:	4628      	mov	r0, r5
   812e2:	bd38      	pop	{r3, r4, r5, pc}
   812e4:	00081b55 	.word	0x00081b55
   812e8:	20078a60 	.word	0x20078a60
   812ec:	20078a64 	.word	0x20078a64
   812f0:	20070a60 	.word	0x20070a60
   812f4:	20070160 	.word	0x20070160
   812f8:	000811e5 	.word	0x000811e5
   812fc:	00081cb1 	.word	0x00081cb1

00081300 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81300:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   81302:	4604      	mov	r4, r0
   81304:	b168      	cbz	r0, 81322 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   81306:	4b07      	ldr	r3, [pc, #28]	; (81324 <vPortFree+0x24>)
   81308:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   8130a:	4b07      	ldr	r3, [pc, #28]	; (81328 <vPortFree+0x28>)
   8130c:	6819      	ldr	r1, [r3, #0]
   8130e:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81312:	440a      	add	r2, r1
   81314:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81316:	f1a4 0010 	sub.w	r0, r4, #16
   8131a:	4b04      	ldr	r3, [pc, #16]	; (8132c <vPortFree+0x2c>)
   8131c:	4798      	blx	r3
		}
		xTaskResumeAll();
   8131e:	4b04      	ldr	r3, [pc, #16]	; (81330 <vPortFree+0x30>)
   81320:	4798      	blx	r3
   81322:	bd10      	pop	{r4, pc}
   81324:	00081b55 	.word	0x00081b55
   81328:	20070160 	.word	0x20070160
   8132c:	000811e5 	.word	0x000811e5
   81330:	00081cb1 	.word	0x00081cb1

00081334 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81334:	b510      	push	{r4, lr}
   81336:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81338:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8133a:	b93b      	cbnz	r3, 8134c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8133c:	6803      	ldr	r3, [r0, #0]
   8133e:	bb1b      	cbnz	r3, 81388 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81340:	6840      	ldr	r0, [r0, #4]
   81342:	4b13      	ldr	r3, [pc, #76]	; (81390 <prvCopyDataToQueue+0x5c>)
   81344:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81346:	2300      	movs	r3, #0
   81348:	6063      	str	r3, [r4, #4]
   8134a:	e01d      	b.n	81388 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   8134c:	b96a      	cbnz	r2, 8136a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8134e:	6880      	ldr	r0, [r0, #8]
   81350:	461a      	mov	r2, r3
   81352:	4b10      	ldr	r3, [pc, #64]	; (81394 <prvCopyDataToQueue+0x60>)
   81354:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81356:	68a2      	ldr	r2, [r4, #8]
   81358:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8135a:	4413      	add	r3, r2
   8135c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   8135e:	6862      	ldr	r2, [r4, #4]
   81360:	4293      	cmp	r3, r2
   81362:	d311      	bcc.n	81388 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81364:	6823      	ldr	r3, [r4, #0]
   81366:	60a3      	str	r3, [r4, #8]
   81368:	e00e      	b.n	81388 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8136a:	68c0      	ldr	r0, [r0, #12]
   8136c:	461a      	mov	r2, r3
   8136e:	4b09      	ldr	r3, [pc, #36]	; (81394 <prvCopyDataToQueue+0x60>)
   81370:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81372:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81374:	4252      	negs	r2, r2
   81376:	68e3      	ldr	r3, [r4, #12]
   81378:	4413      	add	r3, r2
   8137a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   8137c:	6821      	ldr	r1, [r4, #0]
   8137e:	428b      	cmp	r3, r1
   81380:	d202      	bcs.n	81388 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81382:	6863      	ldr	r3, [r4, #4]
   81384:	441a      	add	r2, r3
   81386:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81388:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8138a:	3301      	adds	r3, #1
   8138c:	63a3      	str	r3, [r4, #56]	; 0x38
   8138e:	bd10      	pop	{r4, pc}
   81390:	000821fd 	.word	0x000821fd
   81394:	000831d9 	.word	0x000831d9

00081398 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   81398:	b538      	push	{r3, r4, r5, lr}
   8139a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   8139c:	6805      	ldr	r5, [r0, #0]
   8139e:	b15d      	cbz	r5, 813b8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   813a0:	6c02      	ldr	r2, [r0, #64]	; 0x40
   813a2:	68c4      	ldr	r4, [r0, #12]
   813a4:	4414      	add	r4, r2
   813a6:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   813a8:	6840      	ldr	r0, [r0, #4]
   813aa:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   813ac:	bf28      	it	cs
   813ae:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   813b0:	4608      	mov	r0, r1
   813b2:	68d9      	ldr	r1, [r3, #12]
   813b4:	4b01      	ldr	r3, [pc, #4]	; (813bc <prvCopyDataFromQueue+0x24>)
   813b6:	4798      	blx	r3
   813b8:	bd38      	pop	{r3, r4, r5, pc}
   813ba:	bf00      	nop
   813bc:	000831d9 	.word	0x000831d9

000813c0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   813c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   813c2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   813c4:	4b1d      	ldr	r3, [pc, #116]	; (8143c <prvUnlockQueue+0x7c>)
   813c6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   813c8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   813ca:	2b00      	cmp	r3, #0
   813cc:	dd12      	ble.n	813f4 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   813ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
   813d0:	b183      	cbz	r3, 813f4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   813d2:	f104 0624 	add.w	r6, r4, #36	; 0x24
   813d6:	4d1a      	ldr	r5, [pc, #104]	; (81440 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   813d8:	4f1a      	ldr	r7, [pc, #104]	; (81444 <prvUnlockQueue+0x84>)
   813da:	e001      	b.n	813e0 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   813dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   813de:	b14b      	cbz	r3, 813f4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   813e0:	4630      	mov	r0, r6
   813e2:	47a8      	blx	r5
   813e4:	b100      	cbz	r0, 813e8 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   813e6:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   813e8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   813ea:	3b01      	subs	r3, #1
   813ec:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   813ee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   813f0:	2b00      	cmp	r3, #0
   813f2:	dcf3      	bgt.n	813dc <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   813f4:	f04f 33ff 	mov.w	r3, #4294967295
   813f8:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   813fa:	4b13      	ldr	r3, [pc, #76]	; (81448 <prvUnlockQueue+0x88>)
   813fc:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   813fe:	4b0f      	ldr	r3, [pc, #60]	; (8143c <prvUnlockQueue+0x7c>)
   81400:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81402:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81404:	2b00      	cmp	r3, #0
   81406:	dd12      	ble.n	8142e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81408:	6923      	ldr	r3, [r4, #16]
   8140a:	b183      	cbz	r3, 8142e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8140c:	f104 0610 	add.w	r6, r4, #16
   81410:	4d0b      	ldr	r5, [pc, #44]	; (81440 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   81412:	4f0c      	ldr	r7, [pc, #48]	; (81444 <prvUnlockQueue+0x84>)
   81414:	e001      	b.n	8141a <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81416:	6923      	ldr	r3, [r4, #16]
   81418:	b14b      	cbz	r3, 8142e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8141a:	4630      	mov	r0, r6
   8141c:	47a8      	blx	r5
   8141e:	b100      	cbz	r0, 81422 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81420:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81422:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81424:	3b01      	subs	r3, #1
   81426:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81428:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8142a:	2b00      	cmp	r3, #0
   8142c:	dcf3      	bgt.n	81416 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   8142e:	f04f 33ff 	mov.w	r3, #4294967295
   81432:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81434:	4b04      	ldr	r3, [pc, #16]	; (81448 <prvUnlockQueue+0x88>)
   81436:	4798      	blx	r3
   81438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8143a:	bf00      	nop
   8143c:	000810f1 	.word	0x000810f1
   81440:	00082011 	.word	0x00082011
   81444:	00082149 	.word	0x00082149
   81448:	00081111 	.word	0x00081111

0008144c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   8144c:	b538      	push	{r3, r4, r5, lr}
   8144e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81450:	4604      	mov	r4, r0
   81452:	b918      	cbnz	r0, 8145c <xQueueGenericReset+0x10>
   81454:	4b16      	ldr	r3, [pc, #88]	; (814b0 <xQueueGenericReset+0x64>)
   81456:	4798      	blx	r3
   81458:	bf00      	nop
   8145a:	e7fd      	b.n	81458 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   8145c:	4b15      	ldr	r3, [pc, #84]	; (814b4 <xQueueGenericReset+0x68>)
   8145e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81460:	6823      	ldr	r3, [r4, #0]
   81462:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81464:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81466:	fb00 f002 	mul.w	r0, r0, r2
   8146a:	1819      	adds	r1, r3, r0
   8146c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   8146e:	2100      	movs	r1, #0
   81470:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81472:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81474:	1a82      	subs	r2, r0, r2
   81476:	4413      	add	r3, r2
   81478:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   8147a:	f04f 33ff 	mov.w	r3, #4294967295
   8147e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81480:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81482:	b955      	cbnz	r5, 8149a <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81484:	6923      	ldr	r3, [r4, #16]
   81486:	b17b      	cbz	r3, 814a8 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81488:	f104 0010 	add.w	r0, r4, #16
   8148c:	4b0a      	ldr	r3, [pc, #40]	; (814b8 <xQueueGenericReset+0x6c>)
   8148e:	4798      	blx	r3
   81490:	2801      	cmp	r0, #1
   81492:	d109      	bne.n	814a8 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81494:	4b09      	ldr	r3, [pc, #36]	; (814bc <xQueueGenericReset+0x70>)
   81496:	4798      	blx	r3
   81498:	e006      	b.n	814a8 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8149a:	f104 0010 	add.w	r0, r4, #16
   8149e:	4d08      	ldr	r5, [pc, #32]	; (814c0 <xQueueGenericReset+0x74>)
   814a0:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   814a2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   814a6:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   814a8:	4b06      	ldr	r3, [pc, #24]	; (814c4 <xQueueGenericReset+0x78>)
   814aa:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   814ac:	2001      	movs	r0, #1
   814ae:	bd38      	pop	{r3, r4, r5, pc}
   814b0:	000810e1 	.word	0x000810e1
   814b4:	000810f1 	.word	0x000810f1
   814b8:	00082011 	.word	0x00082011
   814bc:	000810d1 	.word	0x000810d1
   814c0:	00080fd9 	.word	0x00080fd9
   814c4:	00081111 	.word	0x00081111

000814c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   814c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   814ca:	460d      	mov	r5, r1
   814cc:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   814ce:	4606      	mov	r6, r0
   814d0:	b188      	cbz	r0, 814f6 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   814d2:	2050      	movs	r0, #80	; 0x50
   814d4:	4b0e      	ldr	r3, [pc, #56]	; (81510 <xQueueGenericCreate+0x48>)
   814d6:	4798      	blx	r3
		if( pxNewQueue != NULL )
   814d8:	4604      	mov	r4, r0
   814da:	b160      	cbz	r0, 814f6 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   814dc:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   814e0:	3001      	adds	r0, #1
   814e2:	4b0b      	ldr	r3, [pc, #44]	; (81510 <xQueueGenericCreate+0x48>)
   814e4:	4798      	blx	r3
   814e6:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   814e8:	b940      	cbnz	r0, 814fc <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   814ea:	4620      	mov	r0, r4
   814ec:	4b09      	ldr	r3, [pc, #36]	; (81514 <xQueueGenericCreate+0x4c>)
   814ee:	4798      	blx	r3
   814f0:	e001      	b.n	814f6 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   814f2:	bf00      	nop
   814f4:	e7fd      	b.n	814f2 <xQueueGenericCreate+0x2a>
   814f6:	4b08      	ldr	r3, [pc, #32]	; (81518 <xQueueGenericCreate+0x50>)
   814f8:	4798      	blx	r3
   814fa:	e7fa      	b.n	814f2 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   814fc:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   814fe:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81500:	4620      	mov	r0, r4
   81502:	2101      	movs	r1, #1
   81504:	4b05      	ldr	r3, [pc, #20]	; (8151c <xQueueGenericCreate+0x54>)
   81506:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81508:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   8150c:	4620      	mov	r0, r4
   8150e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81510:	0008123d 	.word	0x0008123d
   81514:	00081301 	.word	0x00081301
   81518:	000810e1 	.word	0x000810e1
   8151c:	0008144d 	.word	0x0008144d

00081520 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81524:	b085      	sub	sp, #20
   81526:	468a      	mov	sl, r1
   81528:	469b      	mov	fp, r3
   8152a:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   8152e:	4604      	mov	r4, r0
   81530:	b918      	cbnz	r0, 8153a <xQueueGenericSend+0x1a>
   81532:	4b38      	ldr	r3, [pc, #224]	; (81614 <xQueueGenericSend+0xf4>)
   81534:	4798      	blx	r3
   81536:	bf00      	nop
   81538:	e7fd      	b.n	81536 <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8153a:	b909      	cbnz	r1, 81540 <xQueueGenericSend+0x20>
   8153c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8153e:	b91b      	cbnz	r3, 81548 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81540:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81542:	4e35      	ldr	r6, [pc, #212]	; (81618 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81544:	4d35      	ldr	r5, [pc, #212]	; (8161c <xQueueGenericSend+0xfc>)
   81546:	e003      	b.n	81550 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81548:	4b32      	ldr	r3, [pc, #200]	; (81614 <xQueueGenericSend+0xf4>)
   8154a:	4798      	blx	r3
   8154c:	bf00      	nop
   8154e:	e7fd      	b.n	8154c <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81550:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81552:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81554:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81556:	429a      	cmp	r2, r3
   81558:	d212      	bcs.n	81580 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8155a:	4620      	mov	r0, r4
   8155c:	4651      	mov	r1, sl
   8155e:	465a      	mov	r2, fp
   81560:	4b2f      	ldr	r3, [pc, #188]	; (81620 <xQueueGenericSend+0x100>)
   81562:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81564:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81566:	b13b      	cbz	r3, 81578 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81568:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8156c:	4b2d      	ldr	r3, [pc, #180]	; (81624 <xQueueGenericSend+0x104>)
   8156e:	4798      	blx	r3
   81570:	2801      	cmp	r0, #1
   81572:	d101      	bne.n	81578 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81574:	4b2c      	ldr	r3, [pc, #176]	; (81628 <xQueueGenericSend+0x108>)
   81576:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81578:	4b28      	ldr	r3, [pc, #160]	; (8161c <xQueueGenericSend+0xfc>)
   8157a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8157c:	2001      	movs	r0, #1
   8157e:	e046      	b.n	8160e <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81580:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81584:	b91b      	cbnz	r3, 8158e <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81586:	4b25      	ldr	r3, [pc, #148]	; (8161c <xQueueGenericSend+0xfc>)
   81588:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8158a:	2000      	movs	r0, #0
   8158c:	e03f      	b.n	8160e <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   8158e:	b91f      	cbnz	r7, 81598 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81590:	a802      	add	r0, sp, #8
   81592:	4b26      	ldr	r3, [pc, #152]	; (8162c <xQueueGenericSend+0x10c>)
   81594:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   81596:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81598:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8159a:	4b25      	ldr	r3, [pc, #148]	; (81630 <xQueueGenericSend+0x110>)
   8159c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8159e:	47b0      	blx	r6
   815a0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   815a2:	f1b3 3fff 	cmp.w	r3, #4294967295
   815a6:	bf04      	itt	eq
   815a8:	2300      	moveq	r3, #0
   815aa:	6463      	streq	r3, [r4, #68]	; 0x44
   815ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815ae:	f1b3 3fff 	cmp.w	r3, #4294967295
   815b2:	bf04      	itt	eq
   815b4:	2300      	moveq	r3, #0
   815b6:	64a3      	streq	r3, [r4, #72]	; 0x48
   815b8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   815ba:	a802      	add	r0, sp, #8
   815bc:	f10d 0106 	add.w	r1, sp, #6
   815c0:	4b1c      	ldr	r3, [pc, #112]	; (81634 <xQueueGenericSend+0x114>)
   815c2:	4798      	blx	r3
   815c4:	b9e8      	cbnz	r0, 81602 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   815c6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   815c8:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   815cc:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   815d0:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   815d2:	45c1      	cmp	r9, r8
   815d4:	d10f      	bne.n	815f6 <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   815d6:	f104 0010 	add.w	r0, r4, #16
   815da:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   815de:	4b16      	ldr	r3, [pc, #88]	; (81638 <xQueueGenericSend+0x118>)
   815e0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   815e2:	4620      	mov	r0, r4
   815e4:	4b15      	ldr	r3, [pc, #84]	; (8163c <xQueueGenericSend+0x11c>)
   815e6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   815e8:	4b15      	ldr	r3, [pc, #84]	; (81640 <xQueueGenericSend+0x120>)
   815ea:	4798      	blx	r3
   815ec:	2800      	cmp	r0, #0
   815ee:	d1af      	bne.n	81550 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   815f0:	4b0d      	ldr	r3, [pc, #52]	; (81628 <xQueueGenericSend+0x108>)
   815f2:	4798      	blx	r3
   815f4:	e7ac      	b.n	81550 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   815f6:	4620      	mov	r0, r4
   815f8:	4b10      	ldr	r3, [pc, #64]	; (8163c <xQueueGenericSend+0x11c>)
   815fa:	4798      	blx	r3
				( void ) xTaskResumeAll();
   815fc:	4b10      	ldr	r3, [pc, #64]	; (81640 <xQueueGenericSend+0x120>)
   815fe:	4798      	blx	r3
   81600:	e7a6      	b.n	81550 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   81602:	4620      	mov	r0, r4
   81604:	4b0d      	ldr	r3, [pc, #52]	; (8163c <xQueueGenericSend+0x11c>)
   81606:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81608:	4b0d      	ldr	r3, [pc, #52]	; (81640 <xQueueGenericSend+0x120>)
   8160a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   8160c:	2000      	movs	r0, #0
		}
	}
}
   8160e:	b005      	add	sp, #20
   81610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81614:	000810e1 	.word	0x000810e1
   81618:	000810f1 	.word	0x000810f1
   8161c:	00081111 	.word	0x00081111
   81620:	00081335 	.word	0x00081335
   81624:	00082011 	.word	0x00082011
   81628:	000810d1 	.word	0x000810d1
   8162c:	00082095 	.word	0x00082095
   81630:	00081b55 	.word	0x00081b55
   81634:	000820bd 	.word	0x000820bd
   81638:	00081f65 	.word	0x00081f65
   8163c:	000813c1 	.word	0x000813c1
   81640:	00081cb1 	.word	0x00081cb1

00081644 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81648:	460e      	mov	r6, r1
   8164a:	4615      	mov	r5, r2
   8164c:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   8164e:	4604      	mov	r4, r0
   81650:	b918      	cbnz	r0, 8165a <xQueueGenericSendFromISR+0x16>
   81652:	4b1c      	ldr	r3, [pc, #112]	; (816c4 <xQueueGenericSendFromISR+0x80>)
   81654:	4798      	blx	r3
   81656:	bf00      	nop
   81658:	e7fd      	b.n	81656 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8165a:	b929      	cbnz	r1, 81668 <xQueueGenericSendFromISR+0x24>
   8165c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8165e:	b11b      	cbz	r3, 81668 <xQueueGenericSendFromISR+0x24>
   81660:	4b18      	ldr	r3, [pc, #96]	; (816c4 <xQueueGenericSendFromISR+0x80>)
   81662:	4798      	blx	r3
   81664:	bf00      	nop
   81666:	e7fd      	b.n	81664 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81668:	4b16      	ldr	r3, [pc, #88]	; (816c4 <xQueueGenericSendFromISR+0x80>)
   8166a:	4798      	blx	r3
   8166c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8166e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81670:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81672:	429a      	cmp	r2, r3
   81674:	d218      	bcs.n	816a8 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81676:	4620      	mov	r0, r4
   81678:	4631      	mov	r1, r6
   8167a:	4642      	mov	r2, r8
   8167c:	4b12      	ldr	r3, [pc, #72]	; (816c8 <xQueueGenericSendFromISR+0x84>)
   8167e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81680:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81682:	f1b3 3fff 	cmp.w	r3, #4294967295
   81686:	d10a      	bne.n	8169e <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81688:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8168a:	b17b      	cbz	r3, 816ac <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8168c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81690:	4b0e      	ldr	r3, [pc, #56]	; (816cc <xQueueGenericSendFromISR+0x88>)
   81692:	4798      	blx	r3
   81694:	b160      	cbz	r0, 816b0 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81696:	b16d      	cbz	r5, 816b4 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81698:	2401      	movs	r4, #1
   8169a:	602c      	str	r4, [r5, #0]
   8169c:	e00b      	b.n	816b6 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8169e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   816a0:	3301      	adds	r3, #1
   816a2:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   816a4:	2401      	movs	r4, #1
   816a6:	e006      	b.n	816b6 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   816a8:	2400      	movs	r4, #0
   816aa:	e004      	b.n	816b6 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   816ac:	2401      	movs	r4, #1
   816ae:	e002      	b.n	816b6 <xQueueGenericSendFromISR+0x72>
   816b0:	2401      	movs	r4, #1
   816b2:	e000      	b.n	816b6 <xQueueGenericSendFromISR+0x72>
   816b4:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   816b6:	4638      	mov	r0, r7
   816b8:	4b05      	ldr	r3, [pc, #20]	; (816d0 <xQueueGenericSendFromISR+0x8c>)
   816ba:	4798      	blx	r3

	return xReturn;
}
   816bc:	4620      	mov	r0, r4
   816be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   816c2:	bf00      	nop
   816c4:	000810e1 	.word	0x000810e1
   816c8:	00081335 	.word	0x00081335
   816cc:	00082011 	.word	0x00082011
   816d0:	00081109 	.word	0x00081109

000816d4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   816d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   816d8:	b085      	sub	sp, #20
   816da:	4689      	mov	r9, r1
   816dc:	469a      	mov	sl, r3
   816de:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   816e2:	4604      	mov	r4, r0
   816e4:	b918      	cbnz	r0, 816ee <xQueueGenericReceive+0x1a>
   816e6:	4b46      	ldr	r3, [pc, #280]	; (81800 <xQueueGenericReceive+0x12c>)
   816e8:	4798      	blx	r3
   816ea:	bf00      	nop
   816ec:	e7fd      	b.n	816ea <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   816ee:	b909      	cbnz	r1, 816f4 <xQueueGenericReceive+0x20>
   816f0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   816f2:	b92b      	cbnz	r3, 81700 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   816f4:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   816f6:	4e43      	ldr	r6, [pc, #268]	; (81804 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   816f8:	f8df b138 	ldr.w	fp, [pc, #312]	; 81834 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   816fc:	4d42      	ldr	r5, [pc, #264]	; (81808 <xQueueGenericReceive+0x134>)
   816fe:	e003      	b.n	81708 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81700:	4b3f      	ldr	r3, [pc, #252]	; (81800 <xQueueGenericReceive+0x12c>)
   81702:	4798      	blx	r3
   81704:	bf00      	nop
   81706:	e7fd      	b.n	81704 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81708:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   8170a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8170c:	2b00      	cmp	r3, #0
   8170e:	d028      	beq.n	81762 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81710:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81712:	4620      	mov	r0, r4
   81714:	4649      	mov	r1, r9
   81716:	4b3d      	ldr	r3, [pc, #244]	; (8180c <xQueueGenericReceive+0x138>)
   81718:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   8171a:	f1ba 0f00 	cmp.w	sl, #0
   8171e:	d112      	bne.n	81746 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81720:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81722:	3b01      	subs	r3, #1
   81724:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81726:	6823      	ldr	r3, [r4, #0]
   81728:	b913      	cbnz	r3, 81730 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   8172a:	4b39      	ldr	r3, [pc, #228]	; (81810 <xQueueGenericReceive+0x13c>)
   8172c:	4798      	blx	r3
   8172e:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81730:	6923      	ldr	r3, [r4, #16]
   81732:	b193      	cbz	r3, 8175a <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81734:	f104 0010 	add.w	r0, r4, #16
   81738:	4b36      	ldr	r3, [pc, #216]	; (81814 <xQueueGenericReceive+0x140>)
   8173a:	4798      	blx	r3
   8173c:	2801      	cmp	r0, #1
   8173e:	d10c      	bne.n	8175a <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81740:	4b35      	ldr	r3, [pc, #212]	; (81818 <xQueueGenericReceive+0x144>)
   81742:	4798      	blx	r3
   81744:	e009      	b.n	8175a <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81746:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81748:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8174a:	b133      	cbz	r3, 8175a <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8174c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81750:	4b30      	ldr	r3, [pc, #192]	; (81814 <xQueueGenericReceive+0x140>)
   81752:	4798      	blx	r3
   81754:	b108      	cbz	r0, 8175a <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81756:	4b30      	ldr	r3, [pc, #192]	; (81818 <xQueueGenericReceive+0x144>)
   81758:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   8175a:	4b2b      	ldr	r3, [pc, #172]	; (81808 <xQueueGenericReceive+0x134>)
   8175c:	4798      	blx	r3
				return pdPASS;
   8175e:	2001      	movs	r0, #1
   81760:	e04b      	b.n	817fa <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81762:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81766:	b91b      	cbnz	r3, 81770 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81768:	4b27      	ldr	r3, [pc, #156]	; (81808 <xQueueGenericReceive+0x134>)
   8176a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   8176c:	2000      	movs	r0, #0
   8176e:	e044      	b.n	817fa <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   81770:	b917      	cbnz	r7, 81778 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81772:	a802      	add	r0, sp, #8
   81774:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81776:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81778:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8177a:	4b28      	ldr	r3, [pc, #160]	; (8181c <xQueueGenericReceive+0x148>)
   8177c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8177e:	47b0      	blx	r6
   81780:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81782:	f1b3 3fff 	cmp.w	r3, #4294967295
   81786:	bf04      	itt	eq
   81788:	2300      	moveq	r3, #0
   8178a:	6463      	streq	r3, [r4, #68]	; 0x44
   8178c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8178e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81792:	bf04      	itt	eq
   81794:	2300      	moveq	r3, #0
   81796:	64a3      	streq	r3, [r4, #72]	; 0x48
   81798:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8179a:	a802      	add	r0, sp, #8
   8179c:	f10d 0106 	add.w	r1, sp, #6
   817a0:	4b1f      	ldr	r3, [pc, #124]	; (81820 <xQueueGenericReceive+0x14c>)
   817a2:	4798      	blx	r3
   817a4:	bb18      	cbnz	r0, 817ee <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   817a6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   817a8:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   817ac:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   817ae:	f1b8 0f00 	cmp.w	r8, #0
   817b2:	d116      	bne.n	817e2 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   817b4:	6823      	ldr	r3, [r4, #0]
   817b6:	b923      	cbnz	r3, 817c2 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   817b8:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   817ba:	6860      	ldr	r0, [r4, #4]
   817bc:	4b19      	ldr	r3, [pc, #100]	; (81824 <xQueueGenericReceive+0x150>)
   817be:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   817c0:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   817c2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   817c6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   817ca:	4b17      	ldr	r3, [pc, #92]	; (81828 <xQueueGenericReceive+0x154>)
   817cc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   817ce:	4620      	mov	r0, r4
   817d0:	4b16      	ldr	r3, [pc, #88]	; (8182c <xQueueGenericReceive+0x158>)
   817d2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   817d4:	4b16      	ldr	r3, [pc, #88]	; (81830 <xQueueGenericReceive+0x15c>)
   817d6:	4798      	blx	r3
   817d8:	2800      	cmp	r0, #0
   817da:	d195      	bne.n	81708 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   817dc:	4b0e      	ldr	r3, [pc, #56]	; (81818 <xQueueGenericReceive+0x144>)
   817de:	4798      	blx	r3
   817e0:	e792      	b.n	81708 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   817e2:	4620      	mov	r0, r4
   817e4:	4b11      	ldr	r3, [pc, #68]	; (8182c <xQueueGenericReceive+0x158>)
   817e6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   817e8:	4b11      	ldr	r3, [pc, #68]	; (81830 <xQueueGenericReceive+0x15c>)
   817ea:	4798      	blx	r3
   817ec:	e78c      	b.n	81708 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   817ee:	4620      	mov	r0, r4
   817f0:	4b0e      	ldr	r3, [pc, #56]	; (8182c <xQueueGenericReceive+0x158>)
   817f2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   817f4:	4b0e      	ldr	r3, [pc, #56]	; (81830 <xQueueGenericReceive+0x15c>)
   817f6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   817f8:	2000      	movs	r0, #0
		}
	}
}
   817fa:	b005      	add	sp, #20
   817fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81800:	000810e1 	.word	0x000810e1
   81804:	000810f1 	.word	0x000810f1
   81808:	00081111 	.word	0x00081111
   8180c:	00081399 	.word	0x00081399
   81810:	00082155 	.word	0x00082155
   81814:	00082011 	.word	0x00082011
   81818:	000810d1 	.word	0x000810d1
   8181c:	00081b55 	.word	0x00081b55
   81820:	000820bd 	.word	0x000820bd
   81824:	00082181 	.word	0x00082181
   81828:	00081f65 	.word	0x00081f65
   8182c:	000813c1 	.word	0x000813c1
   81830:	00081cb1 	.word	0x00081cb1
   81834:	00082095 	.word	0x00082095

00081838 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81838:	b538      	push	{r3, r4, r5, lr}
   8183a:	4604      	mov	r4, r0
   8183c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8183e:	4b0d      	ldr	r3, [pc, #52]	; (81874 <vQueueWaitForMessageRestricted+0x3c>)
   81840:	4798      	blx	r3
   81842:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81844:	f1b3 3fff 	cmp.w	r3, #4294967295
   81848:	bf04      	itt	eq
   8184a:	2300      	moveq	r3, #0
   8184c:	6463      	streq	r3, [r4, #68]	; 0x44
   8184e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81850:	f1b3 3fff 	cmp.w	r3, #4294967295
   81854:	bf04      	itt	eq
   81856:	2300      	moveq	r3, #0
   81858:	64a3      	streq	r3, [r4, #72]	; 0x48
   8185a:	4b07      	ldr	r3, [pc, #28]	; (81878 <vQueueWaitForMessageRestricted+0x40>)
   8185c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8185e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81860:	b923      	cbnz	r3, 8186c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81862:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81866:	4629      	mov	r1, r5
   81868:	4b04      	ldr	r3, [pc, #16]	; (8187c <vQueueWaitForMessageRestricted+0x44>)
   8186a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   8186c:	4620      	mov	r0, r4
   8186e:	4b04      	ldr	r3, [pc, #16]	; (81880 <vQueueWaitForMessageRestricted+0x48>)
   81870:	4798      	blx	r3
   81872:	bd38      	pop	{r3, r4, r5, pc}
   81874:	000810f1 	.word	0x000810f1
   81878:	00081111 	.word	0x00081111
   8187c:	00081fc9 	.word	0x00081fc9
   81880:	000813c1 	.word	0x000813c1

00081884 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81884:	b510      	push	{r4, lr}
   81886:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81888:	4b0f      	ldr	r3, [pc, #60]	; (818c8 <prvAddCurrentTaskToDelayedList+0x44>)
   8188a:	681b      	ldr	r3, [r3, #0]
   8188c:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   8188e:	4b0f      	ldr	r3, [pc, #60]	; (818cc <prvAddCurrentTaskToDelayedList+0x48>)
   81890:	881b      	ldrh	r3, [r3, #0]
   81892:	b29b      	uxth	r3, r3
   81894:	4298      	cmp	r0, r3
   81896:	d207      	bcs.n	818a8 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81898:	4b0d      	ldr	r3, [pc, #52]	; (818d0 <prvAddCurrentTaskToDelayedList+0x4c>)
   8189a:	6818      	ldr	r0, [r3, #0]
   8189c:	4b0a      	ldr	r3, [pc, #40]	; (818c8 <prvAddCurrentTaskToDelayedList+0x44>)
   8189e:	6819      	ldr	r1, [r3, #0]
   818a0:	3104      	adds	r1, #4
   818a2:	4b0c      	ldr	r3, [pc, #48]	; (818d4 <prvAddCurrentTaskToDelayedList+0x50>)
   818a4:	4798      	blx	r3
   818a6:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   818a8:	4b0b      	ldr	r3, [pc, #44]	; (818d8 <prvAddCurrentTaskToDelayedList+0x54>)
   818aa:	6818      	ldr	r0, [r3, #0]
   818ac:	4b06      	ldr	r3, [pc, #24]	; (818c8 <prvAddCurrentTaskToDelayedList+0x44>)
   818ae:	6819      	ldr	r1, [r3, #0]
   818b0:	3104      	adds	r1, #4
   818b2:	4b08      	ldr	r3, [pc, #32]	; (818d4 <prvAddCurrentTaskToDelayedList+0x50>)
   818b4:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   818b6:	4b09      	ldr	r3, [pc, #36]	; (818dc <prvAddCurrentTaskToDelayedList+0x58>)
   818b8:	881b      	ldrh	r3, [r3, #0]
   818ba:	b29b      	uxth	r3, r3
   818bc:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   818be:	bf3c      	itt	cc
   818c0:	4b06      	ldrcc	r3, [pc, #24]	; (818dc <prvAddCurrentTaskToDelayedList+0x58>)
   818c2:	801c      	strhcc	r4, [r3, #0]
   818c4:	bd10      	pop	{r4, pc}
   818c6:	bf00      	nop
   818c8:	20078b88 	.word	0x20078b88
   818cc:	20078ba4 	.word	0x20078ba4
   818d0:	20078ba8 	.word	0x20078ba8
   818d4:	00081015 	.word	0x00081015
   818d8:	20078a84 	.word	0x20078a84
   818dc:	20070164 	.word	0x20070164

000818e0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   818e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   818e4:	460e      	mov	r6, r1
   818e6:	4617      	mov	r7, r2
   818e8:	469a      	mov	sl, r3
   818ea:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   818ec:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   818f0:	4681      	mov	r9, r0
   818f2:	b918      	cbnz	r0, 818fc <xTaskGenericCreate+0x1c>
   818f4:	4b62      	ldr	r3, [pc, #392]	; (81a80 <xTaskGenericCreate+0x1a0>)
   818f6:	4798      	blx	r3
   818f8:	bf00      	nop
   818fa:	e7fd      	b.n	818f8 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   818fc:	2d09      	cmp	r5, #9
   818fe:	d903      	bls.n	81908 <xTaskGenericCreate+0x28>
   81900:	4b5f      	ldr	r3, [pc, #380]	; (81a80 <xTaskGenericCreate+0x1a0>)
   81902:	4798      	blx	r3
   81904:	bf00      	nop
   81906:	e7fd      	b.n	81904 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81908:	2050      	movs	r0, #80	; 0x50
   8190a:	4b5e      	ldr	r3, [pc, #376]	; (81a84 <xTaskGenericCreate+0x1a4>)
   8190c:	4798      	blx	r3

	if( pxNewTCB != NULL )
   8190e:	4604      	mov	r4, r0
   81910:	2800      	cmp	r0, #0
   81912:	f000 80b1 	beq.w	81a78 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81916:	f1b8 0f00 	cmp.w	r8, #0
   8191a:	f040 80a9 	bne.w	81a70 <xTaskGenericCreate+0x190>
   8191e:	00b8      	lsls	r0, r7, #2
   81920:	4b58      	ldr	r3, [pc, #352]	; (81a84 <xTaskGenericCreate+0x1a4>)
   81922:	4798      	blx	r3
   81924:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81926:	b918      	cbnz	r0, 81930 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81928:	4620      	mov	r0, r4
   8192a:	4b57      	ldr	r3, [pc, #348]	; (81a88 <xTaskGenericCreate+0x1a8>)
   8192c:	4798      	blx	r3
   8192e:	e0a3      	b.n	81a78 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81930:	21a5      	movs	r1, #165	; 0xa5
   81932:	00ba      	lsls	r2, r7, #2
   81934:	4b55      	ldr	r3, [pc, #340]	; (81a8c <xTaskGenericCreate+0x1ac>)
   81936:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81938:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8193c:	3f01      	subs	r7, #1
   8193e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81940:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81944:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81948:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8194c:	4631      	mov	r1, r6
   8194e:	2210      	movs	r2, #16
   81950:	4b4f      	ldr	r3, [pc, #316]	; (81a90 <xTaskGenericCreate+0x1b0>)
   81952:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81954:	2300      	movs	r3, #0
   81956:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8195a:	2d09      	cmp	r5, #9
   8195c:	bf34      	ite	cc
   8195e:	462e      	movcc	r6, r5
   81960:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81962:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81964:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81966:	1d27      	adds	r7, r4, #4
   81968:	4638      	mov	r0, r7
   8196a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81adc <xTaskGenericCreate+0x1fc>
   8196e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81970:	f104 0018 	add.w	r0, r4, #24
   81974:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   81976:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81978:	f1c6 060a 	rsb	r6, r6, #10
   8197c:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8197e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81980:	4658      	mov	r0, fp
   81982:	4649      	mov	r1, r9
   81984:	4652      	mov	r2, sl
   81986:	4b43      	ldr	r3, [pc, #268]	; (81a94 <xTaskGenericCreate+0x1b4>)
   81988:	4798      	blx	r3
   8198a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8198c:	f010 0f07 	tst.w	r0, #7
   81990:	d003      	beq.n	8199a <xTaskGenericCreate+0xba>
   81992:	4b3b      	ldr	r3, [pc, #236]	; (81a80 <xTaskGenericCreate+0x1a0>)
   81994:	4798      	blx	r3
   81996:	bf00      	nop
   81998:	e7fd      	b.n	81996 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8199a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8199c:	b103      	cbz	r3, 819a0 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   8199e:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   819a0:	4b3d      	ldr	r3, [pc, #244]	; (81a98 <xTaskGenericCreate+0x1b8>)
   819a2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   819a4:	4b3d      	ldr	r3, [pc, #244]	; (81a9c <xTaskGenericCreate+0x1bc>)
   819a6:	681a      	ldr	r2, [r3, #0]
   819a8:	3201      	adds	r2, #1
   819aa:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   819ac:	4b3c      	ldr	r3, [pc, #240]	; (81aa0 <xTaskGenericCreate+0x1c0>)
   819ae:	681b      	ldr	r3, [r3, #0]
   819b0:	bb2b      	cbnz	r3, 819fe <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   819b2:	4b3b      	ldr	r3, [pc, #236]	; (81aa0 <xTaskGenericCreate+0x1c0>)
   819b4:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   819b6:	4b39      	ldr	r3, [pc, #228]	; (81a9c <xTaskGenericCreate+0x1bc>)
   819b8:	681b      	ldr	r3, [r3, #0]
   819ba:	2b01      	cmp	r3, #1
   819bc:	d129      	bne.n	81a12 <xTaskGenericCreate+0x132>
   819be:	4e39      	ldr	r6, [pc, #228]	; (81aa4 <xTaskGenericCreate+0x1c4>)
   819c0:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   819c4:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81aa8 <xTaskGenericCreate+0x1c8>
   819c8:	4630      	mov	r0, r6
   819ca:	47c0      	blx	r8
   819cc:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   819ce:	454e      	cmp	r6, r9
   819d0:	d1fa      	bne.n	819c8 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   819d2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81ae0 <xTaskGenericCreate+0x200>
   819d6:	4648      	mov	r0, r9
   819d8:	4e33      	ldr	r6, [pc, #204]	; (81aa8 <xTaskGenericCreate+0x1c8>)
   819da:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   819dc:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81ae4 <xTaskGenericCreate+0x204>
   819e0:	4640      	mov	r0, r8
   819e2:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   819e4:	4831      	ldr	r0, [pc, #196]	; (81aac <xTaskGenericCreate+0x1cc>)
   819e6:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   819e8:	4831      	ldr	r0, [pc, #196]	; (81ab0 <xTaskGenericCreate+0x1d0>)
   819ea:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   819ec:	4831      	ldr	r0, [pc, #196]	; (81ab4 <xTaskGenericCreate+0x1d4>)
   819ee:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   819f0:	4b31      	ldr	r3, [pc, #196]	; (81ab8 <xTaskGenericCreate+0x1d8>)
   819f2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   819f6:	4b31      	ldr	r3, [pc, #196]	; (81abc <xTaskGenericCreate+0x1dc>)
   819f8:	f8c3 8000 	str.w	r8, [r3]
   819fc:	e009      	b.n	81a12 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   819fe:	4b30      	ldr	r3, [pc, #192]	; (81ac0 <xTaskGenericCreate+0x1e0>)
   81a00:	681b      	ldr	r3, [r3, #0]
   81a02:	b933      	cbnz	r3, 81a12 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81a04:	4b26      	ldr	r3, [pc, #152]	; (81aa0 <xTaskGenericCreate+0x1c0>)
   81a06:	681b      	ldr	r3, [r3, #0]
   81a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81a0a:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   81a0c:	bf24      	itt	cs
   81a0e:	4b24      	ldrcs	r3, [pc, #144]	; (81aa0 <xTaskGenericCreate+0x1c0>)
   81a10:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81a12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81a14:	4a2b      	ldr	r2, [pc, #172]	; (81ac4 <xTaskGenericCreate+0x1e4>)
   81a16:	6812      	ldr	r2, [r2, #0]
   81a18:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81a1a:	bf84      	itt	hi
   81a1c:	4a29      	ldrhi	r2, [pc, #164]	; (81ac4 <xTaskGenericCreate+0x1e4>)
   81a1e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81a20:	4a29      	ldr	r2, [pc, #164]	; (81ac8 <xTaskGenericCreate+0x1e8>)
   81a22:	6811      	ldr	r1, [r2, #0]
   81a24:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81a26:	3101      	adds	r1, #1
   81a28:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81a2a:	4a28      	ldr	r2, [pc, #160]	; (81acc <xTaskGenericCreate+0x1ec>)
   81a2c:	6812      	ldr	r2, [r2, #0]
   81a2e:	4293      	cmp	r3, r2
   81a30:	bf84      	itt	hi
   81a32:	4a26      	ldrhi	r2, [pc, #152]	; (81acc <xTaskGenericCreate+0x1ec>)
   81a34:	6013      	strhi	r3, [r2, #0]
   81a36:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a3a:	481a      	ldr	r0, [pc, #104]	; (81aa4 <xTaskGenericCreate+0x1c4>)
   81a3c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81a40:	4639      	mov	r1, r7
   81a42:	4b23      	ldr	r3, [pc, #140]	; (81ad0 <xTaskGenericCreate+0x1f0>)
   81a44:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   81a46:	4b23      	ldr	r3, [pc, #140]	; (81ad4 <xTaskGenericCreate+0x1f4>)
   81a48:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81a4a:	4b1d      	ldr	r3, [pc, #116]	; (81ac0 <xTaskGenericCreate+0x1e0>)
   81a4c:	681b      	ldr	r3, [r3, #0]
   81a4e:	b14b      	cbz	r3, 81a64 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81a50:	4b13      	ldr	r3, [pc, #76]	; (81aa0 <xTaskGenericCreate+0x1c0>)
   81a52:	681b      	ldr	r3, [r3, #0]
   81a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81a56:	429d      	cmp	r5, r3
   81a58:	d907      	bls.n	81a6a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81a5a:	4b1f      	ldr	r3, [pc, #124]	; (81ad8 <xTaskGenericCreate+0x1f8>)
   81a5c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81a5e:	2001      	movs	r0, #1
   81a60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a64:	2001      	movs	r0, #1
   81a66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a6a:	2001      	movs	r0, #1
   81a6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81a70:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81a74:	4640      	mov	r0, r8
   81a76:	e75b      	b.n	81930 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81a78:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81a7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a80:	000810e1 	.word	0x000810e1
   81a84:	0008123d 	.word	0x0008123d
   81a88:	00081301 	.word	0x00081301
   81a8c:	000832c5 	.word	0x000832c5
   81a90:	00083539 	.word	0x00083539
   81a94:	00081095 	.word	0x00081095
   81a98:	000810f1 	.word	0x000810f1
   81a9c:	20078bc8 	.word	0x20078bc8
   81aa0:	20078b88 	.word	0x20078b88
   81aa4:	20078abc 	.word	0x20078abc
   81aa8:	00080fd9 	.word	0x00080fd9
   81aac:	20078b8c 	.word	0x20078b8c
   81ab0:	20078a90 	.word	0x20078a90
   81ab4:	20078a70 	.word	0x20078a70
   81ab8:	20078a84 	.word	0x20078a84
   81abc:	20078ba8 	.word	0x20078ba8
   81ac0:	20078a88 	.word	0x20078a88
   81ac4:	20078bcc 	.word	0x20078bcc
   81ac8:	20078bac 	.word	0x20078bac
   81acc:	20078ab8 	.word	0x20078ab8
   81ad0:	00080ff9 	.word	0x00080ff9
   81ad4:	00081111 	.word	0x00081111
   81ad8:	000810d1 	.word	0x000810d1
   81adc:	00080ff1 	.word	0x00080ff1
   81ae0:	20078bb0 	.word	0x20078bb0
   81ae4:	20078aa4 	.word	0x20078aa4

00081ae8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81ae8:	b510      	push	{r4, lr}
   81aea:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81aec:	2300      	movs	r3, #0
   81aee:	9300      	str	r3, [sp, #0]
   81af0:	9301      	str	r3, [sp, #4]
   81af2:	9302      	str	r3, [sp, #8]
   81af4:	9303      	str	r3, [sp, #12]
   81af6:	480f      	ldr	r0, [pc, #60]	; (81b34 <vTaskStartScheduler+0x4c>)
   81af8:	490f      	ldr	r1, [pc, #60]	; (81b38 <vTaskStartScheduler+0x50>)
   81afa:	f44f 7280 	mov.w	r2, #256	; 0x100
   81afe:	4c0f      	ldr	r4, [pc, #60]	; (81b3c <vTaskStartScheduler+0x54>)
   81b00:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81b02:	2801      	cmp	r0, #1
   81b04:	d10e      	bne.n	81b24 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   81b06:	4b0e      	ldr	r3, [pc, #56]	; (81b40 <vTaskStartScheduler+0x58>)
   81b08:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81b0a:	2801      	cmp	r0, #1
   81b0c:	d10a      	bne.n	81b24 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81b0e:	4b0d      	ldr	r3, [pc, #52]	; (81b44 <vTaskStartScheduler+0x5c>)
   81b10:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81b12:	2201      	movs	r2, #1
   81b14:	4b0c      	ldr	r3, [pc, #48]	; (81b48 <vTaskStartScheduler+0x60>)
   81b16:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81b18:	2200      	movs	r2, #0
   81b1a:	4b0c      	ldr	r3, [pc, #48]	; (81b4c <vTaskStartScheduler+0x64>)
   81b1c:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81b1e:	4b0c      	ldr	r3, [pc, #48]	; (81b50 <vTaskStartScheduler+0x68>)
   81b20:	4798      	blx	r3
   81b22:	e004      	b.n	81b2e <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81b24:	b918      	cbnz	r0, 81b2e <vTaskStartScheduler+0x46>
   81b26:	4b07      	ldr	r3, [pc, #28]	; (81b44 <vTaskStartScheduler+0x5c>)
   81b28:	4798      	blx	r3
   81b2a:	bf00      	nop
   81b2c:	e7fd      	b.n	81b2a <vTaskStartScheduler+0x42>
}
   81b2e:	b004      	add	sp, #16
   81b30:	bd10      	pop	{r4, pc}
   81b32:	bf00      	nop
   81b34:	00081e51 	.word	0x00081e51
   81b38:	00084d10 	.word	0x00084d10
   81b3c:	000818e1 	.word	0x000818e1
   81b40:	000822f9 	.word	0x000822f9
   81b44:	000810e1 	.word	0x000810e1
   81b48:	20078a88 	.word	0x20078a88
   81b4c:	20078ba4 	.word	0x20078ba4
   81b50:	000811ad 	.word	0x000811ad

00081b54 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81b54:	4b02      	ldr	r3, [pc, #8]	; (81b60 <vTaskSuspendAll+0xc>)
   81b56:	681a      	ldr	r2, [r3, #0]
   81b58:	3201      	adds	r2, #1
   81b5a:	601a      	str	r2, [r3, #0]
   81b5c:	4770      	bx	lr
   81b5e:	bf00      	nop
   81b60:	20078b84 	.word	0x20078b84

00081b64 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81b64:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81b66:	4b04      	ldr	r3, [pc, #16]	; (81b78 <xTaskGetTickCount+0x14>)
   81b68:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81b6a:	4b04      	ldr	r3, [pc, #16]	; (81b7c <xTaskGetTickCount+0x18>)
   81b6c:	881c      	ldrh	r4, [r3, #0]
   81b6e:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81b70:	4b03      	ldr	r3, [pc, #12]	; (81b80 <xTaskGetTickCount+0x1c>)
   81b72:	4798      	blx	r3

	return xTicks;
}
   81b74:	4620      	mov	r0, r4
   81b76:	bd10      	pop	{r4, pc}
   81b78:	000810f1 	.word	0x000810f1
   81b7c:	20078ba4 	.word	0x20078ba4
   81b80:	00081111 	.word	0x00081111

00081b84 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81b88:	4b3d      	ldr	r3, [pc, #244]	; (81c80 <vTaskIncrementTick+0xfc>)
   81b8a:	681b      	ldr	r3, [r3, #0]
   81b8c:	2b00      	cmp	r3, #0
   81b8e:	d171      	bne.n	81c74 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81b90:	4b3c      	ldr	r3, [pc, #240]	; (81c84 <vTaskIncrementTick+0x100>)
   81b92:	881a      	ldrh	r2, [r3, #0]
   81b94:	3201      	adds	r2, #1
   81b96:	b292      	uxth	r2, r2
   81b98:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   81b9a:	881b      	ldrh	r3, [r3, #0]
   81b9c:	b29b      	uxth	r3, r3
   81b9e:	bb03      	cbnz	r3, 81be2 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81ba0:	4b39      	ldr	r3, [pc, #228]	; (81c88 <vTaskIncrementTick+0x104>)
   81ba2:	681b      	ldr	r3, [r3, #0]
   81ba4:	681b      	ldr	r3, [r3, #0]
   81ba6:	b11b      	cbz	r3, 81bb0 <vTaskIncrementTick+0x2c>
   81ba8:	4b38      	ldr	r3, [pc, #224]	; (81c8c <vTaskIncrementTick+0x108>)
   81baa:	4798      	blx	r3
   81bac:	bf00      	nop
   81bae:	e7fd      	b.n	81bac <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   81bb0:	4b35      	ldr	r3, [pc, #212]	; (81c88 <vTaskIncrementTick+0x104>)
   81bb2:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81bb4:	4a36      	ldr	r2, [pc, #216]	; (81c90 <vTaskIncrementTick+0x10c>)
   81bb6:	6810      	ldr	r0, [r2, #0]
   81bb8:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81bba:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81bbc:	4a35      	ldr	r2, [pc, #212]	; (81c94 <vTaskIncrementTick+0x110>)
   81bbe:	6811      	ldr	r1, [r2, #0]
   81bc0:	3101      	adds	r1, #1
   81bc2:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81bc4:	681b      	ldr	r3, [r3, #0]
   81bc6:	681b      	ldr	r3, [r3, #0]
   81bc8:	b923      	cbnz	r3, 81bd4 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81bca:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81bce:	4b32      	ldr	r3, [pc, #200]	; (81c98 <vTaskIncrementTick+0x114>)
   81bd0:	801a      	strh	r2, [r3, #0]
   81bd2:	e006      	b.n	81be2 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81bd4:	4b2c      	ldr	r3, [pc, #176]	; (81c88 <vTaskIncrementTick+0x104>)
   81bd6:	681b      	ldr	r3, [r3, #0]
   81bd8:	68db      	ldr	r3, [r3, #12]
   81bda:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81bdc:	889a      	ldrh	r2, [r3, #4]
   81bde:	4b2e      	ldr	r3, [pc, #184]	; (81c98 <vTaskIncrementTick+0x114>)
   81be0:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   81be2:	4b28      	ldr	r3, [pc, #160]	; (81c84 <vTaskIncrementTick+0x100>)
   81be4:	881a      	ldrh	r2, [r3, #0]
   81be6:	b292      	uxth	r2, r2
   81be8:	4b2b      	ldr	r3, [pc, #172]	; (81c98 <vTaskIncrementTick+0x114>)
   81bea:	881b      	ldrh	r3, [r3, #0]
   81bec:	b29b      	uxth	r3, r3
   81bee:	429a      	cmp	r2, r3
   81bf0:	d344      	bcc.n	81c7c <vTaskIncrementTick+0xf8>
   81bf2:	4b25      	ldr	r3, [pc, #148]	; (81c88 <vTaskIncrementTick+0x104>)
   81bf4:	681b      	ldr	r3, [r3, #0]
   81bf6:	681b      	ldr	r3, [r3, #0]
   81bf8:	b153      	cbz	r3, 81c10 <vTaskIncrementTick+0x8c>
   81bfa:	4b23      	ldr	r3, [pc, #140]	; (81c88 <vTaskIncrementTick+0x104>)
   81bfc:	681b      	ldr	r3, [r3, #0]
   81bfe:	68db      	ldr	r3, [r3, #12]
   81c00:	68dc      	ldr	r4, [r3, #12]
   81c02:	88a3      	ldrh	r3, [r4, #4]
   81c04:	4a1f      	ldr	r2, [pc, #124]	; (81c84 <vTaskIncrementTick+0x100>)
   81c06:	8812      	ldrh	r2, [r2, #0]
   81c08:	b292      	uxth	r2, r2
   81c0a:	4293      	cmp	r3, r2
   81c0c:	d914      	bls.n	81c38 <vTaskIncrementTick+0xb4>
   81c0e:	e00f      	b.n	81c30 <vTaskIncrementTick+0xac>
   81c10:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81c14:	4b20      	ldr	r3, [pc, #128]	; (81c98 <vTaskIncrementTick+0x114>)
   81c16:	801a      	strh	r2, [r3, #0]
   81c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81c1c:	4b1a      	ldr	r3, [pc, #104]	; (81c88 <vTaskIncrementTick+0x104>)
   81c1e:	681b      	ldr	r3, [r3, #0]
   81c20:	68db      	ldr	r3, [r3, #12]
   81c22:	68dc      	ldr	r4, [r3, #12]
   81c24:	88a3      	ldrh	r3, [r4, #4]
   81c26:	4a17      	ldr	r2, [pc, #92]	; (81c84 <vTaskIncrementTick+0x100>)
   81c28:	8812      	ldrh	r2, [r2, #0]
   81c2a:	b292      	uxth	r2, r2
   81c2c:	4293      	cmp	r3, r2
   81c2e:	d907      	bls.n	81c40 <vTaskIncrementTick+0xbc>
   81c30:	4a19      	ldr	r2, [pc, #100]	; (81c98 <vTaskIncrementTick+0x114>)
   81c32:	8013      	strh	r3, [r2, #0]
   81c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81c38:	4e18      	ldr	r6, [pc, #96]	; (81c9c <vTaskIncrementTick+0x118>)
   81c3a:	4f19      	ldr	r7, [pc, #100]	; (81ca0 <vTaskIncrementTick+0x11c>)
   81c3c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81cac <vTaskIncrementTick+0x128>
   81c40:	1d25      	adds	r5, r4, #4
   81c42:	4628      	mov	r0, r5
   81c44:	47b0      	blx	r6
   81c46:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81c48:	b113      	cbz	r3, 81c50 <vTaskIncrementTick+0xcc>
   81c4a:	f104 0018 	add.w	r0, r4, #24
   81c4e:	47b0      	blx	r6
   81c50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81c52:	683a      	ldr	r2, [r7, #0]
   81c54:	4293      	cmp	r3, r2
   81c56:	bf88      	it	hi
   81c58:	603b      	strhi	r3, [r7, #0]
   81c5a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81c5e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81c62:	4629      	mov	r1, r5
   81c64:	4b0f      	ldr	r3, [pc, #60]	; (81ca4 <vTaskIncrementTick+0x120>)
   81c66:	4798      	blx	r3
   81c68:	4b07      	ldr	r3, [pc, #28]	; (81c88 <vTaskIncrementTick+0x104>)
   81c6a:	681b      	ldr	r3, [r3, #0]
   81c6c:	681b      	ldr	r3, [r3, #0]
   81c6e:	2b00      	cmp	r3, #0
   81c70:	d1d4      	bne.n	81c1c <vTaskIncrementTick+0x98>
   81c72:	e7cd      	b.n	81c10 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81c74:	4b0c      	ldr	r3, [pc, #48]	; (81ca8 <vTaskIncrementTick+0x124>)
   81c76:	681a      	ldr	r2, [r3, #0]
   81c78:	3201      	adds	r2, #1
   81c7a:	601a      	str	r2, [r3, #0]
   81c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81c80:	20078b84 	.word	0x20078b84
   81c84:	20078ba4 	.word	0x20078ba4
   81c88:	20078a84 	.word	0x20078a84
   81c8c:	000810e1 	.word	0x000810e1
   81c90:	20078ba8 	.word	0x20078ba8
   81c94:	20078ba0 	.word	0x20078ba0
   81c98:	20070164 	.word	0x20070164
   81c9c:	00081059 	.word	0x00081059
   81ca0:	20078ab8 	.word	0x20078ab8
   81ca4:	00080ff9 	.word	0x00080ff9
   81ca8:	20078a6c 	.word	0x20078a6c
   81cac:	20078abc 	.word	0x20078abc

00081cb0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81cb4:	4b31      	ldr	r3, [pc, #196]	; (81d7c <xTaskResumeAll+0xcc>)
   81cb6:	681b      	ldr	r3, [r3, #0]
   81cb8:	b91b      	cbnz	r3, 81cc2 <xTaskResumeAll+0x12>
   81cba:	4b31      	ldr	r3, [pc, #196]	; (81d80 <xTaskResumeAll+0xd0>)
   81cbc:	4798      	blx	r3
   81cbe:	bf00      	nop
   81cc0:	e7fd      	b.n	81cbe <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81cc2:	4b30      	ldr	r3, [pc, #192]	; (81d84 <xTaskResumeAll+0xd4>)
   81cc4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81cc6:	4b2d      	ldr	r3, [pc, #180]	; (81d7c <xTaskResumeAll+0xcc>)
   81cc8:	681a      	ldr	r2, [r3, #0]
   81cca:	3a01      	subs	r2, #1
   81ccc:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81cce:	681b      	ldr	r3, [r3, #0]
   81cd0:	2b00      	cmp	r3, #0
   81cd2:	d148      	bne.n	81d66 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81cd4:	4b2c      	ldr	r3, [pc, #176]	; (81d88 <xTaskResumeAll+0xd8>)
   81cd6:	681b      	ldr	r3, [r3, #0]
   81cd8:	2b00      	cmp	r3, #0
   81cda:	d046      	beq.n	81d6a <xTaskResumeAll+0xba>
   81cdc:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81cde:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81db4 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81ce2:	4f2a      	ldr	r7, [pc, #168]	; (81d8c <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81ce4:	4e2a      	ldr	r6, [pc, #168]	; (81d90 <xTaskResumeAll+0xe0>)
   81ce6:	e01d      	b.n	81d24 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81ce8:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81cec:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81cee:	f104 0018 	add.w	r0, r4, #24
   81cf2:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81cf4:	f104 0904 	add.w	r9, r4, #4
   81cf8:	4648      	mov	r0, r9
   81cfa:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81cfc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81cfe:	6832      	ldr	r2, [r6, #0]
   81d00:	4293      	cmp	r3, r2
   81d02:	bf88      	it	hi
   81d04:	6033      	strhi	r3, [r6, #0]
   81d06:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d0a:	4822      	ldr	r0, [pc, #136]	; (81d94 <xTaskResumeAll+0xe4>)
   81d0c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81d10:	4649      	mov	r1, r9
   81d12:	4b21      	ldr	r3, [pc, #132]	; (81d98 <xTaskResumeAll+0xe8>)
   81d14:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81d16:	4b21      	ldr	r3, [pc, #132]	; (81d9c <xTaskResumeAll+0xec>)
   81d18:	681b      	ldr	r3, [r3, #0]
   81d1a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81d1e:	429a      	cmp	r2, r3
   81d20:	bf28      	it	cs
   81d22:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81d24:	f8d8 3000 	ldr.w	r3, [r8]
   81d28:	2b00      	cmp	r3, #0
   81d2a:	d1dd      	bne.n	81ce8 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81d2c:	4b1c      	ldr	r3, [pc, #112]	; (81da0 <xTaskResumeAll+0xf0>)
   81d2e:	681b      	ldr	r3, [r3, #0]
   81d30:	b163      	cbz	r3, 81d4c <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81d32:	4b1b      	ldr	r3, [pc, #108]	; (81da0 <xTaskResumeAll+0xf0>)
   81d34:	681b      	ldr	r3, [r3, #0]
   81d36:	b17b      	cbz	r3, 81d58 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81d38:	4d1a      	ldr	r5, [pc, #104]	; (81da4 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81d3a:	4c19      	ldr	r4, [pc, #100]	; (81da0 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81d3c:	47a8      	blx	r5
						--uxMissedTicks;
   81d3e:	6823      	ldr	r3, [r4, #0]
   81d40:	3b01      	subs	r3, #1
   81d42:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81d44:	6823      	ldr	r3, [r4, #0]
   81d46:	2b00      	cmp	r3, #0
   81d48:	d1f8      	bne.n	81d3c <xTaskResumeAll+0x8c>
   81d4a:	e005      	b.n	81d58 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81d4c:	2d01      	cmp	r5, #1
   81d4e:	d003      	beq.n	81d58 <xTaskResumeAll+0xa8>
   81d50:	4b15      	ldr	r3, [pc, #84]	; (81da8 <xTaskResumeAll+0xf8>)
   81d52:	681b      	ldr	r3, [r3, #0]
   81d54:	2b01      	cmp	r3, #1
   81d56:	d10a      	bne.n	81d6e <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81d58:	2200      	movs	r2, #0
   81d5a:	4b13      	ldr	r3, [pc, #76]	; (81da8 <xTaskResumeAll+0xf8>)
   81d5c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81d5e:	4b13      	ldr	r3, [pc, #76]	; (81dac <xTaskResumeAll+0xfc>)
   81d60:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81d62:	2401      	movs	r4, #1
   81d64:	e004      	b.n	81d70 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81d66:	2400      	movs	r4, #0
   81d68:	e002      	b.n	81d70 <xTaskResumeAll+0xc0>
   81d6a:	2400      	movs	r4, #0
   81d6c:	e000      	b.n	81d70 <xTaskResumeAll+0xc0>
   81d6e:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81d70:	4b0f      	ldr	r3, [pc, #60]	; (81db0 <xTaskResumeAll+0x100>)
   81d72:	4798      	blx	r3

	return xAlreadyYielded;
}
   81d74:	4620      	mov	r0, r4
   81d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81d7a:	bf00      	nop
   81d7c:	20078b84 	.word	0x20078b84
   81d80:	000810e1 	.word	0x000810e1
   81d84:	000810f1 	.word	0x000810f1
   81d88:	20078bc8 	.word	0x20078bc8
   81d8c:	00081059 	.word	0x00081059
   81d90:	20078ab8 	.word	0x20078ab8
   81d94:	20078abc 	.word	0x20078abc
   81d98:	00080ff9 	.word	0x00080ff9
   81d9c:	20078b88 	.word	0x20078b88
   81da0:	20078a6c 	.word	0x20078a6c
   81da4:	00081b85 	.word	0x00081b85
   81da8:	20078bc4 	.word	0x20078bc4
   81dac:	000810d1 	.word	0x000810d1
   81db0:	00081111 	.word	0x00081111
   81db4:	20078b8c 	.word	0x20078b8c

00081db8 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   81db8:	b538      	push	{r3, r4, r5, lr}
   81dba:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   81dbc:	4605      	mov	r5, r0
   81dbe:	b918      	cbnz	r0, 81dc8 <vTaskDelayUntil+0x10>
   81dc0:	4b1b      	ldr	r3, [pc, #108]	; (81e30 <vTaskDelayUntil+0x78>)
   81dc2:	4798      	blx	r3
   81dc4:	bf00      	nop
   81dc6:	e7fd      	b.n	81dc4 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   81dc8:	b919      	cbnz	r1, 81dd2 <vTaskDelayUntil+0x1a>
   81dca:	4b19      	ldr	r3, [pc, #100]	; (81e30 <vTaskDelayUntil+0x78>)
   81dcc:	4798      	blx	r3
   81dce:	bf00      	nop
   81dd0:	e7fd      	b.n	81dce <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81dd2:	4b18      	ldr	r3, [pc, #96]	; (81e34 <vTaskDelayUntil+0x7c>)
   81dd4:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81dd6:	882b      	ldrh	r3, [r5, #0]
   81dd8:	441c      	add	r4, r3
   81dda:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81ddc:	4a16      	ldr	r2, [pc, #88]	; (81e38 <vTaskDelayUntil+0x80>)
   81dde:	8812      	ldrh	r2, [r2, #0]
   81de0:	b292      	uxth	r2, r2
   81de2:	4293      	cmp	r3, r2
   81de4:	d908      	bls.n	81df8 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81de6:	42a3      	cmp	r3, r4
   81de8:	d91e      	bls.n	81e28 <vTaskDelayUntil+0x70>
   81dea:	4b13      	ldr	r3, [pc, #76]	; (81e38 <vTaskDelayUntil+0x80>)
   81dec:	881b      	ldrh	r3, [r3, #0]
   81dee:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81df0:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81df2:	429c      	cmp	r4, r3
   81df4:	d910      	bls.n	81e18 <vTaskDelayUntil+0x60>
   81df6:	e007      	b.n	81e08 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81df8:	42a3      	cmp	r3, r4
   81dfa:	d813      	bhi.n	81e24 <vTaskDelayUntil+0x6c>
   81dfc:	4b0e      	ldr	r3, [pc, #56]	; (81e38 <vTaskDelayUntil+0x80>)
   81dfe:	881b      	ldrh	r3, [r3, #0]
   81e00:	b29b      	uxth	r3, r3
   81e02:	429c      	cmp	r4, r3
   81e04:	d80e      	bhi.n	81e24 <vTaskDelayUntil+0x6c>
   81e06:	e00f      	b.n	81e28 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81e08:	4b0c      	ldr	r3, [pc, #48]	; (81e3c <vTaskDelayUntil+0x84>)
   81e0a:	6818      	ldr	r0, [r3, #0]
   81e0c:	3004      	adds	r0, #4
   81e0e:	4b0c      	ldr	r3, [pc, #48]	; (81e40 <vTaskDelayUntil+0x88>)
   81e10:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81e12:	4620      	mov	r0, r4
   81e14:	4b0b      	ldr	r3, [pc, #44]	; (81e44 <vTaskDelayUntil+0x8c>)
   81e16:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81e18:	4b0b      	ldr	r3, [pc, #44]	; (81e48 <vTaskDelayUntil+0x90>)
   81e1a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81e1c:	b930      	cbnz	r0, 81e2c <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81e1e:	4b0b      	ldr	r3, [pc, #44]	; (81e4c <vTaskDelayUntil+0x94>)
   81e20:	4798      	blx	r3
   81e22:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81e24:	802c      	strh	r4, [r5, #0]
   81e26:	e7ef      	b.n	81e08 <vTaskDelayUntil+0x50>
   81e28:	802c      	strh	r4, [r5, #0]
   81e2a:	e7f5      	b.n	81e18 <vTaskDelayUntil+0x60>
   81e2c:	bd38      	pop	{r3, r4, r5, pc}
   81e2e:	bf00      	nop
   81e30:	000810e1 	.word	0x000810e1
   81e34:	00081b55 	.word	0x00081b55
   81e38:	20078ba4 	.word	0x20078ba4
   81e3c:	20078b88 	.word	0x20078b88
   81e40:	00081059 	.word	0x00081059
   81e44:	00081885 	.word	0x00081885
   81e48:	00081cb1 	.word	0x00081cb1
   81e4c:	000810d1 	.word	0x000810d1

00081e50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81e50:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81e52:	4d15      	ldr	r5, [pc, #84]	; (81ea8 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81e54:	4e15      	ldr	r6, [pc, #84]	; (81eac <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81e56:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81ed0 <prvIdleTask+0x80>
   81e5a:	e01c      	b.n	81e96 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81e5c:	4b14      	ldr	r3, [pc, #80]	; (81eb0 <prvIdleTask+0x60>)
   81e5e:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81e60:	4b14      	ldr	r3, [pc, #80]	; (81eb4 <prvIdleTask+0x64>)
   81e62:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81e64:	4b14      	ldr	r3, [pc, #80]	; (81eb8 <prvIdleTask+0x68>)
   81e66:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81e68:	b1ac      	cbz	r4, 81e96 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81e6a:	4b14      	ldr	r3, [pc, #80]	; (81ebc <prvIdleTask+0x6c>)
   81e6c:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81e6e:	4b11      	ldr	r3, [pc, #68]	; (81eb4 <prvIdleTask+0x64>)
   81e70:	68db      	ldr	r3, [r3, #12]
   81e72:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81e74:	1d20      	adds	r0, r4, #4
   81e76:	4b12      	ldr	r3, [pc, #72]	; (81ec0 <prvIdleTask+0x70>)
   81e78:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81e7a:	4b12      	ldr	r3, [pc, #72]	; (81ec4 <prvIdleTask+0x74>)
   81e7c:	681a      	ldr	r2, [r3, #0]
   81e7e:	3a01      	subs	r2, #1
   81e80:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81e82:	682b      	ldr	r3, [r5, #0]
   81e84:	3b01      	subs	r3, #1
   81e86:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81e88:	4b0f      	ldr	r3, [pc, #60]	; (81ec8 <prvIdleTask+0x78>)
   81e8a:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81e8c:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81e8e:	4f0f      	ldr	r7, [pc, #60]	; (81ecc <prvIdleTask+0x7c>)
   81e90:	47b8      	blx	r7
		vPortFree( pxTCB );
   81e92:	4620      	mov	r0, r4
   81e94:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81e96:	682b      	ldr	r3, [r5, #0]
   81e98:	2b00      	cmp	r3, #0
   81e9a:	d1df      	bne.n	81e5c <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81e9c:	6833      	ldr	r3, [r6, #0]
   81e9e:	2b01      	cmp	r3, #1
   81ea0:	d9f9      	bls.n	81e96 <prvIdleTask+0x46>
			{
				taskYIELD();
   81ea2:	47c0      	blx	r8
   81ea4:	e7f7      	b.n	81e96 <prvIdleTask+0x46>
   81ea6:	bf00      	nop
   81ea8:	20078a8c 	.word	0x20078a8c
   81eac:	20078abc 	.word	0x20078abc
   81eb0:	00081b55 	.word	0x00081b55
   81eb4:	20078a90 	.word	0x20078a90
   81eb8:	00081cb1 	.word	0x00081cb1
   81ebc:	000810f1 	.word	0x000810f1
   81ec0:	00081059 	.word	0x00081059
   81ec4:	20078bc8 	.word	0x20078bc8
   81ec8:	00081111 	.word	0x00081111
   81ecc:	00081301 	.word	0x00081301
   81ed0:	000810d1 	.word	0x000810d1

00081ed4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81ed4:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81ed6:	4b1d      	ldr	r3, [pc, #116]	; (81f4c <vTaskSwitchContext+0x78>)
   81ed8:	681b      	ldr	r3, [r3, #0]
   81eda:	b95b      	cbnz	r3, 81ef4 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81edc:	4b1c      	ldr	r3, [pc, #112]	; (81f50 <vTaskSwitchContext+0x7c>)
   81ede:	681b      	ldr	r3, [r3, #0]
   81ee0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81ee4:	009b      	lsls	r3, r3, #2
   81ee6:	4a1b      	ldr	r2, [pc, #108]	; (81f54 <vTaskSwitchContext+0x80>)
   81ee8:	58d3      	ldr	r3, [r2, r3]
   81eea:	b9cb      	cbnz	r3, 81f20 <vTaskSwitchContext+0x4c>
   81eec:	4b18      	ldr	r3, [pc, #96]	; (81f50 <vTaskSwitchContext+0x7c>)
   81eee:	681b      	ldr	r3, [r3, #0]
   81ef0:	b953      	cbnz	r3, 81f08 <vTaskSwitchContext+0x34>
   81ef2:	e005      	b.n	81f00 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81ef4:	2201      	movs	r2, #1
   81ef6:	4b18      	ldr	r3, [pc, #96]	; (81f58 <vTaskSwitchContext+0x84>)
   81ef8:	601a      	str	r2, [r3, #0]
   81efa:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81efc:	681a      	ldr	r2, [r3, #0]
   81efe:	b92a      	cbnz	r2, 81f0c <vTaskSwitchContext+0x38>
   81f00:	4b16      	ldr	r3, [pc, #88]	; (81f5c <vTaskSwitchContext+0x88>)
   81f02:	4798      	blx	r3
   81f04:	bf00      	nop
   81f06:	e7fd      	b.n	81f04 <vTaskSwitchContext+0x30>
   81f08:	4b11      	ldr	r3, [pc, #68]	; (81f50 <vTaskSwitchContext+0x7c>)
   81f0a:	4912      	ldr	r1, [pc, #72]	; (81f54 <vTaskSwitchContext+0x80>)
   81f0c:	681a      	ldr	r2, [r3, #0]
   81f0e:	3a01      	subs	r2, #1
   81f10:	601a      	str	r2, [r3, #0]
   81f12:	681a      	ldr	r2, [r3, #0]
   81f14:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81f18:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81f1c:	2a00      	cmp	r2, #0
   81f1e:	d0ed      	beq.n	81efc <vTaskSwitchContext+0x28>
   81f20:	4b0b      	ldr	r3, [pc, #44]	; (81f50 <vTaskSwitchContext+0x7c>)
   81f22:	681b      	ldr	r3, [r3, #0]
   81f24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81f28:	4a0a      	ldr	r2, [pc, #40]	; (81f54 <vTaskSwitchContext+0x80>)
   81f2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81f2e:	685a      	ldr	r2, [r3, #4]
   81f30:	6852      	ldr	r2, [r2, #4]
   81f32:	605a      	str	r2, [r3, #4]
   81f34:	f103 0108 	add.w	r1, r3, #8
   81f38:	428a      	cmp	r2, r1
   81f3a:	bf04      	itt	eq
   81f3c:	6852      	ldreq	r2, [r2, #4]
   81f3e:	605a      	streq	r2, [r3, #4]
   81f40:	685b      	ldr	r3, [r3, #4]
   81f42:	68da      	ldr	r2, [r3, #12]
   81f44:	4b06      	ldr	r3, [pc, #24]	; (81f60 <vTaskSwitchContext+0x8c>)
   81f46:	601a      	str	r2, [r3, #0]
   81f48:	bd08      	pop	{r3, pc}
   81f4a:	bf00      	nop
   81f4c:	20078b84 	.word	0x20078b84
   81f50:	20078ab8 	.word	0x20078ab8
   81f54:	20078abc 	.word	0x20078abc
   81f58:	20078bc4 	.word	0x20078bc4
   81f5c:	000810e1 	.word	0x000810e1
   81f60:	20078b88 	.word	0x20078b88

00081f64 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81f64:	b538      	push	{r3, r4, r5, lr}
   81f66:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81f68:	b918      	cbnz	r0, 81f72 <vTaskPlaceOnEventList+0xe>
   81f6a:	4b0f      	ldr	r3, [pc, #60]	; (81fa8 <vTaskPlaceOnEventList+0x44>)
   81f6c:	4798      	blx	r3
   81f6e:	bf00      	nop
   81f70:	e7fd      	b.n	81f6e <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81f72:	4d0e      	ldr	r5, [pc, #56]	; (81fac <vTaskPlaceOnEventList+0x48>)
   81f74:	6829      	ldr	r1, [r5, #0]
   81f76:	3118      	adds	r1, #24
   81f78:	4b0d      	ldr	r3, [pc, #52]	; (81fb0 <vTaskPlaceOnEventList+0x4c>)
   81f7a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81f7c:	6828      	ldr	r0, [r5, #0]
   81f7e:	3004      	adds	r0, #4
   81f80:	4b0c      	ldr	r3, [pc, #48]	; (81fb4 <vTaskPlaceOnEventList+0x50>)
   81f82:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81f84:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81f88:	429c      	cmp	r4, r3
   81f8a:	d105      	bne.n	81f98 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81f8c:	6829      	ldr	r1, [r5, #0]
   81f8e:	480a      	ldr	r0, [pc, #40]	; (81fb8 <vTaskPlaceOnEventList+0x54>)
   81f90:	3104      	adds	r1, #4
   81f92:	4b0a      	ldr	r3, [pc, #40]	; (81fbc <vTaskPlaceOnEventList+0x58>)
   81f94:	4798      	blx	r3
   81f96:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81f98:	4b09      	ldr	r3, [pc, #36]	; (81fc0 <vTaskPlaceOnEventList+0x5c>)
   81f9a:	8818      	ldrh	r0, [r3, #0]
   81f9c:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81f9e:	b280      	uxth	r0, r0
   81fa0:	4b08      	ldr	r3, [pc, #32]	; (81fc4 <vTaskPlaceOnEventList+0x60>)
   81fa2:	4798      	blx	r3
   81fa4:	bd38      	pop	{r3, r4, r5, pc}
   81fa6:	bf00      	nop
   81fa8:	000810e1 	.word	0x000810e1
   81fac:	20078b88 	.word	0x20078b88
   81fb0:	00081015 	.word	0x00081015
   81fb4:	00081059 	.word	0x00081059
   81fb8:	20078a70 	.word	0x20078a70
   81fbc:	00080ff9 	.word	0x00080ff9
   81fc0:	20078ba4 	.word	0x20078ba4
   81fc4:	00081885 	.word	0x00081885

00081fc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81fc8:	b538      	push	{r3, r4, r5, lr}
   81fca:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81fcc:	b918      	cbnz	r0, 81fd6 <vTaskPlaceOnEventListRestricted+0xe>
   81fce:	4b0a      	ldr	r3, [pc, #40]	; (81ff8 <vTaskPlaceOnEventListRestricted+0x30>)
   81fd0:	4798      	blx	r3
   81fd2:	bf00      	nop
   81fd4:	e7fd      	b.n	81fd2 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81fd6:	4c09      	ldr	r4, [pc, #36]	; (81ffc <vTaskPlaceOnEventListRestricted+0x34>)
   81fd8:	6821      	ldr	r1, [r4, #0]
   81fda:	3118      	adds	r1, #24
   81fdc:	4b08      	ldr	r3, [pc, #32]	; (82000 <vTaskPlaceOnEventListRestricted+0x38>)
   81fde:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81fe0:	6820      	ldr	r0, [r4, #0]
   81fe2:	3004      	adds	r0, #4
   81fe4:	4b07      	ldr	r3, [pc, #28]	; (82004 <vTaskPlaceOnEventListRestricted+0x3c>)
   81fe6:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81fe8:	4b07      	ldr	r3, [pc, #28]	; (82008 <vTaskPlaceOnEventListRestricted+0x40>)
   81fea:	8818      	ldrh	r0, [r3, #0]
   81fec:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81fee:	b280      	uxth	r0, r0
   81ff0:	4b06      	ldr	r3, [pc, #24]	; (8200c <vTaskPlaceOnEventListRestricted+0x44>)
   81ff2:	4798      	blx	r3
   81ff4:	bd38      	pop	{r3, r4, r5, pc}
   81ff6:	bf00      	nop
   81ff8:	000810e1 	.word	0x000810e1
   81ffc:	20078b88 	.word	0x20078b88
   82000:	00080ff9 	.word	0x00080ff9
   82004:	00081059 	.word	0x00081059
   82008:	20078ba4 	.word	0x20078ba4
   8200c:	00081885 	.word	0x00081885

00082010 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   82010:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   82012:	68c3      	ldr	r3, [r0, #12]
   82014:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82016:	b91c      	cbnz	r4, 82020 <xTaskRemoveFromEventList+0x10>
   82018:	4b16      	ldr	r3, [pc, #88]	; (82074 <xTaskRemoveFromEventList+0x64>)
   8201a:	4798      	blx	r3
   8201c:	bf00      	nop
   8201e:	e7fd      	b.n	8201c <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82020:	f104 0518 	add.w	r5, r4, #24
   82024:	4628      	mov	r0, r5
   82026:	4b14      	ldr	r3, [pc, #80]	; (82078 <xTaskRemoveFromEventList+0x68>)
   82028:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8202a:	4b14      	ldr	r3, [pc, #80]	; (8207c <xTaskRemoveFromEventList+0x6c>)
   8202c:	681b      	ldr	r3, [r3, #0]
   8202e:	b99b      	cbnz	r3, 82058 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82030:	1d25      	adds	r5, r4, #4
   82032:	4628      	mov	r0, r5
   82034:	4b10      	ldr	r3, [pc, #64]	; (82078 <xTaskRemoveFromEventList+0x68>)
   82036:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82038:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8203a:	4a11      	ldr	r2, [pc, #68]	; (82080 <xTaskRemoveFromEventList+0x70>)
   8203c:	6812      	ldr	r2, [r2, #0]
   8203e:	4293      	cmp	r3, r2
   82040:	bf84      	itt	hi
   82042:	4a0f      	ldrhi	r2, [pc, #60]	; (82080 <xTaskRemoveFromEventList+0x70>)
   82044:	6013      	strhi	r3, [r2, #0]
   82046:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8204a:	480e      	ldr	r0, [pc, #56]	; (82084 <xTaskRemoveFromEventList+0x74>)
   8204c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82050:	4629      	mov	r1, r5
   82052:	4b0d      	ldr	r3, [pc, #52]	; (82088 <xTaskRemoveFromEventList+0x78>)
   82054:	4798      	blx	r3
   82056:	e003      	b.n	82060 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82058:	480c      	ldr	r0, [pc, #48]	; (8208c <xTaskRemoveFromEventList+0x7c>)
   8205a:	4629      	mov	r1, r5
   8205c:	4b0a      	ldr	r3, [pc, #40]	; (82088 <xTaskRemoveFromEventList+0x78>)
   8205e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82060:	4b0b      	ldr	r3, [pc, #44]	; (82090 <xTaskRemoveFromEventList+0x80>)
   82062:	681b      	ldr	r3, [r3, #0]
   82064:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82068:	4298      	cmp	r0, r3
   8206a:	bf34      	ite	cc
   8206c:	2000      	movcc	r0, #0
   8206e:	2001      	movcs	r0, #1
   82070:	bd38      	pop	{r3, r4, r5, pc}
   82072:	bf00      	nop
   82074:	000810e1 	.word	0x000810e1
   82078:	00081059 	.word	0x00081059
   8207c:	20078b84 	.word	0x20078b84
   82080:	20078ab8 	.word	0x20078ab8
   82084:	20078abc 	.word	0x20078abc
   82088:	00080ff9 	.word	0x00080ff9
   8208c:	20078b8c 	.word	0x20078b8c
   82090:	20078b88 	.word	0x20078b88

00082094 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82094:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82096:	b918      	cbnz	r0, 820a0 <vTaskSetTimeOutState+0xc>
   82098:	4b05      	ldr	r3, [pc, #20]	; (820b0 <vTaskSetTimeOutState+0x1c>)
   8209a:	4798      	blx	r3
   8209c:	bf00      	nop
   8209e:	e7fd      	b.n	8209c <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   820a0:	4a04      	ldr	r2, [pc, #16]	; (820b4 <vTaskSetTimeOutState+0x20>)
   820a2:	6812      	ldr	r2, [r2, #0]
   820a4:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   820a6:	4a04      	ldr	r2, [pc, #16]	; (820b8 <vTaskSetTimeOutState+0x24>)
   820a8:	8812      	ldrh	r2, [r2, #0]
   820aa:	8082      	strh	r2, [r0, #4]
   820ac:	bd08      	pop	{r3, pc}
   820ae:	bf00      	nop
   820b0:	000810e1 	.word	0x000810e1
   820b4:	20078ba0 	.word	0x20078ba0
   820b8:	20078ba4 	.word	0x20078ba4

000820bc <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   820bc:	b538      	push	{r3, r4, r5, lr}
   820be:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   820c0:	4604      	mov	r4, r0
   820c2:	b918      	cbnz	r0, 820cc <xTaskCheckForTimeOut+0x10>
   820c4:	4b1a      	ldr	r3, [pc, #104]	; (82130 <xTaskCheckForTimeOut+0x74>)
   820c6:	4798      	blx	r3
   820c8:	bf00      	nop
   820ca:	e7fd      	b.n	820c8 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   820cc:	b919      	cbnz	r1, 820d6 <xTaskCheckForTimeOut+0x1a>
   820ce:	4b18      	ldr	r3, [pc, #96]	; (82130 <xTaskCheckForTimeOut+0x74>)
   820d0:	4798      	blx	r3
   820d2:	bf00      	nop
   820d4:	e7fd      	b.n	820d2 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   820d6:	4b17      	ldr	r3, [pc, #92]	; (82134 <xTaskCheckForTimeOut+0x78>)
   820d8:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   820da:	882b      	ldrh	r3, [r5, #0]
   820dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
   820e0:	4293      	cmp	r3, r2
   820e2:	d01c      	beq.n	8211e <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   820e4:	4a14      	ldr	r2, [pc, #80]	; (82138 <xTaskCheckForTimeOut+0x7c>)
   820e6:	6811      	ldr	r1, [r2, #0]
   820e8:	6822      	ldr	r2, [r4, #0]
   820ea:	428a      	cmp	r2, r1
   820ec:	d005      	beq.n	820fa <xTaskCheckForTimeOut+0x3e>
   820ee:	4a13      	ldr	r2, [pc, #76]	; (8213c <xTaskCheckForTimeOut+0x80>)
   820f0:	8812      	ldrh	r2, [r2, #0]
   820f2:	b292      	uxth	r2, r2
   820f4:	88a1      	ldrh	r1, [r4, #4]
   820f6:	4291      	cmp	r1, r2
   820f8:	d913      	bls.n	82122 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   820fa:	4a10      	ldr	r2, [pc, #64]	; (8213c <xTaskCheckForTimeOut+0x80>)
   820fc:	8811      	ldrh	r1, [r2, #0]
   820fe:	88a2      	ldrh	r2, [r4, #4]
   82100:	1a89      	subs	r1, r1, r2
   82102:	b289      	uxth	r1, r1
   82104:	428b      	cmp	r3, r1
   82106:	d90e      	bls.n	82126 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82108:	490c      	ldr	r1, [pc, #48]	; (8213c <xTaskCheckForTimeOut+0x80>)
   8210a:	8809      	ldrh	r1, [r1, #0]
   8210c:	b289      	uxth	r1, r1
   8210e:	1a52      	subs	r2, r2, r1
   82110:	4413      	add	r3, r2
   82112:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82114:	4620      	mov	r0, r4
   82116:	4b0a      	ldr	r3, [pc, #40]	; (82140 <xTaskCheckForTimeOut+0x84>)
   82118:	4798      	blx	r3
			xReturn = pdFALSE;
   8211a:	2400      	movs	r4, #0
   8211c:	e004      	b.n	82128 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8211e:	2400      	movs	r4, #0
   82120:	e002      	b.n	82128 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82122:	2401      	movs	r4, #1
   82124:	e000      	b.n	82128 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82126:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82128:	4b06      	ldr	r3, [pc, #24]	; (82144 <xTaskCheckForTimeOut+0x88>)
   8212a:	4798      	blx	r3

	return xReturn;
}
   8212c:	4620      	mov	r0, r4
   8212e:	bd38      	pop	{r3, r4, r5, pc}
   82130:	000810e1 	.word	0x000810e1
   82134:	000810f1 	.word	0x000810f1
   82138:	20078ba0 	.word	0x20078ba0
   8213c:	20078ba4 	.word	0x20078ba4
   82140:	00082095 	.word	0x00082095
   82144:	00081111 	.word	0x00081111

00082148 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82148:	2201      	movs	r2, #1
   8214a:	4b01      	ldr	r3, [pc, #4]	; (82150 <vTaskMissedYield+0x8>)
   8214c:	601a      	str	r2, [r3, #0]
   8214e:	4770      	bx	lr
   82150:	20078bc4 	.word	0x20078bc4

00082154 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82154:	4b01      	ldr	r3, [pc, #4]	; (8215c <xTaskGetCurrentTaskHandle+0x8>)
   82156:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82158:	4770      	bx	lr
   8215a:	bf00      	nop
   8215c:	20078b88 	.word	0x20078b88

00082160 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82160:	4b05      	ldr	r3, [pc, #20]	; (82178 <xTaskGetSchedulerState+0x18>)
   82162:	681b      	ldr	r3, [r3, #0]
   82164:	b133      	cbz	r3, 82174 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82166:	4b05      	ldr	r3, [pc, #20]	; (8217c <xTaskGetSchedulerState+0x1c>)
   82168:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   8216a:	2b00      	cmp	r3, #0
   8216c:	bf14      	ite	ne
   8216e:	2002      	movne	r0, #2
   82170:	2001      	moveq	r0, #1
   82172:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82174:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82176:	4770      	bx	lr
   82178:	20078a88 	.word	0x20078a88
   8217c:	20078b84 	.word	0x20078b84

00082180 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82180:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82182:	4604      	mov	r4, r0
   82184:	2800      	cmp	r0, #0
   82186:	d02e      	beq.n	821e6 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82188:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8218a:	4a17      	ldr	r2, [pc, #92]	; (821e8 <vTaskPriorityInherit+0x68>)
   8218c:	6812      	ldr	r2, [r2, #0]
   8218e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82190:	4293      	cmp	r3, r2
   82192:	d228      	bcs.n	821e6 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82194:	4a14      	ldr	r2, [pc, #80]	; (821e8 <vTaskPriorityInherit+0x68>)
   82196:	6812      	ldr	r2, [r2, #0]
   82198:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   8219a:	f1c2 020a 	rsb	r2, r2, #10
   8219e:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   821a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   821a4:	4a11      	ldr	r2, [pc, #68]	; (821ec <vTaskPriorityInherit+0x6c>)
   821a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   821aa:	6942      	ldr	r2, [r0, #20]
   821ac:	429a      	cmp	r2, r3
   821ae:	d116      	bne.n	821de <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   821b0:	1d05      	adds	r5, r0, #4
   821b2:	4628      	mov	r0, r5
   821b4:	4b0e      	ldr	r3, [pc, #56]	; (821f0 <vTaskPriorityInherit+0x70>)
   821b6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   821b8:	4b0b      	ldr	r3, [pc, #44]	; (821e8 <vTaskPriorityInherit+0x68>)
   821ba:	681b      	ldr	r3, [r3, #0]
   821bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   821be:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   821c0:	4a0c      	ldr	r2, [pc, #48]	; (821f4 <vTaskPriorityInherit+0x74>)
   821c2:	6812      	ldr	r2, [r2, #0]
   821c4:	4293      	cmp	r3, r2
   821c6:	bf84      	itt	hi
   821c8:	4a0a      	ldrhi	r2, [pc, #40]	; (821f4 <vTaskPriorityInherit+0x74>)
   821ca:	6013      	strhi	r3, [r2, #0]
   821cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   821d0:	4806      	ldr	r0, [pc, #24]	; (821ec <vTaskPriorityInherit+0x6c>)
   821d2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   821d6:	4629      	mov	r1, r5
   821d8:	4b07      	ldr	r3, [pc, #28]	; (821f8 <vTaskPriorityInherit+0x78>)
   821da:	4798      	blx	r3
   821dc:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   821de:	4b02      	ldr	r3, [pc, #8]	; (821e8 <vTaskPriorityInherit+0x68>)
   821e0:	681b      	ldr	r3, [r3, #0]
   821e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   821e4:	62c3      	str	r3, [r0, #44]	; 0x2c
   821e6:	bd38      	pop	{r3, r4, r5, pc}
   821e8:	20078b88 	.word	0x20078b88
   821ec:	20078abc 	.word	0x20078abc
   821f0:	00081059 	.word	0x00081059
   821f4:	20078ab8 	.word	0x20078ab8
   821f8:	00080ff9 	.word	0x00080ff9

000821fc <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   821fc:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   821fe:	4604      	mov	r4, r0
   82200:	b1d0      	cbz	r0, 82238 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82202:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82204:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   82206:	429a      	cmp	r2, r3
   82208:	d016      	beq.n	82238 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8220a:	1d05      	adds	r5, r0, #4
   8220c:	4628      	mov	r0, r5
   8220e:	4b0b      	ldr	r3, [pc, #44]	; (8223c <vTaskPriorityDisinherit+0x40>)
   82210:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82212:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   82214:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82216:	f1c3 020a 	rsb	r2, r3, #10
   8221a:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   8221c:	4a08      	ldr	r2, [pc, #32]	; (82240 <vTaskPriorityDisinherit+0x44>)
   8221e:	6812      	ldr	r2, [r2, #0]
   82220:	4293      	cmp	r3, r2
   82222:	bf84      	itt	hi
   82224:	4a06      	ldrhi	r2, [pc, #24]	; (82240 <vTaskPriorityDisinherit+0x44>)
   82226:	6013      	strhi	r3, [r2, #0]
   82228:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8222c:	4805      	ldr	r0, [pc, #20]	; (82244 <vTaskPriorityDisinherit+0x48>)
   8222e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82232:	4629      	mov	r1, r5
   82234:	4b04      	ldr	r3, [pc, #16]	; (82248 <vTaskPriorityDisinherit+0x4c>)
   82236:	4798      	blx	r3
   82238:	bd38      	pop	{r3, r4, r5, pc}
   8223a:	bf00      	nop
   8223c:	00081059 	.word	0x00081059
   82240:	20078ab8 	.word	0x20078ab8
   82244:	20078abc 	.word	0x20078abc
   82248:	00080ff9 	.word	0x00080ff9

0008224c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   8224c:	b510      	push	{r4, lr}
   8224e:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82250:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82252:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82254:	4291      	cmp	r1, r2
   82256:	d80b      	bhi.n	82270 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82258:	1ad3      	subs	r3, r2, r3
   8225a:	8b01      	ldrh	r1, [r0, #24]
   8225c:	b29b      	uxth	r3, r3
   8225e:	4299      	cmp	r1, r3
   82260:	d911      	bls.n	82286 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82262:	4b0b      	ldr	r3, [pc, #44]	; (82290 <prvInsertTimerInActiveList+0x44>)
   82264:	6818      	ldr	r0, [r3, #0]
   82266:	1d21      	adds	r1, r4, #4
   82268:	4b0a      	ldr	r3, [pc, #40]	; (82294 <prvInsertTimerInActiveList+0x48>)
   8226a:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8226c:	2000      	movs	r0, #0
   8226e:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82270:	429a      	cmp	r2, r3
   82272:	d201      	bcs.n	82278 <prvInsertTimerInActiveList+0x2c>
   82274:	4299      	cmp	r1, r3
   82276:	d208      	bcs.n	8228a <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82278:	4b07      	ldr	r3, [pc, #28]	; (82298 <prvInsertTimerInActiveList+0x4c>)
   8227a:	6818      	ldr	r0, [r3, #0]
   8227c:	1d21      	adds	r1, r4, #4
   8227e:	4b05      	ldr	r3, [pc, #20]	; (82294 <prvInsertTimerInActiveList+0x48>)
   82280:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82282:	2000      	movs	r0, #0
   82284:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82286:	2001      	movs	r0, #1
   82288:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8228a:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8228c:	bd10      	pop	{r4, pc}
   8228e:	bf00      	nop
   82290:	20078c04 	.word	0x20078c04
   82294:	00081015 	.word	0x00081015
   82298:	20078bd0 	.word	0x20078bd0

0008229c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   8229c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   8229e:	4b0d      	ldr	r3, [pc, #52]	; (822d4 <prvCheckForValidListAndQueue+0x38>)
   822a0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   822a2:	4b0d      	ldr	r3, [pc, #52]	; (822d8 <prvCheckForValidListAndQueue+0x3c>)
   822a4:	681b      	ldr	r3, [r3, #0]
   822a6:	b98b      	cbnz	r3, 822cc <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   822a8:	4d0c      	ldr	r5, [pc, #48]	; (822dc <prvCheckForValidListAndQueue+0x40>)
   822aa:	4628      	mov	r0, r5
   822ac:	4e0c      	ldr	r6, [pc, #48]	; (822e0 <prvCheckForValidListAndQueue+0x44>)
   822ae:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   822b0:	4c0c      	ldr	r4, [pc, #48]	; (822e4 <prvCheckForValidListAndQueue+0x48>)
   822b2:	4620      	mov	r0, r4
   822b4:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   822b6:	4b0c      	ldr	r3, [pc, #48]	; (822e8 <prvCheckForValidListAndQueue+0x4c>)
   822b8:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   822ba:	4b0c      	ldr	r3, [pc, #48]	; (822ec <prvCheckForValidListAndQueue+0x50>)
   822bc:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   822be:	2005      	movs	r0, #5
   822c0:	210c      	movs	r1, #12
   822c2:	2200      	movs	r2, #0
   822c4:	4b0a      	ldr	r3, [pc, #40]	; (822f0 <prvCheckForValidListAndQueue+0x54>)
   822c6:	4798      	blx	r3
   822c8:	4b03      	ldr	r3, [pc, #12]	; (822d8 <prvCheckForValidListAndQueue+0x3c>)
   822ca:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   822cc:	4b09      	ldr	r3, [pc, #36]	; (822f4 <prvCheckForValidListAndQueue+0x58>)
   822ce:	4798      	blx	r3
   822d0:	bd70      	pop	{r4, r5, r6, pc}
   822d2:	bf00      	nop
   822d4:	000810f1 	.word	0x000810f1
   822d8:	20078c00 	.word	0x20078c00
   822dc:	20078bd4 	.word	0x20078bd4
   822e0:	00080fd9 	.word	0x00080fd9
   822e4:	20078be8 	.word	0x20078be8
   822e8:	20078bd0 	.word	0x20078bd0
   822ec:	20078c04 	.word	0x20078c04
   822f0:	000814c9 	.word	0x000814c9
   822f4:	00081111 	.word	0x00081111

000822f8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   822f8:	b510      	push	{r4, lr}
   822fa:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   822fc:	4b0b      	ldr	r3, [pc, #44]	; (8232c <xTimerCreateTimerTask+0x34>)
   822fe:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82300:	4b0b      	ldr	r3, [pc, #44]	; (82330 <xTimerCreateTimerTask+0x38>)
   82302:	681b      	ldr	r3, [r3, #0]
   82304:	b163      	cbz	r3, 82320 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82306:	2309      	movs	r3, #9
   82308:	9300      	str	r3, [sp, #0]
   8230a:	2300      	movs	r3, #0
   8230c:	9301      	str	r3, [sp, #4]
   8230e:	9302      	str	r3, [sp, #8]
   82310:	9303      	str	r3, [sp, #12]
   82312:	4808      	ldr	r0, [pc, #32]	; (82334 <xTimerCreateTimerTask+0x3c>)
   82314:	4908      	ldr	r1, [pc, #32]	; (82338 <xTimerCreateTimerTask+0x40>)
   82316:	f44f 7200 	mov.w	r2, #512	; 0x200
   8231a:	4c08      	ldr	r4, [pc, #32]	; (8233c <xTimerCreateTimerTask+0x44>)
   8231c:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   8231e:	b918      	cbnz	r0, 82328 <xTimerCreateTimerTask+0x30>
   82320:	4b07      	ldr	r3, [pc, #28]	; (82340 <xTimerCreateTimerTask+0x48>)
   82322:	4798      	blx	r3
   82324:	bf00      	nop
   82326:	e7fd      	b.n	82324 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82328:	b004      	add	sp, #16
   8232a:	bd10      	pop	{r4, pc}
   8232c:	0008229d 	.word	0x0008229d
   82330:	20078c00 	.word	0x20078c00
   82334:	00082459 	.word	0x00082459
   82338:	00084d1c 	.word	0x00084d1c
   8233c:	000818e1 	.word	0x000818e1
   82340:	000810e1 	.word	0x000810e1

00082344 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82344:	b510      	push	{r4, lr}
   82346:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82348:	4c10      	ldr	r4, [pc, #64]	; (8238c <xTimerGenericCommand+0x48>)
   8234a:	6824      	ldr	r4, [r4, #0]
   8234c:	b1d4      	cbz	r4, 82384 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   8234e:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82350:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82354:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82356:	b973      	cbnz	r3, 82376 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82358:	4b0d      	ldr	r3, [pc, #52]	; (82390 <xTimerGenericCommand+0x4c>)
   8235a:	4798      	blx	r3
   8235c:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   8235e:	4b0b      	ldr	r3, [pc, #44]	; (8238c <xTimerGenericCommand+0x48>)
   82360:	6818      	ldr	r0, [r3, #0]
   82362:	a901      	add	r1, sp, #4
   82364:	bf07      	ittee	eq
   82366:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   8236a:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   8236c:	2200      	movne	r2, #0
   8236e:	4613      	movne	r3, r2
   82370:	4c08      	ldr	r4, [pc, #32]	; (82394 <xTimerGenericCommand+0x50>)
   82372:	47a0      	blx	r4
   82374:	e007      	b.n	82386 <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82376:	4620      	mov	r0, r4
   82378:	a901      	add	r1, sp, #4
   8237a:	461a      	mov	r2, r3
   8237c:	2300      	movs	r3, #0
   8237e:	4c06      	ldr	r4, [pc, #24]	; (82398 <xTimerGenericCommand+0x54>)
   82380:	47a0      	blx	r4
   82382:	e000      	b.n	82386 <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82384:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82386:	b004      	add	sp, #16
   82388:	bd10      	pop	{r4, pc}
   8238a:	bf00      	nop
   8238c:	20078c00 	.word	0x20078c00
   82390:	00082161 	.word	0x00082161
   82394:	00081521 	.word	0x00081521
   82398:	00081645 	.word	0x00081645

0008239c <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   8239c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   823a0:	b082      	sub	sp, #8
   823a2:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   823a4:	4b24      	ldr	r3, [pc, #144]	; (82438 <prvSampleTimeNow+0x9c>)
   823a6:	4798      	blx	r3
   823a8:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   823aa:	4b24      	ldr	r3, [pc, #144]	; (8243c <prvSampleTimeNow+0xa0>)
   823ac:	881b      	ldrh	r3, [r3, #0]
   823ae:	4283      	cmp	r3, r0
   823b0:	d937      	bls.n	82422 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   823b2:	4e23      	ldr	r6, [pc, #140]	; (82440 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   823b4:	4f23      	ldr	r7, [pc, #140]	; (82444 <prvSampleTimeNow+0xa8>)
   823b6:	e027      	b.n	82408 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   823b8:	68da      	ldr	r2, [r3, #12]
   823ba:	f8b2 a000 	ldrh.w	sl, [r2]
   823be:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   823c2:	68db      	ldr	r3, [r3, #12]
   823c4:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   823c6:	1d25      	adds	r5, r4, #4
   823c8:	4628      	mov	r0, r5
   823ca:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   823cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   823ce:	4620      	mov	r0, r4
   823d0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   823d2:	69e3      	ldr	r3, [r4, #28]
   823d4:	2b01      	cmp	r3, #1
   823d6:	d117      	bne.n	82408 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   823d8:	8b23      	ldrh	r3, [r4, #24]
   823da:	4453      	add	r3, sl
   823dc:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   823de:	4553      	cmp	r3, sl
   823e0:	d906      	bls.n	823f0 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   823e2:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   823e4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   823e6:	6830      	ldr	r0, [r6, #0]
   823e8:	4629      	mov	r1, r5
   823ea:	4b17      	ldr	r3, [pc, #92]	; (82448 <prvSampleTimeNow+0xac>)
   823ec:	4798      	blx	r3
   823ee:	e00b      	b.n	82408 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   823f0:	2300      	movs	r3, #0
   823f2:	9300      	str	r3, [sp, #0]
   823f4:	4620      	mov	r0, r4
   823f6:	4619      	mov	r1, r3
   823f8:	4652      	mov	r2, sl
   823fa:	4c14      	ldr	r4, [pc, #80]	; (8244c <prvSampleTimeNow+0xb0>)
   823fc:	47a0      	blx	r4
				configASSERT( xResult );
   823fe:	b918      	cbnz	r0, 82408 <prvSampleTimeNow+0x6c>
   82400:	4b13      	ldr	r3, [pc, #76]	; (82450 <prvSampleTimeNow+0xb4>)
   82402:	4798      	blx	r3
   82404:	bf00      	nop
   82406:	e7fd      	b.n	82404 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82408:	6833      	ldr	r3, [r6, #0]
   8240a:	681a      	ldr	r2, [r3, #0]
   8240c:	2a00      	cmp	r2, #0
   8240e:	d1d3      	bne.n	823b8 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82410:	4a10      	ldr	r2, [pc, #64]	; (82454 <prvSampleTimeNow+0xb8>)
   82412:	6811      	ldr	r1, [r2, #0]
   82414:	480a      	ldr	r0, [pc, #40]	; (82440 <prvSampleTimeNow+0xa4>)
   82416:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82418:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   8241a:	2301      	movs	r3, #1
   8241c:	f8c9 3000 	str.w	r3, [r9]
   82420:	e002      	b.n	82428 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82422:	2300      	movs	r3, #0
   82424:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82428:	4b04      	ldr	r3, [pc, #16]	; (8243c <prvSampleTimeNow+0xa0>)
   8242a:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   8242e:	4640      	mov	r0, r8
   82430:	b002      	add	sp, #8
   82432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82436:	bf00      	nop
   82438:	00081b65 	.word	0x00081b65
   8243c:	20078bfc 	.word	0x20078bfc
   82440:	20078bd0 	.word	0x20078bd0
   82444:	00081059 	.word	0x00081059
   82448:	00081015 	.word	0x00081015
   8244c:	00082345 	.word	0x00082345
   82450:	000810e1 	.word	0x000810e1
   82454:	20078c04 	.word	0x20078c04

00082458 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82458:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8245c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8245e:	4d51      	ldr	r5, [pc, #324]	; (825a4 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82460:	f8df 8170 	ldr.w	r8, [pc, #368]	; 825d4 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82464:	4b50      	ldr	r3, [pc, #320]	; (825a8 <prvTimerTask+0x150>)
   82466:	681b      	ldr	r3, [r3, #0]
   82468:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   8246a:	2a00      	cmp	r2, #0
   8246c:	f000 8090 	beq.w	82590 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82470:	68db      	ldr	r3, [r3, #12]
   82472:	881e      	ldrh	r6, [r3, #0]
   82474:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82476:	4b4d      	ldr	r3, [pc, #308]	; (825ac <prvTimerTask+0x154>)
   82478:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8247a:	a803      	add	r0, sp, #12
   8247c:	4b4c      	ldr	r3, [pc, #304]	; (825b0 <prvTimerTask+0x158>)
   8247e:	4798      	blx	r3
   82480:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82482:	9b03      	ldr	r3, [sp, #12]
   82484:	2b00      	cmp	r3, #0
   82486:	d132      	bne.n	824ee <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82488:	4286      	cmp	r6, r0
   8248a:	d825      	bhi.n	824d8 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   8248c:	4b49      	ldr	r3, [pc, #292]	; (825b4 <prvTimerTask+0x15c>)
   8248e:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82490:	4b45      	ldr	r3, [pc, #276]	; (825a8 <prvTimerTask+0x150>)
   82492:	681b      	ldr	r3, [r3, #0]
   82494:	68db      	ldr	r3, [r3, #12]
   82496:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82498:	1d20      	adds	r0, r4, #4
   8249a:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8249c:	69e3      	ldr	r3, [r4, #28]
   8249e:	2b01      	cmp	r3, #1
   824a0:	d115      	bne.n	824ce <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   824a2:	8b21      	ldrh	r1, [r4, #24]
   824a4:	4431      	add	r1, r6
   824a6:	4620      	mov	r0, r4
   824a8:	b289      	uxth	r1, r1
   824aa:	463a      	mov	r2, r7
   824ac:	4633      	mov	r3, r6
   824ae:	4f42      	ldr	r7, [pc, #264]	; (825b8 <prvTimerTask+0x160>)
   824b0:	47b8      	blx	r7
   824b2:	2801      	cmp	r0, #1
   824b4:	d10b      	bne.n	824ce <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   824b6:	2300      	movs	r3, #0
   824b8:	9300      	str	r3, [sp, #0]
   824ba:	4620      	mov	r0, r4
   824bc:	4619      	mov	r1, r3
   824be:	4632      	mov	r2, r6
   824c0:	4e3e      	ldr	r6, [pc, #248]	; (825bc <prvTimerTask+0x164>)
   824c2:	47b0      	blx	r6
			configASSERT( xResult );
   824c4:	b918      	cbnz	r0, 824ce <prvTimerTask+0x76>
   824c6:	4b3e      	ldr	r3, [pc, #248]	; (825c0 <prvTimerTask+0x168>)
   824c8:	4798      	blx	r3
   824ca:	bf00      	nop
   824cc:	e7fd      	b.n	824ca <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   824ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
   824d0:	4620      	mov	r0, r4
   824d2:	4798      	blx	r3
   824d4:	e00d      	b.n	824f2 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   824d6:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   824d8:	1bf1      	subs	r1, r6, r7
   824da:	6828      	ldr	r0, [r5, #0]
   824dc:	b289      	uxth	r1, r1
   824de:	4b39      	ldr	r3, [pc, #228]	; (825c4 <prvTimerTask+0x16c>)
   824e0:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   824e2:	4b34      	ldr	r3, [pc, #208]	; (825b4 <prvTimerTask+0x15c>)
   824e4:	4798      	blx	r3
   824e6:	b920      	cbnz	r0, 824f2 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   824e8:	4b37      	ldr	r3, [pc, #220]	; (825c8 <prvTimerTask+0x170>)
   824ea:	4798      	blx	r3
   824ec:	e001      	b.n	824f2 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   824ee:	4b31      	ldr	r3, [pc, #196]	; (825b4 <prvTimerTask+0x15c>)
   824f0:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   824f2:	a802      	add	r0, sp, #8
   824f4:	4b2e      	ldr	r3, [pc, #184]	; (825b0 <prvTimerTask+0x158>)
   824f6:	4798      	blx	r3
   824f8:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   824fa:	4e34      	ldr	r6, [pc, #208]	; (825cc <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   824fc:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 825b8 <prvTimerTask+0x160>
   82500:	e03e      	b.n	82580 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82502:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82504:	b11c      	cbz	r4, 8250e <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82506:	6961      	ldr	r1, [r4, #20]
   82508:	b109      	cbz	r1, 8250e <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8250a:	1d20      	adds	r0, r4, #4
   8250c:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   8250e:	9903      	ldr	r1, [sp, #12]
   82510:	2902      	cmp	r1, #2
   82512:	d023      	beq.n	8255c <prvTimerTask+0x104>
   82514:	2903      	cmp	r1, #3
   82516:	d030      	beq.n	8257a <prvTimerTask+0x122>
   82518:	2900      	cmp	r1, #0
   8251a:	d131      	bne.n	82580 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   8251c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82520:	8b21      	ldrh	r1, [r4, #24]
   82522:	4419      	add	r1, r3
   82524:	4620      	mov	r0, r4
   82526:	b289      	uxth	r1, r1
   82528:	463a      	mov	r2, r7
   8252a:	47c8      	blx	r9
   8252c:	2801      	cmp	r0, #1
   8252e:	d127      	bne.n	82580 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82530:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82532:	4620      	mov	r0, r4
   82534:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82536:	69e3      	ldr	r3, [r4, #28]
   82538:	2b01      	cmp	r3, #1
   8253a:	d121      	bne.n	82580 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   8253c:	8b22      	ldrh	r2, [r4, #24]
   8253e:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82542:	441a      	add	r2, r3
   82544:	2300      	movs	r3, #0
   82546:	9300      	str	r3, [sp, #0]
   82548:	4620      	mov	r0, r4
   8254a:	4619      	mov	r1, r3
   8254c:	b292      	uxth	r2, r2
   8254e:	4c1b      	ldr	r4, [pc, #108]	; (825bc <prvTimerTask+0x164>)
   82550:	47a0      	blx	r4
						configASSERT( xResult );
   82552:	b9a8      	cbnz	r0, 82580 <prvTimerTask+0x128>
   82554:	4b1a      	ldr	r3, [pc, #104]	; (825c0 <prvTimerTask+0x168>)
   82556:	4798      	blx	r3
   82558:	bf00      	nop
   8255a:	e7fd      	b.n	82558 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   8255c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82560:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   82562:	b91b      	cbnz	r3, 8256c <prvTimerTask+0x114>
   82564:	4b16      	ldr	r3, [pc, #88]	; (825c0 <prvTimerTask+0x168>)
   82566:	4798      	blx	r3
   82568:	bf00      	nop
   8256a:	e7fd      	b.n	82568 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8256c:	18f9      	adds	r1, r7, r3
   8256e:	4620      	mov	r0, r4
   82570:	b289      	uxth	r1, r1
   82572:	463a      	mov	r2, r7
   82574:	463b      	mov	r3, r7
   82576:	47c8      	blx	r9
   82578:	e002      	b.n	82580 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   8257a:	4620      	mov	r0, r4
   8257c:	4b14      	ldr	r3, [pc, #80]	; (825d0 <prvTimerTask+0x178>)
   8257e:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82580:	6828      	ldr	r0, [r5, #0]
   82582:	a903      	add	r1, sp, #12
   82584:	2200      	movs	r2, #0
   82586:	4613      	mov	r3, r2
   82588:	47b0      	blx	r6
   8258a:	2800      	cmp	r0, #0
   8258c:	d1b9      	bne.n	82502 <prvTimerTask+0xaa>
   8258e:	e769      	b.n	82464 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82590:	4b06      	ldr	r3, [pc, #24]	; (825ac <prvTimerTask+0x154>)
   82592:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82594:	a803      	add	r0, sp, #12
   82596:	4b06      	ldr	r3, [pc, #24]	; (825b0 <prvTimerTask+0x158>)
   82598:	4798      	blx	r3
   8259a:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8259c:	9b03      	ldr	r3, [sp, #12]
   8259e:	2b00      	cmp	r3, #0
   825a0:	d099      	beq.n	824d6 <prvTimerTask+0x7e>
   825a2:	e7a4      	b.n	824ee <prvTimerTask+0x96>
   825a4:	20078c00 	.word	0x20078c00
   825a8:	20078bd0 	.word	0x20078bd0
   825ac:	00081b55 	.word	0x00081b55
   825b0:	0008239d 	.word	0x0008239d
   825b4:	00081cb1 	.word	0x00081cb1
   825b8:	0008224d 	.word	0x0008224d
   825bc:	00082345 	.word	0x00082345
   825c0:	000810e1 	.word	0x000810e1
   825c4:	00081839 	.word	0x00081839
   825c8:	000810d1 	.word	0x000810d1
   825cc:	000816d5 	.word	0x000816d5
   825d0:	00081301 	.word	0x00081301
   825d4:	00081059 	.word	0x00081059

000825d8 <USART0_Handler>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   825d8:	b500      	push	{lr}
   825da:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   825dc:	4813      	ldr	r0, [pc, #76]	; (8262c <USART0_Handler+0x54>)
   825de:	f10d 0107 	add.w	r1, sp, #7
   825e2:	2201      	movs	r2, #1
   825e4:	4b12      	ldr	r3, [pc, #72]	; (82630 <USART0_Handler+0x58>)
   825e6:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
   825e8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   825ea:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   825ee:	2200      	movs	r2, #0
   825f0:	4b10      	ldr	r3, [pc, #64]	; (82634 <USART0_Handler+0x5c>)
   825f2:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
   825f4:	4b10      	ldr	r3, [pc, #64]	; (82638 <USART0_Handler+0x60>)
   825f6:	781a      	ldrb	r2, [r3, #0]
   825f8:	3201      	adds	r2, #1
   825fa:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
   825fc:	4b0f      	ldr	r3, [pc, #60]	; (8263c <USART0_Handler+0x64>)
   825fe:	781b      	ldrb	r3, [r3, #0]
   82600:	f89d 1007 	ldrb.w	r1, [sp, #7]
   82604:	4a0e      	ldr	r2, [pc, #56]	; (82640 <USART0_Handler+0x68>)
   82606:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   82608:	2b9b      	cmp	r3, #155	; 0x9b
   8260a:	d103      	bne.n	82614 <USART0_Handler+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   8260c:	2200      	movs	r2, #0
   8260e:	4b0b      	ldr	r3, [pc, #44]	; (8263c <USART0_Handler+0x64>)
   82610:	701a      	strb	r2, [r3, #0]
   82612:	e002      	b.n	8261a <USART0_Handler+0x42>
	} else {
		serial_rx_buf_tail++;
   82614:	3301      	adds	r3, #1
   82616:	4a09      	ldr	r2, [pc, #36]	; (8263c <USART0_Handler+0x64>)
   82618:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   8261a:	2201      	movs	r2, #1
   8261c:	4b05      	ldr	r3, [pc, #20]	; (82634 <USART0_Handler+0x5c>)
   8261e:	701a      	strb	r2, [r3, #0]
   82620:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
   82624:	b662      	cpsie	i
}
   82626:	b003      	add	sp, #12
   82628:	f85d fb04 	ldr.w	pc, [sp], #4
   8262c:	40098000 	.word	0x40098000
   82630:	0008072d 	.word	0x0008072d
   82634:	20070154 	.word	0x20070154
   82638:	20078ca5 	.word	0x20078ca5
   8263c:	20078ca4 	.word	0x20078ca4
   82640:	20078c08 	.word	0x20078c08

00082644 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   82644:	b5f0      	push	{r4, r5, r6, r7, lr}
   82646:	b083      	sub	sp, #12
   82648:	4604      	mov	r4, r0
   8264a:	460d      	mov	r5, r1
	uint32_t val = 0;
   8264c:	2300      	movs	r3, #0
   8264e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   82650:	4b1f      	ldr	r3, [pc, #124]	; (826d0 <usart_serial_getchar+0x8c>)
   82652:	4298      	cmp	r0, r3
   82654:	d107      	bne.n	82666 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   82656:	461f      	mov	r7, r3
   82658:	4e1e      	ldr	r6, [pc, #120]	; (826d4 <usart_serial_getchar+0x90>)
   8265a:	4638      	mov	r0, r7
   8265c:	4629      	mov	r1, r5
   8265e:	47b0      	blx	r6
   82660:	2800      	cmp	r0, #0
   82662:	d1fa      	bne.n	8265a <usart_serial_getchar+0x16>
   82664:	e019      	b.n	8269a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82666:	4b1c      	ldr	r3, [pc, #112]	; (826d8 <usart_serial_getchar+0x94>)
   82668:	4298      	cmp	r0, r3
   8266a:	d109      	bne.n	82680 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   8266c:	461f      	mov	r7, r3
   8266e:	4e1b      	ldr	r6, [pc, #108]	; (826dc <usart_serial_getchar+0x98>)
   82670:	4638      	mov	r0, r7
   82672:	a901      	add	r1, sp, #4
   82674:	47b0      	blx	r6
   82676:	2800      	cmp	r0, #0
   82678:	d1fa      	bne.n	82670 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8267a:	9b01      	ldr	r3, [sp, #4]
   8267c:	702b      	strb	r3, [r5, #0]
   8267e:	e019      	b.n	826b4 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82680:	4b17      	ldr	r3, [pc, #92]	; (826e0 <usart_serial_getchar+0x9c>)
   82682:	4298      	cmp	r0, r3
   82684:	d109      	bne.n	8269a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   82686:	461e      	mov	r6, r3
   82688:	4c14      	ldr	r4, [pc, #80]	; (826dc <usart_serial_getchar+0x98>)
   8268a:	4630      	mov	r0, r6
   8268c:	a901      	add	r1, sp, #4
   8268e:	47a0      	blx	r4
   82690:	2800      	cmp	r0, #0
   82692:	d1fa      	bne.n	8268a <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   82694:	9b01      	ldr	r3, [sp, #4]
   82696:	702b      	strb	r3, [r5, #0]
   82698:	e018      	b.n	826cc <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8269a:	4b12      	ldr	r3, [pc, #72]	; (826e4 <usart_serial_getchar+0xa0>)
   8269c:	429c      	cmp	r4, r3
   8269e:	d109      	bne.n	826b4 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   826a0:	461e      	mov	r6, r3
   826a2:	4c0e      	ldr	r4, [pc, #56]	; (826dc <usart_serial_getchar+0x98>)
   826a4:	4630      	mov	r0, r6
   826a6:	a901      	add	r1, sp, #4
   826a8:	47a0      	blx	r4
   826aa:	2800      	cmp	r0, #0
   826ac:	d1fa      	bne.n	826a4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   826ae:	9b01      	ldr	r3, [sp, #4]
   826b0:	702b      	strb	r3, [r5, #0]
   826b2:	e00b      	b.n	826cc <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   826b4:	4b0c      	ldr	r3, [pc, #48]	; (826e8 <usart_serial_getchar+0xa4>)
   826b6:	429c      	cmp	r4, r3
   826b8:	d108      	bne.n	826cc <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   826ba:	461e      	mov	r6, r3
   826bc:	4c07      	ldr	r4, [pc, #28]	; (826dc <usart_serial_getchar+0x98>)
   826be:	4630      	mov	r0, r6
   826c0:	a901      	add	r1, sp, #4
   826c2:	47a0      	blx	r4
   826c4:	2800      	cmp	r0, #0
   826c6:	d1fa      	bne.n	826be <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   826c8:	9b01      	ldr	r3, [sp, #4]
   826ca:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   826cc:	b003      	add	sp, #12
   826ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   826d0:	400e0800 	.word	0x400e0800
   826d4:	00080d79 	.word	0x00080d79
   826d8:	40098000 	.word	0x40098000
   826dc:	00080da1 	.word	0x00080da1
   826e0:	4009c000 	.word	0x4009c000
   826e4:	400a0000 	.word	0x400a0000
   826e8:	400a4000 	.word	0x400a4000

000826ec <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   826ec:	b570      	push	{r4, r5, r6, lr}
   826ee:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   826f0:	4b21      	ldr	r3, [pc, #132]	; (82778 <usart_serial_putchar+0x8c>)
   826f2:	4298      	cmp	r0, r3
   826f4:	d107      	bne.n	82706 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   826f6:	461e      	mov	r6, r3
   826f8:	4d20      	ldr	r5, [pc, #128]	; (8277c <usart_serial_putchar+0x90>)
   826fa:	4630      	mov	r0, r6
   826fc:	4621      	mov	r1, r4
   826fe:	47a8      	blx	r5
   82700:	2800      	cmp	r0, #0
   82702:	d1fa      	bne.n	826fa <usart_serial_putchar+0xe>
   82704:	e02b      	b.n	8275e <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82706:	4b1e      	ldr	r3, [pc, #120]	; (82780 <usart_serial_putchar+0x94>)
   82708:	4298      	cmp	r0, r3
   8270a:	d107      	bne.n	8271c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   8270c:	461e      	mov	r6, r3
   8270e:	4d1d      	ldr	r5, [pc, #116]	; (82784 <usart_serial_putchar+0x98>)
   82710:	4630      	mov	r0, r6
   82712:	4621      	mov	r1, r4
   82714:	47a8      	blx	r5
   82716:	2800      	cmp	r0, #0
   82718:	d1fa      	bne.n	82710 <usart_serial_putchar+0x24>
   8271a:	e022      	b.n	82762 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8271c:	4b1a      	ldr	r3, [pc, #104]	; (82788 <usart_serial_putchar+0x9c>)
   8271e:	4298      	cmp	r0, r3
   82720:	d107      	bne.n	82732 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   82722:	461e      	mov	r6, r3
   82724:	4d17      	ldr	r5, [pc, #92]	; (82784 <usart_serial_putchar+0x98>)
   82726:	4630      	mov	r0, r6
   82728:	4621      	mov	r1, r4
   8272a:	47a8      	blx	r5
   8272c:	2800      	cmp	r0, #0
   8272e:	d1fa      	bne.n	82726 <usart_serial_putchar+0x3a>
   82730:	e019      	b.n	82766 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   82732:	4b16      	ldr	r3, [pc, #88]	; (8278c <usart_serial_putchar+0xa0>)
   82734:	4298      	cmp	r0, r3
   82736:	d107      	bne.n	82748 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   82738:	461e      	mov	r6, r3
   8273a:	4d12      	ldr	r5, [pc, #72]	; (82784 <usart_serial_putchar+0x98>)
   8273c:	4630      	mov	r0, r6
   8273e:	4621      	mov	r1, r4
   82740:	47a8      	blx	r5
   82742:	2800      	cmp	r0, #0
   82744:	d1fa      	bne.n	8273c <usart_serial_putchar+0x50>
   82746:	e010      	b.n	8276a <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82748:	4b11      	ldr	r3, [pc, #68]	; (82790 <usart_serial_putchar+0xa4>)
   8274a:	4298      	cmp	r0, r3
   8274c:	d10f      	bne.n	8276e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8274e:	461e      	mov	r6, r3
   82750:	4d0c      	ldr	r5, [pc, #48]	; (82784 <usart_serial_putchar+0x98>)
   82752:	4630      	mov	r0, r6
   82754:	4621      	mov	r1, r4
   82756:	47a8      	blx	r5
   82758:	2800      	cmp	r0, #0
   8275a:	d1fa      	bne.n	82752 <usart_serial_putchar+0x66>
   8275c:	e009      	b.n	82772 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8275e:	2001      	movs	r0, #1
   82760:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82762:	2001      	movs	r0, #1
   82764:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82766:	2001      	movs	r0, #1
   82768:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8276a:	2001      	movs	r0, #1
   8276c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8276e:	2000      	movs	r0, #0
   82770:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82772:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   82774:	bd70      	pop	{r4, r5, r6, pc}
   82776:	bf00      	nop
   82778:	400e0800 	.word	0x400e0800
   8277c:	00080d69 	.word	0x00080d69
   82780:	40098000 	.word	0x40098000
   82784:	00080d8d 	.word	0x00080d8d
   82788:	4009c000 	.word	0x4009c000
   8278c:	400a0000 	.word	0x400a0000
   82790:	400a4000 	.word	0x400a4000

00082794 <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

int main (void)
{
   82794:	b500      	push	{lr}
   82796:	b089      	sub	sp, #36	; 0x24
	//alla inits
	board_init();
   82798:	4b28      	ldr	r3, [pc, #160]	; (8283c <main+0xa8>)
   8279a:	4798      	blx	r3
	sysclk_init();
   8279c:	4b28      	ldr	r3, [pc, #160]	; (82840 <main+0xac>)
   8279e:	4798      	blx	r3
	init_sensor();
   827a0:	4b28      	ldr	r3, [pc, #160]	; (82844 <main+0xb0>)
   827a2:	4798      	blx	r3
	delayInit();
   827a4:	4b28      	ldr	r3, [pc, #160]	; (82848 <main+0xb4>)
   827a6:	4798      	blx	r3
	initMotor2();
   827a8:	4b28      	ldr	r3, [pc, #160]	; (8284c <main+0xb8>)
   827aa:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   827ac:	200b      	movs	r0, #11
   827ae:	4c28      	ldr	r4, [pc, #160]	; (82850 <main+0xbc>)
   827b0:	47a0      	blx	r4
   827b2:	200c      	movs	r0, #12
   827b4:	47a0      	blx	r4
   827b6:	200d      	movs	r0, #13
   827b8:	47a0      	blx	r4
   827ba:	200e      	movs	r0, #14
   827bc:	47a0      	blx	r4
   827be:	2008      	movs	r0, #8
   827c0:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   827c2:	4d24      	ldr	r5, [pc, #144]	; (82854 <main+0xc0>)
   827c4:	4b24      	ldr	r3, [pc, #144]	; (82858 <main+0xc4>)
   827c6:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   827c8:	4a24      	ldr	r2, [pc, #144]	; (8285c <main+0xc8>)
   827ca:	4b25      	ldr	r3, [pc, #148]	; (82860 <main+0xcc>)
   827cc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   827ce:	4a25      	ldr	r2, [pc, #148]	; (82864 <main+0xd0>)
   827d0:	4b25      	ldr	r3, [pc, #148]	; (82868 <main+0xd4>)
   827d2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   827d4:	4b25      	ldr	r3, [pc, #148]	; (8286c <main+0xd8>)
   827d6:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   827d8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   827dc:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   827de:	f44f 6300 	mov.w	r3, #2048	; 0x800
   827e2:	9307      	str	r3, [sp, #28]
   827e4:	2008      	movs	r0, #8
   827e6:	47a0      	blx	r4
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   827e8:	4628      	mov	r0, r5
   827ea:	a905      	add	r1, sp, #20
   827ec:	4b20      	ldr	r3, [pc, #128]	; (82870 <main+0xdc>)
   827ee:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   827f0:	4d20      	ldr	r5, [pc, #128]	; (82874 <main+0xe0>)
   827f2:	682b      	ldr	r3, [r5, #0]
   827f4:	6898      	ldr	r0, [r3, #8]
   827f6:	2100      	movs	r1, #0
   827f8:	4c1f      	ldr	r4, [pc, #124]	; (82878 <main+0xe4>)
   827fa:	47a0      	blx	r4
	setbuf(stdin, NULL);
   827fc:	682b      	ldr	r3, [r5, #0]
   827fe:	6858      	ldr	r0, [r3, #4]
   82800:	2100      	movs	r1, #0
   82802:	47a0      	blx	r4
	ioport_init();
	configure_console();
	
	xTaskCreate(task_motor,(const signed char* const) "Motor",TASK_MOTOR_STACK_SIZE,NULL,TASK_MOTOR_PRIORITY,NULL);
   82804:	2304      	movs	r3, #4
   82806:	9300      	str	r3, [sp, #0]
   82808:	2400      	movs	r4, #0
   8280a:	9401      	str	r4, [sp, #4]
   8280c:	9402      	str	r4, [sp, #8]
   8280e:	9403      	str	r4, [sp, #12]
   82810:	481a      	ldr	r0, [pc, #104]	; (8287c <main+0xe8>)
   82812:	491b      	ldr	r1, [pc, #108]	; (82880 <main+0xec>)
   82814:	f44f 7280 	mov.w	r2, #256	; 0x100
   82818:	4623      	mov	r3, r4
   8281a:	4d1a      	ldr	r5, [pc, #104]	; (82884 <main+0xf0>)
   8281c:	47a8      	blx	r5
	xTaskCreate(task_soundsensor,(const signed char* const) "Soundsensor",TASK_SOUNDSENSOR_STACK_SIZE,NULL,TASK_SOUNDSENSOR_STACK_PRIORITY,NULL);
   8281e:	2303      	movs	r3, #3
   82820:	9300      	str	r3, [sp, #0]
   82822:	9401      	str	r4, [sp, #4]
   82824:	9402      	str	r4, [sp, #8]
   82826:	9403      	str	r4, [sp, #12]
   82828:	4817      	ldr	r0, [pc, #92]	; (82888 <main+0xf4>)
   8282a:	4918      	ldr	r1, [pc, #96]	; (8288c <main+0xf8>)
   8282c:	f44f 7280 	mov.w	r2, #256	; 0x100
   82830:	4623      	mov	r3, r4
   82832:	47a8      	blx	r5
	//xTaskCreate(task_blink,(const signed char* const) "BlINK",TASK_BLINK_STACK_SIZE,NULL,TASK_BLINK_PRIORITY,NULL);
	vTaskStartScheduler();
   82834:	4b16      	ldr	r3, [pc, #88]	; (82890 <main+0xfc>)
   82836:	4798      	blx	r3
   82838:	e7fe      	b.n	82838 <main+0xa4>
   8283a:	bf00      	nop
   8283c:	00080885 	.word	0x00080885
   82840:	000806c9 	.word	0x000806c9
   82844:	00080601 	.word	0x00080601
   82848:	00080149 	.word	0x00080149
   8284c:	000801c1 	.word	0x000801c1
   82850:	00080c9d 	.word	0x00080c9d
   82854:	400e0800 	.word	0x400e0800
   82858:	20078d10 	.word	0x20078d10
   8285c:	000826ed 	.word	0x000826ed
   82860:	20078d0c 	.word	0x20078d0c
   82864:	00082645 	.word	0x00082645
   82868:	20078d08 	.word	0x20078d08
   8286c:	0501bd00 	.word	0x0501bd00
   82870:	00080d31 	.word	0x00080d31
   82874:	20070590 	.word	0x20070590
   82878:	000833c9 	.word	0x000833c9
   8287c:	0008053d 	.word	0x0008053d
   82880:	00084d24 	.word	0x00084d24
   82884:	000818e1 	.word	0x000818e1
   82888:	00080621 	.word	0x00080621
   8288c:	00084d2c 	.word	0x00084d2c
   82890:	00081ae9 	.word	0x00081ae9

00082894 <__aeabi_drsub>:
   82894:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82898:	e002      	b.n	828a0 <__adddf3>
   8289a:	bf00      	nop

0008289c <__aeabi_dsub>:
   8289c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000828a0 <__adddf3>:
   828a0:	b530      	push	{r4, r5, lr}
   828a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   828a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   828aa:	ea94 0f05 	teq	r4, r5
   828ae:	bf08      	it	eq
   828b0:	ea90 0f02 	teqeq	r0, r2
   828b4:	bf1f      	itttt	ne
   828b6:	ea54 0c00 	orrsne.w	ip, r4, r0
   828ba:	ea55 0c02 	orrsne.w	ip, r5, r2
   828be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   828c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   828c6:	f000 80e2 	beq.w	82a8e <__adddf3+0x1ee>
   828ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
   828ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   828d2:	bfb8      	it	lt
   828d4:	426d      	neglt	r5, r5
   828d6:	dd0c      	ble.n	828f2 <__adddf3+0x52>
   828d8:	442c      	add	r4, r5
   828da:	ea80 0202 	eor.w	r2, r0, r2
   828de:	ea81 0303 	eor.w	r3, r1, r3
   828e2:	ea82 0000 	eor.w	r0, r2, r0
   828e6:	ea83 0101 	eor.w	r1, r3, r1
   828ea:	ea80 0202 	eor.w	r2, r0, r2
   828ee:	ea81 0303 	eor.w	r3, r1, r3
   828f2:	2d36      	cmp	r5, #54	; 0x36
   828f4:	bf88      	it	hi
   828f6:	bd30      	pophi	{r4, r5, pc}
   828f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   828fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82900:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82904:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82908:	d002      	beq.n	82910 <__adddf3+0x70>
   8290a:	4240      	negs	r0, r0
   8290c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82910:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82914:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82918:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   8291c:	d002      	beq.n	82924 <__adddf3+0x84>
   8291e:	4252      	negs	r2, r2
   82920:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82924:	ea94 0f05 	teq	r4, r5
   82928:	f000 80a7 	beq.w	82a7a <__adddf3+0x1da>
   8292c:	f1a4 0401 	sub.w	r4, r4, #1
   82930:	f1d5 0e20 	rsbs	lr, r5, #32
   82934:	db0d      	blt.n	82952 <__adddf3+0xb2>
   82936:	fa02 fc0e 	lsl.w	ip, r2, lr
   8293a:	fa22 f205 	lsr.w	r2, r2, r5
   8293e:	1880      	adds	r0, r0, r2
   82940:	f141 0100 	adc.w	r1, r1, #0
   82944:	fa03 f20e 	lsl.w	r2, r3, lr
   82948:	1880      	adds	r0, r0, r2
   8294a:	fa43 f305 	asr.w	r3, r3, r5
   8294e:	4159      	adcs	r1, r3
   82950:	e00e      	b.n	82970 <__adddf3+0xd0>
   82952:	f1a5 0520 	sub.w	r5, r5, #32
   82956:	f10e 0e20 	add.w	lr, lr, #32
   8295a:	2a01      	cmp	r2, #1
   8295c:	fa03 fc0e 	lsl.w	ip, r3, lr
   82960:	bf28      	it	cs
   82962:	f04c 0c02 	orrcs.w	ip, ip, #2
   82966:	fa43 f305 	asr.w	r3, r3, r5
   8296a:	18c0      	adds	r0, r0, r3
   8296c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82970:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82974:	d507      	bpl.n	82986 <__adddf3+0xe6>
   82976:	f04f 0e00 	mov.w	lr, #0
   8297a:	f1dc 0c00 	rsbs	ip, ip, #0
   8297e:	eb7e 0000 	sbcs.w	r0, lr, r0
   82982:	eb6e 0101 	sbc.w	r1, lr, r1
   82986:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8298a:	d31b      	bcc.n	829c4 <__adddf3+0x124>
   8298c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82990:	d30c      	bcc.n	829ac <__adddf3+0x10c>
   82992:	0849      	lsrs	r1, r1, #1
   82994:	ea5f 0030 	movs.w	r0, r0, rrx
   82998:	ea4f 0c3c 	mov.w	ip, ip, rrx
   8299c:	f104 0401 	add.w	r4, r4, #1
   829a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   829a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   829a8:	f080 809a 	bcs.w	82ae0 <__adddf3+0x240>
   829ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   829b0:	bf08      	it	eq
   829b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   829b6:	f150 0000 	adcs.w	r0, r0, #0
   829ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   829be:	ea41 0105 	orr.w	r1, r1, r5
   829c2:	bd30      	pop	{r4, r5, pc}
   829c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   829c8:	4140      	adcs	r0, r0
   829ca:	eb41 0101 	adc.w	r1, r1, r1
   829ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   829d2:	f1a4 0401 	sub.w	r4, r4, #1
   829d6:	d1e9      	bne.n	829ac <__adddf3+0x10c>
   829d8:	f091 0f00 	teq	r1, #0
   829dc:	bf04      	itt	eq
   829de:	4601      	moveq	r1, r0
   829e0:	2000      	moveq	r0, #0
   829e2:	fab1 f381 	clz	r3, r1
   829e6:	bf08      	it	eq
   829e8:	3320      	addeq	r3, #32
   829ea:	f1a3 030b 	sub.w	r3, r3, #11
   829ee:	f1b3 0220 	subs.w	r2, r3, #32
   829f2:	da0c      	bge.n	82a0e <__adddf3+0x16e>
   829f4:	320c      	adds	r2, #12
   829f6:	dd08      	ble.n	82a0a <__adddf3+0x16a>
   829f8:	f102 0c14 	add.w	ip, r2, #20
   829fc:	f1c2 020c 	rsb	r2, r2, #12
   82a00:	fa01 f00c 	lsl.w	r0, r1, ip
   82a04:	fa21 f102 	lsr.w	r1, r1, r2
   82a08:	e00c      	b.n	82a24 <__adddf3+0x184>
   82a0a:	f102 0214 	add.w	r2, r2, #20
   82a0e:	bfd8      	it	le
   82a10:	f1c2 0c20 	rsble	ip, r2, #32
   82a14:	fa01 f102 	lsl.w	r1, r1, r2
   82a18:	fa20 fc0c 	lsr.w	ip, r0, ip
   82a1c:	bfdc      	itt	le
   82a1e:	ea41 010c 	orrle.w	r1, r1, ip
   82a22:	4090      	lslle	r0, r2
   82a24:	1ae4      	subs	r4, r4, r3
   82a26:	bfa2      	ittt	ge
   82a28:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82a2c:	4329      	orrge	r1, r5
   82a2e:	bd30      	popge	{r4, r5, pc}
   82a30:	ea6f 0404 	mvn.w	r4, r4
   82a34:	3c1f      	subs	r4, #31
   82a36:	da1c      	bge.n	82a72 <__adddf3+0x1d2>
   82a38:	340c      	adds	r4, #12
   82a3a:	dc0e      	bgt.n	82a5a <__adddf3+0x1ba>
   82a3c:	f104 0414 	add.w	r4, r4, #20
   82a40:	f1c4 0220 	rsb	r2, r4, #32
   82a44:	fa20 f004 	lsr.w	r0, r0, r4
   82a48:	fa01 f302 	lsl.w	r3, r1, r2
   82a4c:	ea40 0003 	orr.w	r0, r0, r3
   82a50:	fa21 f304 	lsr.w	r3, r1, r4
   82a54:	ea45 0103 	orr.w	r1, r5, r3
   82a58:	bd30      	pop	{r4, r5, pc}
   82a5a:	f1c4 040c 	rsb	r4, r4, #12
   82a5e:	f1c4 0220 	rsb	r2, r4, #32
   82a62:	fa20 f002 	lsr.w	r0, r0, r2
   82a66:	fa01 f304 	lsl.w	r3, r1, r4
   82a6a:	ea40 0003 	orr.w	r0, r0, r3
   82a6e:	4629      	mov	r1, r5
   82a70:	bd30      	pop	{r4, r5, pc}
   82a72:	fa21 f004 	lsr.w	r0, r1, r4
   82a76:	4629      	mov	r1, r5
   82a78:	bd30      	pop	{r4, r5, pc}
   82a7a:	f094 0f00 	teq	r4, #0
   82a7e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82a82:	bf06      	itte	eq
   82a84:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82a88:	3401      	addeq	r4, #1
   82a8a:	3d01      	subne	r5, #1
   82a8c:	e74e      	b.n	8292c <__adddf3+0x8c>
   82a8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82a92:	bf18      	it	ne
   82a94:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82a98:	d029      	beq.n	82aee <__adddf3+0x24e>
   82a9a:	ea94 0f05 	teq	r4, r5
   82a9e:	bf08      	it	eq
   82aa0:	ea90 0f02 	teqeq	r0, r2
   82aa4:	d005      	beq.n	82ab2 <__adddf3+0x212>
   82aa6:	ea54 0c00 	orrs.w	ip, r4, r0
   82aaa:	bf04      	itt	eq
   82aac:	4619      	moveq	r1, r3
   82aae:	4610      	moveq	r0, r2
   82ab0:	bd30      	pop	{r4, r5, pc}
   82ab2:	ea91 0f03 	teq	r1, r3
   82ab6:	bf1e      	ittt	ne
   82ab8:	2100      	movne	r1, #0
   82aba:	2000      	movne	r0, #0
   82abc:	bd30      	popne	{r4, r5, pc}
   82abe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82ac2:	d105      	bne.n	82ad0 <__adddf3+0x230>
   82ac4:	0040      	lsls	r0, r0, #1
   82ac6:	4149      	adcs	r1, r1
   82ac8:	bf28      	it	cs
   82aca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82ace:	bd30      	pop	{r4, r5, pc}
   82ad0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82ad4:	bf3c      	itt	cc
   82ad6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82ada:	bd30      	popcc	{r4, r5, pc}
   82adc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82ae0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82ae4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82ae8:	f04f 0000 	mov.w	r0, #0
   82aec:	bd30      	pop	{r4, r5, pc}
   82aee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82af2:	bf1a      	itte	ne
   82af4:	4619      	movne	r1, r3
   82af6:	4610      	movne	r0, r2
   82af8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82afc:	bf1c      	itt	ne
   82afe:	460b      	movne	r3, r1
   82b00:	4602      	movne	r2, r0
   82b02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82b06:	bf06      	itte	eq
   82b08:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82b0c:	ea91 0f03 	teqeq	r1, r3
   82b10:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82b14:	bd30      	pop	{r4, r5, pc}
   82b16:	bf00      	nop

00082b18 <__aeabi_ui2d>:
   82b18:	f090 0f00 	teq	r0, #0
   82b1c:	bf04      	itt	eq
   82b1e:	2100      	moveq	r1, #0
   82b20:	4770      	bxeq	lr
   82b22:	b530      	push	{r4, r5, lr}
   82b24:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82b28:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82b2c:	f04f 0500 	mov.w	r5, #0
   82b30:	f04f 0100 	mov.w	r1, #0
   82b34:	e750      	b.n	829d8 <__adddf3+0x138>
   82b36:	bf00      	nop

00082b38 <__aeabi_i2d>:
   82b38:	f090 0f00 	teq	r0, #0
   82b3c:	bf04      	itt	eq
   82b3e:	2100      	moveq	r1, #0
   82b40:	4770      	bxeq	lr
   82b42:	b530      	push	{r4, r5, lr}
   82b44:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82b48:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82b4c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82b50:	bf48      	it	mi
   82b52:	4240      	negmi	r0, r0
   82b54:	f04f 0100 	mov.w	r1, #0
   82b58:	e73e      	b.n	829d8 <__adddf3+0x138>
   82b5a:	bf00      	nop

00082b5c <__aeabi_f2d>:
   82b5c:	0042      	lsls	r2, r0, #1
   82b5e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82b62:	ea4f 0131 	mov.w	r1, r1, rrx
   82b66:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82b6a:	bf1f      	itttt	ne
   82b6c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82b70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82b74:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82b78:	4770      	bxne	lr
   82b7a:	f092 0f00 	teq	r2, #0
   82b7e:	bf14      	ite	ne
   82b80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82b84:	4770      	bxeq	lr
   82b86:	b530      	push	{r4, r5, lr}
   82b88:	f44f 7460 	mov.w	r4, #896	; 0x380
   82b8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82b90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82b94:	e720      	b.n	829d8 <__adddf3+0x138>
   82b96:	bf00      	nop

00082b98 <__aeabi_ul2d>:
   82b98:	ea50 0201 	orrs.w	r2, r0, r1
   82b9c:	bf08      	it	eq
   82b9e:	4770      	bxeq	lr
   82ba0:	b530      	push	{r4, r5, lr}
   82ba2:	f04f 0500 	mov.w	r5, #0
   82ba6:	e00a      	b.n	82bbe <__aeabi_l2d+0x16>

00082ba8 <__aeabi_l2d>:
   82ba8:	ea50 0201 	orrs.w	r2, r0, r1
   82bac:	bf08      	it	eq
   82bae:	4770      	bxeq	lr
   82bb0:	b530      	push	{r4, r5, lr}
   82bb2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82bb6:	d502      	bpl.n	82bbe <__aeabi_l2d+0x16>
   82bb8:	4240      	negs	r0, r0
   82bba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82bbe:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82bc2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82bc6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82bca:	f43f aedc 	beq.w	82986 <__adddf3+0xe6>
   82bce:	f04f 0203 	mov.w	r2, #3
   82bd2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82bd6:	bf18      	it	ne
   82bd8:	3203      	addne	r2, #3
   82bda:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82bde:	bf18      	it	ne
   82be0:	3203      	addne	r2, #3
   82be2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82be6:	f1c2 0320 	rsb	r3, r2, #32
   82bea:	fa00 fc03 	lsl.w	ip, r0, r3
   82bee:	fa20 f002 	lsr.w	r0, r0, r2
   82bf2:	fa01 fe03 	lsl.w	lr, r1, r3
   82bf6:	ea40 000e 	orr.w	r0, r0, lr
   82bfa:	fa21 f102 	lsr.w	r1, r1, r2
   82bfe:	4414      	add	r4, r2
   82c00:	e6c1      	b.n	82986 <__adddf3+0xe6>
   82c02:	bf00      	nop

00082c04 <__aeabi_dmul>:
   82c04:	b570      	push	{r4, r5, r6, lr}
   82c06:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82c0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82c0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82c12:	bf1d      	ittte	ne
   82c14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82c18:	ea94 0f0c 	teqne	r4, ip
   82c1c:	ea95 0f0c 	teqne	r5, ip
   82c20:	f000 f8de 	bleq	82de0 <__aeabi_dmul+0x1dc>
   82c24:	442c      	add	r4, r5
   82c26:	ea81 0603 	eor.w	r6, r1, r3
   82c2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82c2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82c32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82c36:	bf18      	it	ne
   82c38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82c3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82c40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82c44:	d038      	beq.n	82cb8 <__aeabi_dmul+0xb4>
   82c46:	fba0 ce02 	umull	ip, lr, r0, r2
   82c4a:	f04f 0500 	mov.w	r5, #0
   82c4e:	fbe1 e502 	umlal	lr, r5, r1, r2
   82c52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82c56:	fbe0 e503 	umlal	lr, r5, r0, r3
   82c5a:	f04f 0600 	mov.w	r6, #0
   82c5e:	fbe1 5603 	umlal	r5, r6, r1, r3
   82c62:	f09c 0f00 	teq	ip, #0
   82c66:	bf18      	it	ne
   82c68:	f04e 0e01 	orrne.w	lr, lr, #1
   82c6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82c70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82c74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82c78:	d204      	bcs.n	82c84 <__aeabi_dmul+0x80>
   82c7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82c7e:	416d      	adcs	r5, r5
   82c80:	eb46 0606 	adc.w	r6, r6, r6
   82c84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82c88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82c8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82c90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82c94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82c98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82c9c:	bf88      	it	hi
   82c9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82ca2:	d81e      	bhi.n	82ce2 <__aeabi_dmul+0xde>
   82ca4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82ca8:	bf08      	it	eq
   82caa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82cae:	f150 0000 	adcs.w	r0, r0, #0
   82cb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82cb6:	bd70      	pop	{r4, r5, r6, pc}
   82cb8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82cbc:	ea46 0101 	orr.w	r1, r6, r1
   82cc0:	ea40 0002 	orr.w	r0, r0, r2
   82cc4:	ea81 0103 	eor.w	r1, r1, r3
   82cc8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82ccc:	bfc2      	ittt	gt
   82cce:	ebd4 050c 	rsbsgt	r5, r4, ip
   82cd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82cd6:	bd70      	popgt	{r4, r5, r6, pc}
   82cd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82cdc:	f04f 0e00 	mov.w	lr, #0
   82ce0:	3c01      	subs	r4, #1
   82ce2:	f300 80ab 	bgt.w	82e3c <__aeabi_dmul+0x238>
   82ce6:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82cea:	bfde      	ittt	le
   82cec:	2000      	movle	r0, #0
   82cee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82cf2:	bd70      	pople	{r4, r5, r6, pc}
   82cf4:	f1c4 0400 	rsb	r4, r4, #0
   82cf8:	3c20      	subs	r4, #32
   82cfa:	da35      	bge.n	82d68 <__aeabi_dmul+0x164>
   82cfc:	340c      	adds	r4, #12
   82cfe:	dc1b      	bgt.n	82d38 <__aeabi_dmul+0x134>
   82d00:	f104 0414 	add.w	r4, r4, #20
   82d04:	f1c4 0520 	rsb	r5, r4, #32
   82d08:	fa00 f305 	lsl.w	r3, r0, r5
   82d0c:	fa20 f004 	lsr.w	r0, r0, r4
   82d10:	fa01 f205 	lsl.w	r2, r1, r5
   82d14:	ea40 0002 	orr.w	r0, r0, r2
   82d18:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82d1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82d20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82d24:	fa21 f604 	lsr.w	r6, r1, r4
   82d28:	eb42 0106 	adc.w	r1, r2, r6
   82d2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82d30:	bf08      	it	eq
   82d32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82d36:	bd70      	pop	{r4, r5, r6, pc}
   82d38:	f1c4 040c 	rsb	r4, r4, #12
   82d3c:	f1c4 0520 	rsb	r5, r4, #32
   82d40:	fa00 f304 	lsl.w	r3, r0, r4
   82d44:	fa20 f005 	lsr.w	r0, r0, r5
   82d48:	fa01 f204 	lsl.w	r2, r1, r4
   82d4c:	ea40 0002 	orr.w	r0, r0, r2
   82d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82d54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82d58:	f141 0100 	adc.w	r1, r1, #0
   82d5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82d60:	bf08      	it	eq
   82d62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82d66:	bd70      	pop	{r4, r5, r6, pc}
   82d68:	f1c4 0520 	rsb	r5, r4, #32
   82d6c:	fa00 f205 	lsl.w	r2, r0, r5
   82d70:	ea4e 0e02 	orr.w	lr, lr, r2
   82d74:	fa20 f304 	lsr.w	r3, r0, r4
   82d78:	fa01 f205 	lsl.w	r2, r1, r5
   82d7c:	ea43 0302 	orr.w	r3, r3, r2
   82d80:	fa21 f004 	lsr.w	r0, r1, r4
   82d84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82d88:	fa21 f204 	lsr.w	r2, r1, r4
   82d8c:	ea20 0002 	bic.w	r0, r0, r2
   82d90:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82d94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82d98:	bf08      	it	eq
   82d9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82d9e:	bd70      	pop	{r4, r5, r6, pc}
   82da0:	f094 0f00 	teq	r4, #0
   82da4:	d10f      	bne.n	82dc6 <__aeabi_dmul+0x1c2>
   82da6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82daa:	0040      	lsls	r0, r0, #1
   82dac:	eb41 0101 	adc.w	r1, r1, r1
   82db0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82db4:	bf08      	it	eq
   82db6:	3c01      	subeq	r4, #1
   82db8:	d0f7      	beq.n	82daa <__aeabi_dmul+0x1a6>
   82dba:	ea41 0106 	orr.w	r1, r1, r6
   82dbe:	f095 0f00 	teq	r5, #0
   82dc2:	bf18      	it	ne
   82dc4:	4770      	bxne	lr
   82dc6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82dca:	0052      	lsls	r2, r2, #1
   82dcc:	eb43 0303 	adc.w	r3, r3, r3
   82dd0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82dd4:	bf08      	it	eq
   82dd6:	3d01      	subeq	r5, #1
   82dd8:	d0f7      	beq.n	82dca <__aeabi_dmul+0x1c6>
   82dda:	ea43 0306 	orr.w	r3, r3, r6
   82dde:	4770      	bx	lr
   82de0:	ea94 0f0c 	teq	r4, ip
   82de4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82de8:	bf18      	it	ne
   82dea:	ea95 0f0c 	teqne	r5, ip
   82dee:	d00c      	beq.n	82e0a <__aeabi_dmul+0x206>
   82df0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82df4:	bf18      	it	ne
   82df6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82dfa:	d1d1      	bne.n	82da0 <__aeabi_dmul+0x19c>
   82dfc:	ea81 0103 	eor.w	r1, r1, r3
   82e00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82e04:	f04f 0000 	mov.w	r0, #0
   82e08:	bd70      	pop	{r4, r5, r6, pc}
   82e0a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82e0e:	bf06      	itte	eq
   82e10:	4610      	moveq	r0, r2
   82e12:	4619      	moveq	r1, r3
   82e14:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82e18:	d019      	beq.n	82e4e <__aeabi_dmul+0x24a>
   82e1a:	ea94 0f0c 	teq	r4, ip
   82e1e:	d102      	bne.n	82e26 <__aeabi_dmul+0x222>
   82e20:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82e24:	d113      	bne.n	82e4e <__aeabi_dmul+0x24a>
   82e26:	ea95 0f0c 	teq	r5, ip
   82e2a:	d105      	bne.n	82e38 <__aeabi_dmul+0x234>
   82e2c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82e30:	bf1c      	itt	ne
   82e32:	4610      	movne	r0, r2
   82e34:	4619      	movne	r1, r3
   82e36:	d10a      	bne.n	82e4e <__aeabi_dmul+0x24a>
   82e38:	ea81 0103 	eor.w	r1, r1, r3
   82e3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82e40:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82e44:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82e48:	f04f 0000 	mov.w	r0, #0
   82e4c:	bd70      	pop	{r4, r5, r6, pc}
   82e4e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82e52:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82e56:	bd70      	pop	{r4, r5, r6, pc}

00082e58 <__aeabi_ddiv>:
   82e58:	b570      	push	{r4, r5, r6, lr}
   82e5a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82e5e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82e62:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82e66:	bf1d      	ittte	ne
   82e68:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82e6c:	ea94 0f0c 	teqne	r4, ip
   82e70:	ea95 0f0c 	teqne	r5, ip
   82e74:	f000 f8a7 	bleq	82fc6 <__aeabi_ddiv+0x16e>
   82e78:	eba4 0405 	sub.w	r4, r4, r5
   82e7c:	ea81 0e03 	eor.w	lr, r1, r3
   82e80:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82e84:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82e88:	f000 8088 	beq.w	82f9c <__aeabi_ddiv+0x144>
   82e8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82e90:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   82e94:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   82e98:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   82e9c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   82ea0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   82ea4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82ea8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82eac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82eb0:	429d      	cmp	r5, r3
   82eb2:	bf08      	it	eq
   82eb4:	4296      	cmpeq	r6, r2
   82eb6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82eba:	f504 7440 	add.w	r4, r4, #768	; 0x300
   82ebe:	d202      	bcs.n	82ec6 <__aeabi_ddiv+0x6e>
   82ec0:	085b      	lsrs	r3, r3, #1
   82ec2:	ea4f 0232 	mov.w	r2, r2, rrx
   82ec6:	1ab6      	subs	r6, r6, r2
   82ec8:	eb65 0503 	sbc.w	r5, r5, r3
   82ecc:	085b      	lsrs	r3, r3, #1
   82ece:	ea4f 0232 	mov.w	r2, r2, rrx
   82ed2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   82ed6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82eda:	ebb6 0e02 	subs.w	lr, r6, r2
   82ede:	eb75 0e03 	sbcs.w	lr, r5, r3
   82ee2:	bf22      	ittt	cs
   82ee4:	1ab6      	subcs	r6, r6, r2
   82ee6:	4675      	movcs	r5, lr
   82ee8:	ea40 000c 	orrcs.w	r0, r0, ip
   82eec:	085b      	lsrs	r3, r3, #1
   82eee:	ea4f 0232 	mov.w	r2, r2, rrx
   82ef2:	ebb6 0e02 	subs.w	lr, r6, r2
   82ef6:	eb75 0e03 	sbcs.w	lr, r5, r3
   82efa:	bf22      	ittt	cs
   82efc:	1ab6      	subcs	r6, r6, r2
   82efe:	4675      	movcs	r5, lr
   82f00:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   82f04:	085b      	lsrs	r3, r3, #1
   82f06:	ea4f 0232 	mov.w	r2, r2, rrx
   82f0a:	ebb6 0e02 	subs.w	lr, r6, r2
   82f0e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82f12:	bf22      	ittt	cs
   82f14:	1ab6      	subcs	r6, r6, r2
   82f16:	4675      	movcs	r5, lr
   82f18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82f1c:	085b      	lsrs	r3, r3, #1
   82f1e:	ea4f 0232 	mov.w	r2, r2, rrx
   82f22:	ebb6 0e02 	subs.w	lr, r6, r2
   82f26:	eb75 0e03 	sbcs.w	lr, r5, r3
   82f2a:	bf22      	ittt	cs
   82f2c:	1ab6      	subcs	r6, r6, r2
   82f2e:	4675      	movcs	r5, lr
   82f30:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   82f34:	ea55 0e06 	orrs.w	lr, r5, r6
   82f38:	d018      	beq.n	82f6c <__aeabi_ddiv+0x114>
   82f3a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82f3e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   82f42:	ea4f 1606 	mov.w	r6, r6, lsl #4
   82f46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   82f4a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   82f4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   82f52:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   82f56:	d1c0      	bne.n	82eda <__aeabi_ddiv+0x82>
   82f58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82f5c:	d10b      	bne.n	82f76 <__aeabi_ddiv+0x11e>
   82f5e:	ea41 0100 	orr.w	r1, r1, r0
   82f62:	f04f 0000 	mov.w	r0, #0
   82f66:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   82f6a:	e7b6      	b.n	82eda <__aeabi_ddiv+0x82>
   82f6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82f70:	bf04      	itt	eq
   82f72:	4301      	orreq	r1, r0
   82f74:	2000      	moveq	r0, #0
   82f76:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82f7a:	bf88      	it	hi
   82f7c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82f80:	f63f aeaf 	bhi.w	82ce2 <__aeabi_dmul+0xde>
   82f84:	ebb5 0c03 	subs.w	ip, r5, r3
   82f88:	bf04      	itt	eq
   82f8a:	ebb6 0c02 	subseq.w	ip, r6, r2
   82f8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82f92:	f150 0000 	adcs.w	r0, r0, #0
   82f96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82f9a:	bd70      	pop	{r4, r5, r6, pc}
   82f9c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   82fa0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   82fa4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82fa8:	bfc2      	ittt	gt
   82faa:	ebd4 050c 	rsbsgt	r5, r4, ip
   82fae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82fb2:	bd70      	popgt	{r4, r5, r6, pc}
   82fb4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82fb8:	f04f 0e00 	mov.w	lr, #0
   82fbc:	3c01      	subs	r4, #1
   82fbe:	e690      	b.n	82ce2 <__aeabi_dmul+0xde>
   82fc0:	ea45 0e06 	orr.w	lr, r5, r6
   82fc4:	e68d      	b.n	82ce2 <__aeabi_dmul+0xde>
   82fc6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82fca:	ea94 0f0c 	teq	r4, ip
   82fce:	bf08      	it	eq
   82fd0:	ea95 0f0c 	teqeq	r5, ip
   82fd4:	f43f af3b 	beq.w	82e4e <__aeabi_dmul+0x24a>
   82fd8:	ea94 0f0c 	teq	r4, ip
   82fdc:	d10a      	bne.n	82ff4 <__aeabi_ddiv+0x19c>
   82fde:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82fe2:	f47f af34 	bne.w	82e4e <__aeabi_dmul+0x24a>
   82fe6:	ea95 0f0c 	teq	r5, ip
   82fea:	f47f af25 	bne.w	82e38 <__aeabi_dmul+0x234>
   82fee:	4610      	mov	r0, r2
   82ff0:	4619      	mov	r1, r3
   82ff2:	e72c      	b.n	82e4e <__aeabi_dmul+0x24a>
   82ff4:	ea95 0f0c 	teq	r5, ip
   82ff8:	d106      	bne.n	83008 <__aeabi_ddiv+0x1b0>
   82ffa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82ffe:	f43f aefd 	beq.w	82dfc <__aeabi_dmul+0x1f8>
   83002:	4610      	mov	r0, r2
   83004:	4619      	mov	r1, r3
   83006:	e722      	b.n	82e4e <__aeabi_dmul+0x24a>
   83008:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8300c:	bf18      	it	ne
   8300e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83012:	f47f aec5 	bne.w	82da0 <__aeabi_dmul+0x19c>
   83016:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8301a:	f47f af0d 	bne.w	82e38 <__aeabi_dmul+0x234>
   8301e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83022:	f47f aeeb 	bne.w	82dfc <__aeabi_dmul+0x1f8>
   83026:	e712      	b.n	82e4e <__aeabi_dmul+0x24a>

00083028 <__gedf2>:
   83028:	f04f 3cff 	mov.w	ip, #4294967295
   8302c:	e006      	b.n	8303c <__cmpdf2+0x4>
   8302e:	bf00      	nop

00083030 <__ledf2>:
   83030:	f04f 0c01 	mov.w	ip, #1
   83034:	e002      	b.n	8303c <__cmpdf2+0x4>
   83036:	bf00      	nop

00083038 <__cmpdf2>:
   83038:	f04f 0c01 	mov.w	ip, #1
   8303c:	f84d cd04 	str.w	ip, [sp, #-4]!
   83040:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83044:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83048:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8304c:	bf18      	it	ne
   8304e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   83052:	d01b      	beq.n	8308c <__cmpdf2+0x54>
   83054:	b001      	add	sp, #4
   83056:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8305a:	bf0c      	ite	eq
   8305c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   83060:	ea91 0f03 	teqne	r1, r3
   83064:	bf02      	ittt	eq
   83066:	ea90 0f02 	teqeq	r0, r2
   8306a:	2000      	moveq	r0, #0
   8306c:	4770      	bxeq	lr
   8306e:	f110 0f00 	cmn.w	r0, #0
   83072:	ea91 0f03 	teq	r1, r3
   83076:	bf58      	it	pl
   83078:	4299      	cmppl	r1, r3
   8307a:	bf08      	it	eq
   8307c:	4290      	cmpeq	r0, r2
   8307e:	bf2c      	ite	cs
   83080:	17d8      	asrcs	r0, r3, #31
   83082:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   83086:	f040 0001 	orr.w	r0, r0, #1
   8308a:	4770      	bx	lr
   8308c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83090:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83094:	d102      	bne.n	8309c <__cmpdf2+0x64>
   83096:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8309a:	d107      	bne.n	830ac <__cmpdf2+0x74>
   8309c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   830a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   830a4:	d1d6      	bne.n	83054 <__cmpdf2+0x1c>
   830a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   830aa:	d0d3      	beq.n	83054 <__cmpdf2+0x1c>
   830ac:	f85d 0b04 	ldr.w	r0, [sp], #4
   830b0:	4770      	bx	lr
   830b2:	bf00      	nop

000830b4 <__aeabi_cdrcmple>:
   830b4:	4684      	mov	ip, r0
   830b6:	4610      	mov	r0, r2
   830b8:	4662      	mov	r2, ip
   830ba:	468c      	mov	ip, r1
   830bc:	4619      	mov	r1, r3
   830be:	4663      	mov	r3, ip
   830c0:	e000      	b.n	830c4 <__aeabi_cdcmpeq>
   830c2:	bf00      	nop

000830c4 <__aeabi_cdcmpeq>:
   830c4:	b501      	push	{r0, lr}
   830c6:	f7ff ffb7 	bl	83038 <__cmpdf2>
   830ca:	2800      	cmp	r0, #0
   830cc:	bf48      	it	mi
   830ce:	f110 0f00 	cmnmi.w	r0, #0
   830d2:	bd01      	pop	{r0, pc}

000830d4 <__aeabi_dcmpeq>:
   830d4:	f84d ed08 	str.w	lr, [sp, #-8]!
   830d8:	f7ff fff4 	bl	830c4 <__aeabi_cdcmpeq>
   830dc:	bf0c      	ite	eq
   830de:	2001      	moveq	r0, #1
   830e0:	2000      	movne	r0, #0
   830e2:	f85d fb08 	ldr.w	pc, [sp], #8
   830e6:	bf00      	nop

000830e8 <__aeabi_dcmplt>:
   830e8:	f84d ed08 	str.w	lr, [sp, #-8]!
   830ec:	f7ff ffea 	bl	830c4 <__aeabi_cdcmpeq>
   830f0:	bf34      	ite	cc
   830f2:	2001      	movcc	r0, #1
   830f4:	2000      	movcs	r0, #0
   830f6:	f85d fb08 	ldr.w	pc, [sp], #8
   830fa:	bf00      	nop

000830fc <__aeabi_dcmple>:
   830fc:	f84d ed08 	str.w	lr, [sp, #-8]!
   83100:	f7ff ffe0 	bl	830c4 <__aeabi_cdcmpeq>
   83104:	bf94      	ite	ls
   83106:	2001      	movls	r0, #1
   83108:	2000      	movhi	r0, #0
   8310a:	f85d fb08 	ldr.w	pc, [sp], #8
   8310e:	bf00      	nop

00083110 <__aeabi_dcmpge>:
   83110:	f84d ed08 	str.w	lr, [sp, #-8]!
   83114:	f7ff ffce 	bl	830b4 <__aeabi_cdrcmple>
   83118:	bf94      	ite	ls
   8311a:	2001      	movls	r0, #1
   8311c:	2000      	movhi	r0, #0
   8311e:	f85d fb08 	ldr.w	pc, [sp], #8
   83122:	bf00      	nop

00083124 <__aeabi_dcmpgt>:
   83124:	f84d ed08 	str.w	lr, [sp, #-8]!
   83128:	f7ff ffc4 	bl	830b4 <__aeabi_cdrcmple>
   8312c:	bf34      	ite	cc
   8312e:	2001      	movcc	r0, #1
   83130:	2000      	movcs	r0, #0
   83132:	f85d fb08 	ldr.w	pc, [sp], #8
   83136:	bf00      	nop

00083138 <__aeabi_d2iz>:
   83138:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8313c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83140:	d215      	bcs.n	8316e <__aeabi_d2iz+0x36>
   83142:	d511      	bpl.n	83168 <__aeabi_d2iz+0x30>
   83144:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83148:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8314c:	d912      	bls.n	83174 <__aeabi_d2iz+0x3c>
   8314e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83152:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83156:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8315a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8315e:	fa23 f002 	lsr.w	r0, r3, r2
   83162:	bf18      	it	ne
   83164:	4240      	negne	r0, r0
   83166:	4770      	bx	lr
   83168:	f04f 0000 	mov.w	r0, #0
   8316c:	4770      	bx	lr
   8316e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83172:	d105      	bne.n	83180 <__aeabi_d2iz+0x48>
   83174:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   83178:	bf08      	it	eq
   8317a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8317e:	4770      	bx	lr
   83180:	f04f 0000 	mov.w	r0, #0
   83184:	4770      	bx	lr
   83186:	bf00      	nop

00083188 <__libc_init_array>:
   83188:	b570      	push	{r4, r5, r6, lr}
   8318a:	4e0f      	ldr	r6, [pc, #60]	; (831c8 <__libc_init_array+0x40>)
   8318c:	4d0f      	ldr	r5, [pc, #60]	; (831cc <__libc_init_array+0x44>)
   8318e:	1b76      	subs	r6, r6, r5
   83190:	10b6      	asrs	r6, r6, #2
   83192:	d007      	beq.n	831a4 <__libc_init_array+0x1c>
   83194:	3d04      	subs	r5, #4
   83196:	2400      	movs	r4, #0
   83198:	3401      	adds	r4, #1
   8319a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8319e:	4798      	blx	r3
   831a0:	42a6      	cmp	r6, r4
   831a2:	d1f9      	bne.n	83198 <__libc_init_array+0x10>
   831a4:	4e0a      	ldr	r6, [pc, #40]	; (831d0 <__libc_init_array+0x48>)
   831a6:	4d0b      	ldr	r5, [pc, #44]	; (831d4 <__libc_init_array+0x4c>)
   831a8:	f001 fdca 	bl	84d40 <_init>
   831ac:	1b76      	subs	r6, r6, r5
   831ae:	10b6      	asrs	r6, r6, #2
   831b0:	d008      	beq.n	831c4 <__libc_init_array+0x3c>
   831b2:	3d04      	subs	r5, #4
   831b4:	2400      	movs	r4, #0
   831b6:	3401      	adds	r4, #1
   831b8:	f855 3f04 	ldr.w	r3, [r5, #4]!
   831bc:	4798      	blx	r3
   831be:	42a6      	cmp	r6, r4
   831c0:	d1f9      	bne.n	831b6 <__libc_init_array+0x2e>
   831c2:	bd70      	pop	{r4, r5, r6, pc}
   831c4:	bd70      	pop	{r4, r5, r6, pc}
   831c6:	bf00      	nop
   831c8:	00084d4c 	.word	0x00084d4c
   831cc:	00084d4c 	.word	0x00084d4c
   831d0:	00084d54 	.word	0x00084d54
   831d4:	00084d4c 	.word	0x00084d4c

000831d8 <memcpy>:
   831d8:	4684      	mov	ip, r0
   831da:	ea41 0300 	orr.w	r3, r1, r0
   831de:	f013 0303 	ands.w	r3, r3, #3
   831e2:	d149      	bne.n	83278 <memcpy+0xa0>
   831e4:	3a40      	subs	r2, #64	; 0x40
   831e6:	d323      	bcc.n	83230 <memcpy+0x58>
   831e8:	680b      	ldr	r3, [r1, #0]
   831ea:	6003      	str	r3, [r0, #0]
   831ec:	684b      	ldr	r3, [r1, #4]
   831ee:	6043      	str	r3, [r0, #4]
   831f0:	688b      	ldr	r3, [r1, #8]
   831f2:	6083      	str	r3, [r0, #8]
   831f4:	68cb      	ldr	r3, [r1, #12]
   831f6:	60c3      	str	r3, [r0, #12]
   831f8:	690b      	ldr	r3, [r1, #16]
   831fa:	6103      	str	r3, [r0, #16]
   831fc:	694b      	ldr	r3, [r1, #20]
   831fe:	6143      	str	r3, [r0, #20]
   83200:	698b      	ldr	r3, [r1, #24]
   83202:	6183      	str	r3, [r0, #24]
   83204:	69cb      	ldr	r3, [r1, #28]
   83206:	61c3      	str	r3, [r0, #28]
   83208:	6a0b      	ldr	r3, [r1, #32]
   8320a:	6203      	str	r3, [r0, #32]
   8320c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8320e:	6243      	str	r3, [r0, #36]	; 0x24
   83210:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83212:	6283      	str	r3, [r0, #40]	; 0x28
   83214:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83216:	62c3      	str	r3, [r0, #44]	; 0x2c
   83218:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8321a:	6303      	str	r3, [r0, #48]	; 0x30
   8321c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8321e:	6343      	str	r3, [r0, #52]	; 0x34
   83220:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83222:	6383      	str	r3, [r0, #56]	; 0x38
   83224:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83226:	63c3      	str	r3, [r0, #60]	; 0x3c
   83228:	3040      	adds	r0, #64	; 0x40
   8322a:	3140      	adds	r1, #64	; 0x40
   8322c:	3a40      	subs	r2, #64	; 0x40
   8322e:	d2db      	bcs.n	831e8 <memcpy+0x10>
   83230:	3230      	adds	r2, #48	; 0x30
   83232:	d30b      	bcc.n	8324c <memcpy+0x74>
   83234:	680b      	ldr	r3, [r1, #0]
   83236:	6003      	str	r3, [r0, #0]
   83238:	684b      	ldr	r3, [r1, #4]
   8323a:	6043      	str	r3, [r0, #4]
   8323c:	688b      	ldr	r3, [r1, #8]
   8323e:	6083      	str	r3, [r0, #8]
   83240:	68cb      	ldr	r3, [r1, #12]
   83242:	60c3      	str	r3, [r0, #12]
   83244:	3010      	adds	r0, #16
   83246:	3110      	adds	r1, #16
   83248:	3a10      	subs	r2, #16
   8324a:	d2f3      	bcs.n	83234 <memcpy+0x5c>
   8324c:	320c      	adds	r2, #12
   8324e:	d305      	bcc.n	8325c <memcpy+0x84>
   83250:	f851 3b04 	ldr.w	r3, [r1], #4
   83254:	f840 3b04 	str.w	r3, [r0], #4
   83258:	3a04      	subs	r2, #4
   8325a:	d2f9      	bcs.n	83250 <memcpy+0x78>
   8325c:	3204      	adds	r2, #4
   8325e:	d008      	beq.n	83272 <memcpy+0x9a>
   83260:	07d2      	lsls	r2, r2, #31
   83262:	bf1c      	itt	ne
   83264:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83268:	f800 3b01 	strbne.w	r3, [r0], #1
   8326c:	d301      	bcc.n	83272 <memcpy+0x9a>
   8326e:	880b      	ldrh	r3, [r1, #0]
   83270:	8003      	strh	r3, [r0, #0]
   83272:	4660      	mov	r0, ip
   83274:	4770      	bx	lr
   83276:	bf00      	nop
   83278:	2a08      	cmp	r2, #8
   8327a:	d313      	bcc.n	832a4 <memcpy+0xcc>
   8327c:	078b      	lsls	r3, r1, #30
   8327e:	d0b1      	beq.n	831e4 <memcpy+0xc>
   83280:	f010 0303 	ands.w	r3, r0, #3
   83284:	d0ae      	beq.n	831e4 <memcpy+0xc>
   83286:	f1c3 0304 	rsb	r3, r3, #4
   8328a:	1ad2      	subs	r2, r2, r3
   8328c:	07db      	lsls	r3, r3, #31
   8328e:	bf1c      	itt	ne
   83290:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83294:	f800 3b01 	strbne.w	r3, [r0], #1
   83298:	d3a4      	bcc.n	831e4 <memcpy+0xc>
   8329a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8329e:	f820 3b02 	strh.w	r3, [r0], #2
   832a2:	e79f      	b.n	831e4 <memcpy+0xc>
   832a4:	3a04      	subs	r2, #4
   832a6:	d3d9      	bcc.n	8325c <memcpy+0x84>
   832a8:	3a01      	subs	r2, #1
   832aa:	f811 3b01 	ldrb.w	r3, [r1], #1
   832ae:	f800 3b01 	strb.w	r3, [r0], #1
   832b2:	d2f9      	bcs.n	832a8 <memcpy+0xd0>
   832b4:	780b      	ldrb	r3, [r1, #0]
   832b6:	7003      	strb	r3, [r0, #0]
   832b8:	784b      	ldrb	r3, [r1, #1]
   832ba:	7043      	strb	r3, [r0, #1]
   832bc:	788b      	ldrb	r3, [r1, #2]
   832be:	7083      	strb	r3, [r0, #2]
   832c0:	4660      	mov	r0, ip
   832c2:	4770      	bx	lr

000832c4 <memset>:
   832c4:	b4f0      	push	{r4, r5, r6, r7}
   832c6:	0784      	lsls	r4, r0, #30
   832c8:	d043      	beq.n	83352 <memset+0x8e>
   832ca:	1e54      	subs	r4, r2, #1
   832cc:	2a00      	cmp	r2, #0
   832ce:	d03e      	beq.n	8334e <memset+0x8a>
   832d0:	b2cd      	uxtb	r5, r1
   832d2:	4603      	mov	r3, r0
   832d4:	e003      	b.n	832de <memset+0x1a>
   832d6:	1e62      	subs	r2, r4, #1
   832d8:	2c00      	cmp	r4, #0
   832da:	d038      	beq.n	8334e <memset+0x8a>
   832dc:	4614      	mov	r4, r2
   832de:	f803 5b01 	strb.w	r5, [r3], #1
   832e2:	079a      	lsls	r2, r3, #30
   832e4:	d1f7      	bne.n	832d6 <memset+0x12>
   832e6:	2c03      	cmp	r4, #3
   832e8:	d92a      	bls.n	83340 <memset+0x7c>
   832ea:	b2cd      	uxtb	r5, r1
   832ec:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   832f0:	2c0f      	cmp	r4, #15
   832f2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   832f6:	d915      	bls.n	83324 <memset+0x60>
   832f8:	f1a4 0710 	sub.w	r7, r4, #16
   832fc:	093f      	lsrs	r7, r7, #4
   832fe:	f103 0610 	add.w	r6, r3, #16
   83302:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83306:	461a      	mov	r2, r3
   83308:	6015      	str	r5, [r2, #0]
   8330a:	6055      	str	r5, [r2, #4]
   8330c:	6095      	str	r5, [r2, #8]
   8330e:	60d5      	str	r5, [r2, #12]
   83310:	3210      	adds	r2, #16
   83312:	42b2      	cmp	r2, r6
   83314:	d1f8      	bne.n	83308 <memset+0x44>
   83316:	f004 040f 	and.w	r4, r4, #15
   8331a:	3701      	adds	r7, #1
   8331c:	2c03      	cmp	r4, #3
   8331e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   83322:	d90d      	bls.n	83340 <memset+0x7c>
   83324:	461e      	mov	r6, r3
   83326:	4622      	mov	r2, r4
   83328:	3a04      	subs	r2, #4
   8332a:	2a03      	cmp	r2, #3
   8332c:	f846 5b04 	str.w	r5, [r6], #4
   83330:	d8fa      	bhi.n	83328 <memset+0x64>
   83332:	1f22      	subs	r2, r4, #4
   83334:	f022 0203 	bic.w	r2, r2, #3
   83338:	3204      	adds	r2, #4
   8333a:	4413      	add	r3, r2
   8333c:	f004 0403 	and.w	r4, r4, #3
   83340:	b12c      	cbz	r4, 8334e <memset+0x8a>
   83342:	b2c9      	uxtb	r1, r1
   83344:	441c      	add	r4, r3
   83346:	f803 1b01 	strb.w	r1, [r3], #1
   8334a:	42a3      	cmp	r3, r4
   8334c:	d1fb      	bne.n	83346 <memset+0x82>
   8334e:	bcf0      	pop	{r4, r5, r6, r7}
   83350:	4770      	bx	lr
   83352:	4614      	mov	r4, r2
   83354:	4603      	mov	r3, r0
   83356:	e7c6      	b.n	832e6 <memset+0x22>

00083358 <_puts_r>:
   83358:	b5f0      	push	{r4, r5, r6, r7, lr}
   8335a:	4604      	mov	r4, r0
   8335c:	b089      	sub	sp, #36	; 0x24
   8335e:	4608      	mov	r0, r1
   83360:	460d      	mov	r5, r1
   83362:	f000 f8b9 	bl	834d8 <strlen>
   83366:	68a3      	ldr	r3, [r4, #8]
   83368:	2102      	movs	r1, #2
   8336a:	899a      	ldrh	r2, [r3, #12]
   8336c:	f8df e044 	ldr.w	lr, [pc, #68]	; 833b4 <_puts_r+0x5c>
   83370:	f100 0c01 	add.w	ip, r0, #1
   83374:	2701      	movs	r7, #1
   83376:	ae04      	add	r6, sp, #16
   83378:	9102      	str	r1, [sp, #8]
   8337a:	0491      	lsls	r1, r2, #18
   8337c:	9504      	str	r5, [sp, #16]
   8337e:	9005      	str	r0, [sp, #20]
   83380:	f8cd c00c 	str.w	ip, [sp, #12]
   83384:	f8cd e018 	str.w	lr, [sp, #24]
   83388:	9707      	str	r7, [sp, #28]
   8338a:	9601      	str	r6, [sp, #4]
   8338c:	d406      	bmi.n	8339c <_puts_r+0x44>
   8338e:	6e59      	ldr	r1, [r3, #100]	; 0x64
   83390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83394:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83398:	819a      	strh	r2, [r3, #12]
   8339a:	6659      	str	r1, [r3, #100]	; 0x64
   8339c:	4620      	mov	r0, r4
   8339e:	4619      	mov	r1, r3
   833a0:	aa01      	add	r2, sp, #4
   833a2:	f000 fbdd 	bl	83b60 <__sfvwrite_r>
   833a6:	2800      	cmp	r0, #0
   833a8:	bf0c      	ite	eq
   833aa:	200a      	moveq	r0, #10
   833ac:	f04f 30ff 	movne.w	r0, #4294967295
   833b0:	b009      	add	sp, #36	; 0x24
   833b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   833b4:	00084d0c 	.word	0x00084d0c

000833b8 <puts>:
   833b8:	4b02      	ldr	r3, [pc, #8]	; (833c4 <puts+0xc>)
   833ba:	4601      	mov	r1, r0
   833bc:	6818      	ldr	r0, [r3, #0]
   833be:	f7ff bfcb 	b.w	83358 <_puts_r>
   833c2:	bf00      	nop
   833c4:	20070590 	.word	0x20070590

000833c8 <setbuf>:
   833c8:	2900      	cmp	r1, #0
   833ca:	bf0c      	ite	eq
   833cc:	2202      	moveq	r2, #2
   833ce:	2200      	movne	r2, #0
   833d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   833d4:	f000 b800 	b.w	833d8 <setvbuf>

000833d8 <setvbuf>:
   833d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   833dc:	4d3c      	ldr	r5, [pc, #240]	; (834d0 <setvbuf+0xf8>)
   833de:	4604      	mov	r4, r0
   833e0:	682d      	ldr	r5, [r5, #0]
   833e2:	4688      	mov	r8, r1
   833e4:	4616      	mov	r6, r2
   833e6:	461f      	mov	r7, r3
   833e8:	b115      	cbz	r5, 833f0 <setvbuf+0x18>
   833ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
   833ec:	2b00      	cmp	r3, #0
   833ee:	d04f      	beq.n	83490 <setvbuf+0xb8>
   833f0:	2e02      	cmp	r6, #2
   833f2:	d830      	bhi.n	83456 <setvbuf+0x7e>
   833f4:	2f00      	cmp	r7, #0
   833f6:	db2e      	blt.n	83456 <setvbuf+0x7e>
   833f8:	4628      	mov	r0, r5
   833fa:	4621      	mov	r1, r4
   833fc:	f000 f9e4 	bl	837c8 <_fflush_r>
   83400:	89a3      	ldrh	r3, [r4, #12]
   83402:	2200      	movs	r2, #0
   83404:	6062      	str	r2, [r4, #4]
   83406:	61a2      	str	r2, [r4, #24]
   83408:	061a      	lsls	r2, r3, #24
   8340a:	d428      	bmi.n	8345e <setvbuf+0x86>
   8340c:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83410:	b29b      	uxth	r3, r3
   83412:	2e02      	cmp	r6, #2
   83414:	81a3      	strh	r3, [r4, #12]
   83416:	d02d      	beq.n	83474 <setvbuf+0x9c>
   83418:	f1b8 0f00 	cmp.w	r8, #0
   8341c:	d03c      	beq.n	83498 <setvbuf+0xc0>
   8341e:	2e01      	cmp	r6, #1
   83420:	d013      	beq.n	8344a <setvbuf+0x72>
   83422:	b29b      	uxth	r3, r3
   83424:	f003 0008 	and.w	r0, r3, #8
   83428:	4a2a      	ldr	r2, [pc, #168]	; (834d4 <setvbuf+0xfc>)
   8342a:	b280      	uxth	r0, r0
   8342c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8342e:	f8c4 8000 	str.w	r8, [r4]
   83432:	f8c4 8010 	str.w	r8, [r4, #16]
   83436:	6167      	str	r7, [r4, #20]
   83438:	b178      	cbz	r0, 8345a <setvbuf+0x82>
   8343a:	f013 0f03 	tst.w	r3, #3
   8343e:	bf18      	it	ne
   83440:	2700      	movne	r7, #0
   83442:	60a7      	str	r7, [r4, #8]
   83444:	2000      	movs	r0, #0
   83446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8344a:	f043 0301 	orr.w	r3, r3, #1
   8344e:	427a      	negs	r2, r7
   83450:	81a3      	strh	r3, [r4, #12]
   83452:	61a2      	str	r2, [r4, #24]
   83454:	e7e5      	b.n	83422 <setvbuf+0x4a>
   83456:	f04f 30ff 	mov.w	r0, #4294967295
   8345a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8345e:	4628      	mov	r0, r5
   83460:	6921      	ldr	r1, [r4, #16]
   83462:	f000 fab1 	bl	839c8 <_free_r>
   83466:	89a3      	ldrh	r3, [r4, #12]
   83468:	2e02      	cmp	r6, #2
   8346a:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   8346e:	b29b      	uxth	r3, r3
   83470:	81a3      	strh	r3, [r4, #12]
   83472:	d1d1      	bne.n	83418 <setvbuf+0x40>
   83474:	2000      	movs	r0, #0
   83476:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8347a:	f043 0302 	orr.w	r3, r3, #2
   8347e:	2500      	movs	r5, #0
   83480:	2101      	movs	r1, #1
   83482:	81a3      	strh	r3, [r4, #12]
   83484:	60a5      	str	r5, [r4, #8]
   83486:	6022      	str	r2, [r4, #0]
   83488:	6122      	str	r2, [r4, #16]
   8348a:	6161      	str	r1, [r4, #20]
   8348c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83490:	4628      	mov	r0, r5
   83492:	f000 f9b5 	bl	83800 <__sinit>
   83496:	e7ab      	b.n	833f0 <setvbuf+0x18>
   83498:	2f00      	cmp	r7, #0
   8349a:	bf08      	it	eq
   8349c:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   834a0:	4638      	mov	r0, r7
   834a2:	f000 fd7d 	bl	83fa0 <malloc>
   834a6:	4680      	mov	r8, r0
   834a8:	b128      	cbz	r0, 834b6 <setvbuf+0xde>
   834aa:	89a3      	ldrh	r3, [r4, #12]
   834ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   834b0:	b29b      	uxth	r3, r3
   834b2:	81a3      	strh	r3, [r4, #12]
   834b4:	e7b3      	b.n	8341e <setvbuf+0x46>
   834b6:	f44f 6080 	mov.w	r0, #1024	; 0x400
   834ba:	f000 fd71 	bl	83fa0 <malloc>
   834be:	4680      	mov	r8, r0
   834c0:	b918      	cbnz	r0, 834ca <setvbuf+0xf2>
   834c2:	89a3      	ldrh	r3, [r4, #12]
   834c4:	f04f 30ff 	mov.w	r0, #4294967295
   834c8:	e7d5      	b.n	83476 <setvbuf+0x9e>
   834ca:	f44f 6780 	mov.w	r7, #1024	; 0x400
   834ce:	e7ec      	b.n	834aa <setvbuf+0xd2>
   834d0:	20070590 	.word	0x20070590
   834d4:	000837f5 	.word	0x000837f5

000834d8 <strlen>:
   834d8:	f020 0103 	bic.w	r1, r0, #3
   834dc:	f010 0003 	ands.w	r0, r0, #3
   834e0:	f1c0 0000 	rsb	r0, r0, #0
   834e4:	f851 3b04 	ldr.w	r3, [r1], #4
   834e8:	f100 0c04 	add.w	ip, r0, #4
   834ec:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   834f0:	f06f 0200 	mvn.w	r2, #0
   834f4:	bf1c      	itt	ne
   834f6:	fa22 f20c 	lsrne.w	r2, r2, ip
   834fa:	4313      	orrne	r3, r2
   834fc:	f04f 0c01 	mov.w	ip, #1
   83500:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83504:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83508:	eba3 020c 	sub.w	r2, r3, ip
   8350c:	ea22 0203 	bic.w	r2, r2, r3
   83510:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83514:	bf04      	itt	eq
   83516:	f851 3b04 	ldreq.w	r3, [r1], #4
   8351a:	3004      	addeq	r0, #4
   8351c:	d0f4      	beq.n	83508 <strlen+0x30>
   8351e:	f013 0fff 	tst.w	r3, #255	; 0xff
   83522:	bf1f      	itttt	ne
   83524:	3001      	addne	r0, #1
   83526:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   8352a:	3001      	addne	r0, #1
   8352c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83530:	bf18      	it	ne
   83532:	3001      	addne	r0, #1
   83534:	4770      	bx	lr
   83536:	bf00      	nop

00083538 <strncpy>:
   83538:	ea40 0301 	orr.w	r3, r0, r1
   8353c:	079b      	lsls	r3, r3, #30
   8353e:	b470      	push	{r4, r5, r6}
   83540:	d12a      	bne.n	83598 <strncpy+0x60>
   83542:	2a03      	cmp	r2, #3
   83544:	d928      	bls.n	83598 <strncpy+0x60>
   83546:	460c      	mov	r4, r1
   83548:	4603      	mov	r3, r0
   8354a:	4621      	mov	r1, r4
   8354c:	f854 5b04 	ldr.w	r5, [r4], #4
   83550:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   83554:	ea26 0605 	bic.w	r6, r6, r5
   83558:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   8355c:	d105      	bne.n	8356a <strncpy+0x32>
   8355e:	3a04      	subs	r2, #4
   83560:	2a03      	cmp	r2, #3
   83562:	f843 5b04 	str.w	r5, [r3], #4
   83566:	4621      	mov	r1, r4
   83568:	d8ef      	bhi.n	8354a <strncpy+0x12>
   8356a:	b19a      	cbz	r2, 83594 <strncpy+0x5c>
   8356c:	780c      	ldrb	r4, [r1, #0]
   8356e:	3a01      	subs	r2, #1
   83570:	701c      	strb	r4, [r3, #0]
   83572:	3301      	adds	r3, #1
   83574:	b13c      	cbz	r4, 83586 <strncpy+0x4e>
   83576:	b16a      	cbz	r2, 83594 <strncpy+0x5c>
   83578:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   8357c:	3a01      	subs	r2, #1
   8357e:	f803 4b01 	strb.w	r4, [r3], #1
   83582:	2c00      	cmp	r4, #0
   83584:	d1f7      	bne.n	83576 <strncpy+0x3e>
   83586:	b12a      	cbz	r2, 83594 <strncpy+0x5c>
   83588:	441a      	add	r2, r3
   8358a:	2100      	movs	r1, #0
   8358c:	f803 1b01 	strb.w	r1, [r3], #1
   83590:	4293      	cmp	r3, r2
   83592:	d1fb      	bne.n	8358c <strncpy+0x54>
   83594:	bc70      	pop	{r4, r5, r6}
   83596:	4770      	bx	lr
   83598:	4603      	mov	r3, r0
   8359a:	e7e6      	b.n	8356a <strncpy+0x32>

0008359c <__swsetup_r>:
   8359c:	4b2f      	ldr	r3, [pc, #188]	; (8365c <__swsetup_r+0xc0>)
   8359e:	b570      	push	{r4, r5, r6, lr}
   835a0:	4606      	mov	r6, r0
   835a2:	6818      	ldr	r0, [r3, #0]
   835a4:	460c      	mov	r4, r1
   835a6:	b110      	cbz	r0, 835ae <__swsetup_r+0x12>
   835a8:	6b82      	ldr	r2, [r0, #56]	; 0x38
   835aa:	2a00      	cmp	r2, #0
   835ac:	d036      	beq.n	8361c <__swsetup_r+0x80>
   835ae:	89a5      	ldrh	r5, [r4, #12]
   835b0:	b2ab      	uxth	r3, r5
   835b2:	0719      	lsls	r1, r3, #28
   835b4:	d50c      	bpl.n	835d0 <__swsetup_r+0x34>
   835b6:	6922      	ldr	r2, [r4, #16]
   835b8:	b1aa      	cbz	r2, 835e6 <__swsetup_r+0x4a>
   835ba:	f013 0101 	ands.w	r1, r3, #1
   835be:	d01e      	beq.n	835fe <__swsetup_r+0x62>
   835c0:	6963      	ldr	r3, [r4, #20]
   835c2:	2100      	movs	r1, #0
   835c4:	425b      	negs	r3, r3
   835c6:	61a3      	str	r3, [r4, #24]
   835c8:	60a1      	str	r1, [r4, #8]
   835ca:	b1f2      	cbz	r2, 8360a <__swsetup_r+0x6e>
   835cc:	2000      	movs	r0, #0
   835ce:	bd70      	pop	{r4, r5, r6, pc}
   835d0:	06da      	lsls	r2, r3, #27
   835d2:	d53a      	bpl.n	8364a <__swsetup_r+0xae>
   835d4:	075b      	lsls	r3, r3, #29
   835d6:	d424      	bmi.n	83622 <__swsetup_r+0x86>
   835d8:	6922      	ldr	r2, [r4, #16]
   835da:	f045 0308 	orr.w	r3, r5, #8
   835de:	81a3      	strh	r3, [r4, #12]
   835e0:	b29b      	uxth	r3, r3
   835e2:	2a00      	cmp	r2, #0
   835e4:	d1e9      	bne.n	835ba <__swsetup_r+0x1e>
   835e6:	f403 7120 	and.w	r1, r3, #640	; 0x280
   835ea:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   835ee:	d0e4      	beq.n	835ba <__swsetup_r+0x1e>
   835f0:	4630      	mov	r0, r6
   835f2:	4621      	mov	r1, r4
   835f4:	f000 fc64 	bl	83ec0 <__smakebuf_r>
   835f8:	89a3      	ldrh	r3, [r4, #12]
   835fa:	6922      	ldr	r2, [r4, #16]
   835fc:	e7dd      	b.n	835ba <__swsetup_r+0x1e>
   835fe:	0798      	lsls	r0, r3, #30
   83600:	bf58      	it	pl
   83602:	6961      	ldrpl	r1, [r4, #20]
   83604:	60a1      	str	r1, [r4, #8]
   83606:	2a00      	cmp	r2, #0
   83608:	d1e0      	bne.n	835cc <__swsetup_r+0x30>
   8360a:	89a3      	ldrh	r3, [r4, #12]
   8360c:	061a      	lsls	r2, r3, #24
   8360e:	d5dd      	bpl.n	835cc <__swsetup_r+0x30>
   83610:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83614:	81a3      	strh	r3, [r4, #12]
   83616:	f04f 30ff 	mov.w	r0, #4294967295
   8361a:	bd70      	pop	{r4, r5, r6, pc}
   8361c:	f000 f8f0 	bl	83800 <__sinit>
   83620:	e7c5      	b.n	835ae <__swsetup_r+0x12>
   83622:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83624:	b149      	cbz	r1, 8363a <__swsetup_r+0x9e>
   83626:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8362a:	4299      	cmp	r1, r3
   8362c:	d003      	beq.n	83636 <__swsetup_r+0x9a>
   8362e:	4630      	mov	r0, r6
   83630:	f000 f9ca 	bl	839c8 <_free_r>
   83634:	89a5      	ldrh	r5, [r4, #12]
   83636:	2300      	movs	r3, #0
   83638:	6323      	str	r3, [r4, #48]	; 0x30
   8363a:	6922      	ldr	r2, [r4, #16]
   8363c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   83640:	2100      	movs	r1, #0
   83642:	b2ad      	uxth	r5, r5
   83644:	6022      	str	r2, [r4, #0]
   83646:	6061      	str	r1, [r4, #4]
   83648:	e7c7      	b.n	835da <__swsetup_r+0x3e>
   8364a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   8364e:	2309      	movs	r3, #9
   83650:	6033      	str	r3, [r6, #0]
   83652:	f04f 30ff 	mov.w	r0, #4294967295
   83656:	81a5      	strh	r5, [r4, #12]
   83658:	bd70      	pop	{r4, r5, r6, pc}
   8365a:	bf00      	nop
   8365c:	20070590 	.word	0x20070590

00083660 <register_fini>:
   83660:	4b02      	ldr	r3, [pc, #8]	; (8366c <register_fini+0xc>)
   83662:	b113      	cbz	r3, 8366a <register_fini+0xa>
   83664:	4802      	ldr	r0, [pc, #8]	; (83670 <register_fini+0x10>)
   83666:	f000 b805 	b.w	83674 <atexit>
   8366a:	4770      	bx	lr
   8366c:	00000000 	.word	0x00000000
   83670:	000838fd 	.word	0x000838fd

00083674 <atexit>:
   83674:	4601      	mov	r1, r0
   83676:	2000      	movs	r0, #0
   83678:	4602      	mov	r2, r0
   8367a:	4603      	mov	r3, r0
   8367c:	f001 ba30 	b.w	84ae0 <__register_exitproc>

00083680 <__sflush_r>:
   83680:	898b      	ldrh	r3, [r1, #12]
   83682:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83686:	b29a      	uxth	r2, r3
   83688:	460d      	mov	r5, r1
   8368a:	0711      	lsls	r1, r2, #28
   8368c:	4680      	mov	r8, r0
   8368e:	d43c      	bmi.n	8370a <__sflush_r+0x8a>
   83690:	686a      	ldr	r2, [r5, #4]
   83692:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83696:	2a00      	cmp	r2, #0
   83698:	81ab      	strh	r3, [r5, #12]
   8369a:	dd59      	ble.n	83750 <__sflush_r+0xd0>
   8369c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8369e:	2c00      	cmp	r4, #0
   836a0:	d04b      	beq.n	8373a <__sflush_r+0xba>
   836a2:	b29b      	uxth	r3, r3
   836a4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   836a8:	2100      	movs	r1, #0
   836aa:	b292      	uxth	r2, r2
   836ac:	f8d8 6000 	ldr.w	r6, [r8]
   836b0:	f8c8 1000 	str.w	r1, [r8]
   836b4:	2a00      	cmp	r2, #0
   836b6:	d04f      	beq.n	83758 <__sflush_r+0xd8>
   836b8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   836ba:	075f      	lsls	r7, r3, #29
   836bc:	d505      	bpl.n	836ca <__sflush_r+0x4a>
   836be:	6869      	ldr	r1, [r5, #4]
   836c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   836c2:	1a52      	subs	r2, r2, r1
   836c4:	b10b      	cbz	r3, 836ca <__sflush_r+0x4a>
   836c6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   836c8:	1ad2      	subs	r2, r2, r3
   836ca:	4640      	mov	r0, r8
   836cc:	69e9      	ldr	r1, [r5, #28]
   836ce:	2300      	movs	r3, #0
   836d0:	47a0      	blx	r4
   836d2:	1c44      	adds	r4, r0, #1
   836d4:	d04a      	beq.n	8376c <__sflush_r+0xec>
   836d6:	89ab      	ldrh	r3, [r5, #12]
   836d8:	692a      	ldr	r2, [r5, #16]
   836da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   836de:	b29b      	uxth	r3, r3
   836e0:	2100      	movs	r1, #0
   836e2:	602a      	str	r2, [r5, #0]
   836e4:	04da      	lsls	r2, r3, #19
   836e6:	81ab      	strh	r3, [r5, #12]
   836e8:	6069      	str	r1, [r5, #4]
   836ea:	d44c      	bmi.n	83786 <__sflush_r+0x106>
   836ec:	6b29      	ldr	r1, [r5, #48]	; 0x30
   836ee:	f8c8 6000 	str.w	r6, [r8]
   836f2:	b311      	cbz	r1, 8373a <__sflush_r+0xba>
   836f4:	f105 0340 	add.w	r3, r5, #64	; 0x40
   836f8:	4299      	cmp	r1, r3
   836fa:	d002      	beq.n	83702 <__sflush_r+0x82>
   836fc:	4640      	mov	r0, r8
   836fe:	f000 f963 	bl	839c8 <_free_r>
   83702:	2000      	movs	r0, #0
   83704:	6328      	str	r0, [r5, #48]	; 0x30
   83706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8370a:	692e      	ldr	r6, [r5, #16]
   8370c:	b1ae      	cbz	r6, 8373a <__sflush_r+0xba>
   8370e:	0791      	lsls	r1, r2, #30
   83710:	682c      	ldr	r4, [r5, #0]
   83712:	bf0c      	ite	eq
   83714:	696b      	ldreq	r3, [r5, #20]
   83716:	2300      	movne	r3, #0
   83718:	602e      	str	r6, [r5, #0]
   8371a:	1ba4      	subs	r4, r4, r6
   8371c:	60ab      	str	r3, [r5, #8]
   8371e:	e00a      	b.n	83736 <__sflush_r+0xb6>
   83720:	4632      	mov	r2, r6
   83722:	4623      	mov	r3, r4
   83724:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83726:	4640      	mov	r0, r8
   83728:	69e9      	ldr	r1, [r5, #28]
   8372a:	47b8      	blx	r7
   8372c:	2800      	cmp	r0, #0
   8372e:	ebc0 0404 	rsb	r4, r0, r4
   83732:	4406      	add	r6, r0
   83734:	dd04      	ble.n	83740 <__sflush_r+0xc0>
   83736:	2c00      	cmp	r4, #0
   83738:	dcf2      	bgt.n	83720 <__sflush_r+0xa0>
   8373a:	2000      	movs	r0, #0
   8373c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83740:	89ab      	ldrh	r3, [r5, #12]
   83742:	f04f 30ff 	mov.w	r0, #4294967295
   83746:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8374a:	81ab      	strh	r3, [r5, #12]
   8374c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83750:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   83752:	2a00      	cmp	r2, #0
   83754:	dca2      	bgt.n	8369c <__sflush_r+0x1c>
   83756:	e7f0      	b.n	8373a <__sflush_r+0xba>
   83758:	2301      	movs	r3, #1
   8375a:	4640      	mov	r0, r8
   8375c:	69e9      	ldr	r1, [r5, #28]
   8375e:	47a0      	blx	r4
   83760:	1c43      	adds	r3, r0, #1
   83762:	4602      	mov	r2, r0
   83764:	d01e      	beq.n	837a4 <__sflush_r+0x124>
   83766:	89ab      	ldrh	r3, [r5, #12]
   83768:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8376a:	e7a6      	b.n	836ba <__sflush_r+0x3a>
   8376c:	f8d8 3000 	ldr.w	r3, [r8]
   83770:	b95b      	cbnz	r3, 8378a <__sflush_r+0x10a>
   83772:	89aa      	ldrh	r2, [r5, #12]
   83774:	6929      	ldr	r1, [r5, #16]
   83776:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8377a:	b292      	uxth	r2, r2
   8377c:	606b      	str	r3, [r5, #4]
   8377e:	04d3      	lsls	r3, r2, #19
   83780:	81aa      	strh	r2, [r5, #12]
   83782:	6029      	str	r1, [r5, #0]
   83784:	d5b2      	bpl.n	836ec <__sflush_r+0x6c>
   83786:	6528      	str	r0, [r5, #80]	; 0x50
   83788:	e7b0      	b.n	836ec <__sflush_r+0x6c>
   8378a:	2b1d      	cmp	r3, #29
   8378c:	d001      	beq.n	83792 <__sflush_r+0x112>
   8378e:	2b16      	cmp	r3, #22
   83790:	d113      	bne.n	837ba <__sflush_r+0x13a>
   83792:	89a9      	ldrh	r1, [r5, #12]
   83794:	692b      	ldr	r3, [r5, #16]
   83796:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8379a:	2200      	movs	r2, #0
   8379c:	81a9      	strh	r1, [r5, #12]
   8379e:	602b      	str	r3, [r5, #0]
   837a0:	606a      	str	r2, [r5, #4]
   837a2:	e7a3      	b.n	836ec <__sflush_r+0x6c>
   837a4:	f8d8 3000 	ldr.w	r3, [r8]
   837a8:	2b00      	cmp	r3, #0
   837aa:	d0dc      	beq.n	83766 <__sflush_r+0xe6>
   837ac:	2b1d      	cmp	r3, #29
   837ae:	d001      	beq.n	837b4 <__sflush_r+0x134>
   837b0:	2b16      	cmp	r3, #22
   837b2:	d1c5      	bne.n	83740 <__sflush_r+0xc0>
   837b4:	f8c8 6000 	str.w	r6, [r8]
   837b8:	e7bf      	b.n	8373a <__sflush_r+0xba>
   837ba:	89ab      	ldrh	r3, [r5, #12]
   837bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   837c0:	81ab      	strh	r3, [r5, #12]
   837c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   837c6:	bf00      	nop

000837c8 <_fflush_r>:
   837c8:	b510      	push	{r4, lr}
   837ca:	4604      	mov	r4, r0
   837cc:	b082      	sub	sp, #8
   837ce:	b108      	cbz	r0, 837d4 <_fflush_r+0xc>
   837d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   837d2:	b153      	cbz	r3, 837ea <_fflush_r+0x22>
   837d4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   837d8:	b908      	cbnz	r0, 837de <_fflush_r+0x16>
   837da:	b002      	add	sp, #8
   837dc:	bd10      	pop	{r4, pc}
   837de:	4620      	mov	r0, r4
   837e0:	b002      	add	sp, #8
   837e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   837e6:	f7ff bf4b 	b.w	83680 <__sflush_r>
   837ea:	9101      	str	r1, [sp, #4]
   837ec:	f000 f808 	bl	83800 <__sinit>
   837f0:	9901      	ldr	r1, [sp, #4]
   837f2:	e7ef      	b.n	837d4 <_fflush_r+0xc>

000837f4 <_cleanup_r>:
   837f4:	4901      	ldr	r1, [pc, #4]	; (837fc <_cleanup_r+0x8>)
   837f6:	f000 bb3f 	b.w	83e78 <_fwalk>
   837fa:	bf00      	nop
   837fc:	00084c2d 	.word	0x00084c2d

00083800 <__sinit>:
   83800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83804:	6b84      	ldr	r4, [r0, #56]	; 0x38
   83806:	b083      	sub	sp, #12
   83808:	4607      	mov	r7, r0
   8380a:	2c00      	cmp	r4, #0
   8380c:	d165      	bne.n	838da <__sinit+0xda>
   8380e:	687d      	ldr	r5, [r7, #4]
   83810:	4833      	ldr	r0, [pc, #204]	; (838e0 <__sinit+0xe0>)
   83812:	2304      	movs	r3, #4
   83814:	2103      	movs	r1, #3
   83816:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   8381a:	63f8      	str	r0, [r7, #60]	; 0x3c
   8381c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83820:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   83824:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83828:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8382c:	81ab      	strh	r3, [r5, #12]
   8382e:	602c      	str	r4, [r5, #0]
   83830:	606c      	str	r4, [r5, #4]
   83832:	60ac      	str	r4, [r5, #8]
   83834:	666c      	str	r4, [r5, #100]	; 0x64
   83836:	81ec      	strh	r4, [r5, #14]
   83838:	612c      	str	r4, [r5, #16]
   8383a:	616c      	str	r4, [r5, #20]
   8383c:	61ac      	str	r4, [r5, #24]
   8383e:	4621      	mov	r1, r4
   83840:	2208      	movs	r2, #8
   83842:	f7ff fd3f 	bl	832c4 <memset>
   83846:	f8df b09c 	ldr.w	fp, [pc, #156]	; 838e4 <__sinit+0xe4>
   8384a:	68be      	ldr	r6, [r7, #8]
   8384c:	f8df a098 	ldr.w	sl, [pc, #152]	; 838e8 <__sinit+0xe8>
   83850:	f8df 9098 	ldr.w	r9, [pc, #152]	; 838ec <__sinit+0xec>
   83854:	f8df 8098 	ldr.w	r8, [pc, #152]	; 838f0 <__sinit+0xf0>
   83858:	2301      	movs	r3, #1
   8385a:	2209      	movs	r2, #9
   8385c:	61ed      	str	r5, [r5, #28]
   8385e:	f8c5 b020 	str.w	fp, [r5, #32]
   83862:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83866:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8386a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8386e:	4621      	mov	r1, r4
   83870:	81f3      	strh	r3, [r6, #14]
   83872:	81b2      	strh	r2, [r6, #12]
   83874:	6034      	str	r4, [r6, #0]
   83876:	6074      	str	r4, [r6, #4]
   83878:	60b4      	str	r4, [r6, #8]
   8387a:	6674      	str	r4, [r6, #100]	; 0x64
   8387c:	6134      	str	r4, [r6, #16]
   8387e:	6174      	str	r4, [r6, #20]
   83880:	61b4      	str	r4, [r6, #24]
   83882:	2208      	movs	r2, #8
   83884:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   83888:	9301      	str	r3, [sp, #4]
   8388a:	f7ff fd1b 	bl	832c4 <memset>
   8388e:	68fd      	ldr	r5, [r7, #12]
   83890:	2012      	movs	r0, #18
   83892:	2202      	movs	r2, #2
   83894:	61f6      	str	r6, [r6, #28]
   83896:	f8c6 b020 	str.w	fp, [r6, #32]
   8389a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8389e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   838a2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   838a6:	4621      	mov	r1, r4
   838a8:	81a8      	strh	r0, [r5, #12]
   838aa:	81ea      	strh	r2, [r5, #14]
   838ac:	602c      	str	r4, [r5, #0]
   838ae:	606c      	str	r4, [r5, #4]
   838b0:	60ac      	str	r4, [r5, #8]
   838b2:	666c      	str	r4, [r5, #100]	; 0x64
   838b4:	612c      	str	r4, [r5, #16]
   838b6:	616c      	str	r4, [r5, #20]
   838b8:	61ac      	str	r4, [r5, #24]
   838ba:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   838be:	2208      	movs	r2, #8
   838c0:	f7ff fd00 	bl	832c4 <memset>
   838c4:	9b01      	ldr	r3, [sp, #4]
   838c6:	61ed      	str	r5, [r5, #28]
   838c8:	f8c5 b020 	str.w	fp, [r5, #32]
   838cc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   838d0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   838d4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   838d8:	63bb      	str	r3, [r7, #56]	; 0x38
   838da:	b003      	add	sp, #12
   838dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   838e0:	000837f5 	.word	0x000837f5
   838e4:	00084a35 	.word	0x00084a35
   838e8:	00084a59 	.word	0x00084a59
   838ec:	00084a91 	.word	0x00084a91
   838f0:	00084ab1 	.word	0x00084ab1

000838f4 <__sfp_lock_acquire>:
   838f4:	4770      	bx	lr
   838f6:	bf00      	nop

000838f8 <__sfp_lock_release>:
   838f8:	4770      	bx	lr
   838fa:	bf00      	nop

000838fc <__libc_fini_array>:
   838fc:	b538      	push	{r3, r4, r5, lr}
   838fe:	4d09      	ldr	r5, [pc, #36]	; (83924 <__libc_fini_array+0x28>)
   83900:	4c09      	ldr	r4, [pc, #36]	; (83928 <__libc_fini_array+0x2c>)
   83902:	1b64      	subs	r4, r4, r5
   83904:	10a4      	asrs	r4, r4, #2
   83906:	bf18      	it	ne
   83908:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   8390c:	d005      	beq.n	8391a <__libc_fini_array+0x1e>
   8390e:	3c01      	subs	r4, #1
   83910:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83914:	4798      	blx	r3
   83916:	2c00      	cmp	r4, #0
   83918:	d1f9      	bne.n	8390e <__libc_fini_array+0x12>
   8391a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8391e:	f001 ba19 	b.w	84d54 <_fini>
   83922:	bf00      	nop
   83924:	00084d60 	.word	0x00084d60
   83928:	00084d64 	.word	0x00084d64

0008392c <_malloc_trim_r>:
   8392c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8392e:	4d23      	ldr	r5, [pc, #140]	; (839bc <_malloc_trim_r+0x90>)
   83930:	460f      	mov	r7, r1
   83932:	4604      	mov	r4, r0
   83934:	f000 fe88 	bl	84648 <__malloc_lock>
   83938:	68ab      	ldr	r3, [r5, #8]
   8393a:	685e      	ldr	r6, [r3, #4]
   8393c:	f026 0603 	bic.w	r6, r6, #3
   83940:	1bf1      	subs	r1, r6, r7
   83942:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   83946:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   8394a:	f021 010f 	bic.w	r1, r1, #15
   8394e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   83952:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   83956:	db07      	blt.n	83968 <_malloc_trim_r+0x3c>
   83958:	4620      	mov	r0, r4
   8395a:	2100      	movs	r1, #0
   8395c:	f001 f858 	bl	84a10 <_sbrk_r>
   83960:	68ab      	ldr	r3, [r5, #8]
   83962:	4433      	add	r3, r6
   83964:	4298      	cmp	r0, r3
   83966:	d004      	beq.n	83972 <_malloc_trim_r+0x46>
   83968:	4620      	mov	r0, r4
   8396a:	f000 fe6f 	bl	8464c <__malloc_unlock>
   8396e:	2000      	movs	r0, #0
   83970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83972:	4620      	mov	r0, r4
   83974:	4279      	negs	r1, r7
   83976:	f001 f84b 	bl	84a10 <_sbrk_r>
   8397a:	3001      	adds	r0, #1
   8397c:	d00d      	beq.n	8399a <_malloc_trim_r+0x6e>
   8397e:	4b10      	ldr	r3, [pc, #64]	; (839c0 <_malloc_trim_r+0x94>)
   83980:	68aa      	ldr	r2, [r5, #8]
   83982:	6819      	ldr	r1, [r3, #0]
   83984:	1bf6      	subs	r6, r6, r7
   83986:	f046 0601 	orr.w	r6, r6, #1
   8398a:	4620      	mov	r0, r4
   8398c:	1bc9      	subs	r1, r1, r7
   8398e:	6056      	str	r6, [r2, #4]
   83990:	6019      	str	r1, [r3, #0]
   83992:	f000 fe5b 	bl	8464c <__malloc_unlock>
   83996:	2001      	movs	r0, #1
   83998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8399a:	4620      	mov	r0, r4
   8399c:	2100      	movs	r1, #0
   8399e:	f001 f837 	bl	84a10 <_sbrk_r>
   839a2:	68ab      	ldr	r3, [r5, #8]
   839a4:	1ac2      	subs	r2, r0, r3
   839a6:	2a0f      	cmp	r2, #15
   839a8:	ddde      	ble.n	83968 <_malloc_trim_r+0x3c>
   839aa:	4d06      	ldr	r5, [pc, #24]	; (839c4 <_malloc_trim_r+0x98>)
   839ac:	4904      	ldr	r1, [pc, #16]	; (839c0 <_malloc_trim_r+0x94>)
   839ae:	682d      	ldr	r5, [r5, #0]
   839b0:	f042 0201 	orr.w	r2, r2, #1
   839b4:	1b40      	subs	r0, r0, r5
   839b6:	605a      	str	r2, [r3, #4]
   839b8:	6008      	str	r0, [r1, #0]
   839ba:	e7d5      	b.n	83968 <_malloc_trim_r+0x3c>
   839bc:	20070594 	.word	0x20070594
   839c0:	20078cb4 	.word	0x20078cb4
   839c4:	200709a0 	.word	0x200709a0

000839c8 <_free_r>:
   839c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   839cc:	460d      	mov	r5, r1
   839ce:	4606      	mov	r6, r0
   839d0:	2900      	cmp	r1, #0
   839d2:	d055      	beq.n	83a80 <_free_r+0xb8>
   839d4:	f000 fe38 	bl	84648 <__malloc_lock>
   839d8:	f855 1c04 	ldr.w	r1, [r5, #-4]
   839dc:	f8df c170 	ldr.w	ip, [pc, #368]	; 83b50 <_free_r+0x188>
   839e0:	f1a5 0408 	sub.w	r4, r5, #8
   839e4:	f021 0301 	bic.w	r3, r1, #1
   839e8:	18e2      	adds	r2, r4, r3
   839ea:	f8dc 0008 	ldr.w	r0, [ip, #8]
   839ee:	6857      	ldr	r7, [r2, #4]
   839f0:	4290      	cmp	r0, r2
   839f2:	f027 0703 	bic.w	r7, r7, #3
   839f6:	d068      	beq.n	83aca <_free_r+0x102>
   839f8:	f011 0101 	ands.w	r1, r1, #1
   839fc:	6057      	str	r7, [r2, #4]
   839fe:	d032      	beq.n	83a66 <_free_r+0x9e>
   83a00:	2100      	movs	r1, #0
   83a02:	19d0      	adds	r0, r2, r7
   83a04:	6840      	ldr	r0, [r0, #4]
   83a06:	07c0      	lsls	r0, r0, #31
   83a08:	d406      	bmi.n	83a18 <_free_r+0x50>
   83a0a:	443b      	add	r3, r7
   83a0c:	6890      	ldr	r0, [r2, #8]
   83a0e:	2900      	cmp	r1, #0
   83a10:	d04d      	beq.n	83aae <_free_r+0xe6>
   83a12:	68d2      	ldr	r2, [r2, #12]
   83a14:	60c2      	str	r2, [r0, #12]
   83a16:	6090      	str	r0, [r2, #8]
   83a18:	f043 0201 	orr.w	r2, r3, #1
   83a1c:	6062      	str	r2, [r4, #4]
   83a1e:	50e3      	str	r3, [r4, r3]
   83a20:	b9e1      	cbnz	r1, 83a5c <_free_r+0x94>
   83a22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83a26:	d32d      	bcc.n	83a84 <_free_r+0xbc>
   83a28:	0a5a      	lsrs	r2, r3, #9
   83a2a:	2a04      	cmp	r2, #4
   83a2c:	d869      	bhi.n	83b02 <_free_r+0x13a>
   83a2e:	0998      	lsrs	r0, r3, #6
   83a30:	3038      	adds	r0, #56	; 0x38
   83a32:	0041      	lsls	r1, r0, #1
   83a34:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83a38:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83a3c:	4944      	ldr	r1, [pc, #272]	; (83b50 <_free_r+0x188>)
   83a3e:	4562      	cmp	r2, ip
   83a40:	d065      	beq.n	83b0e <_free_r+0x146>
   83a42:	6851      	ldr	r1, [r2, #4]
   83a44:	f021 0103 	bic.w	r1, r1, #3
   83a48:	428b      	cmp	r3, r1
   83a4a:	d202      	bcs.n	83a52 <_free_r+0x8a>
   83a4c:	6892      	ldr	r2, [r2, #8]
   83a4e:	4594      	cmp	ip, r2
   83a50:	d1f7      	bne.n	83a42 <_free_r+0x7a>
   83a52:	68d3      	ldr	r3, [r2, #12]
   83a54:	60e3      	str	r3, [r4, #12]
   83a56:	60a2      	str	r2, [r4, #8]
   83a58:	609c      	str	r4, [r3, #8]
   83a5a:	60d4      	str	r4, [r2, #12]
   83a5c:	4630      	mov	r0, r6
   83a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83a62:	f000 bdf3 	b.w	8464c <__malloc_unlock>
   83a66:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83a6a:	f10c 0808 	add.w	r8, ip, #8
   83a6e:	1b64      	subs	r4, r4, r5
   83a70:	68a0      	ldr	r0, [r4, #8]
   83a72:	442b      	add	r3, r5
   83a74:	4540      	cmp	r0, r8
   83a76:	d042      	beq.n	83afe <_free_r+0x136>
   83a78:	68e5      	ldr	r5, [r4, #12]
   83a7a:	60c5      	str	r5, [r0, #12]
   83a7c:	60a8      	str	r0, [r5, #8]
   83a7e:	e7c0      	b.n	83a02 <_free_r+0x3a>
   83a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83a84:	08db      	lsrs	r3, r3, #3
   83a86:	109a      	asrs	r2, r3, #2
   83a88:	2001      	movs	r0, #1
   83a8a:	4090      	lsls	r0, r2
   83a8c:	f8dc 1004 	ldr.w	r1, [ip, #4]
   83a90:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   83a94:	689a      	ldr	r2, [r3, #8]
   83a96:	4301      	orrs	r1, r0
   83a98:	60a2      	str	r2, [r4, #8]
   83a9a:	60e3      	str	r3, [r4, #12]
   83a9c:	f8cc 1004 	str.w	r1, [ip, #4]
   83aa0:	4630      	mov	r0, r6
   83aa2:	609c      	str	r4, [r3, #8]
   83aa4:	60d4      	str	r4, [r2, #12]
   83aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83aaa:	f000 bdcf 	b.w	8464c <__malloc_unlock>
   83aae:	4d29      	ldr	r5, [pc, #164]	; (83b54 <_free_r+0x18c>)
   83ab0:	42a8      	cmp	r0, r5
   83ab2:	d1ae      	bne.n	83a12 <_free_r+0x4a>
   83ab4:	f043 0201 	orr.w	r2, r3, #1
   83ab8:	f8cc 4014 	str.w	r4, [ip, #20]
   83abc:	f8cc 4010 	str.w	r4, [ip, #16]
   83ac0:	60e0      	str	r0, [r4, #12]
   83ac2:	60a0      	str	r0, [r4, #8]
   83ac4:	6062      	str	r2, [r4, #4]
   83ac6:	50e3      	str	r3, [r4, r3]
   83ac8:	e7c8      	b.n	83a5c <_free_r+0x94>
   83aca:	441f      	add	r7, r3
   83acc:	07cb      	lsls	r3, r1, #31
   83ace:	d407      	bmi.n	83ae0 <_free_r+0x118>
   83ad0:	f855 1c08 	ldr.w	r1, [r5, #-8]
   83ad4:	1a64      	subs	r4, r4, r1
   83ad6:	68e3      	ldr	r3, [r4, #12]
   83ad8:	68a2      	ldr	r2, [r4, #8]
   83ada:	440f      	add	r7, r1
   83adc:	60d3      	str	r3, [r2, #12]
   83ade:	609a      	str	r2, [r3, #8]
   83ae0:	4b1d      	ldr	r3, [pc, #116]	; (83b58 <_free_r+0x190>)
   83ae2:	f047 0201 	orr.w	r2, r7, #1
   83ae6:	681b      	ldr	r3, [r3, #0]
   83ae8:	6062      	str	r2, [r4, #4]
   83aea:	429f      	cmp	r7, r3
   83aec:	f8cc 4008 	str.w	r4, [ip, #8]
   83af0:	d3b4      	bcc.n	83a5c <_free_r+0x94>
   83af2:	4b1a      	ldr	r3, [pc, #104]	; (83b5c <_free_r+0x194>)
   83af4:	4630      	mov	r0, r6
   83af6:	6819      	ldr	r1, [r3, #0]
   83af8:	f7ff ff18 	bl	8392c <_malloc_trim_r>
   83afc:	e7ae      	b.n	83a5c <_free_r+0x94>
   83afe:	2101      	movs	r1, #1
   83b00:	e77f      	b.n	83a02 <_free_r+0x3a>
   83b02:	2a14      	cmp	r2, #20
   83b04:	d80b      	bhi.n	83b1e <_free_r+0x156>
   83b06:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   83b0a:	0041      	lsls	r1, r0, #1
   83b0c:	e792      	b.n	83a34 <_free_r+0x6c>
   83b0e:	1080      	asrs	r0, r0, #2
   83b10:	2501      	movs	r5, #1
   83b12:	4085      	lsls	r5, r0
   83b14:	6848      	ldr	r0, [r1, #4]
   83b16:	4613      	mov	r3, r2
   83b18:	4328      	orrs	r0, r5
   83b1a:	6048      	str	r0, [r1, #4]
   83b1c:	e79a      	b.n	83a54 <_free_r+0x8c>
   83b1e:	2a54      	cmp	r2, #84	; 0x54
   83b20:	d803      	bhi.n	83b2a <_free_r+0x162>
   83b22:	0b18      	lsrs	r0, r3, #12
   83b24:	306e      	adds	r0, #110	; 0x6e
   83b26:	0041      	lsls	r1, r0, #1
   83b28:	e784      	b.n	83a34 <_free_r+0x6c>
   83b2a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83b2e:	d803      	bhi.n	83b38 <_free_r+0x170>
   83b30:	0bd8      	lsrs	r0, r3, #15
   83b32:	3077      	adds	r0, #119	; 0x77
   83b34:	0041      	lsls	r1, r0, #1
   83b36:	e77d      	b.n	83a34 <_free_r+0x6c>
   83b38:	f240 5154 	movw	r1, #1364	; 0x554
   83b3c:	428a      	cmp	r2, r1
   83b3e:	d803      	bhi.n	83b48 <_free_r+0x180>
   83b40:	0c98      	lsrs	r0, r3, #18
   83b42:	307c      	adds	r0, #124	; 0x7c
   83b44:	0041      	lsls	r1, r0, #1
   83b46:	e775      	b.n	83a34 <_free_r+0x6c>
   83b48:	21fc      	movs	r1, #252	; 0xfc
   83b4a:	207e      	movs	r0, #126	; 0x7e
   83b4c:	e772      	b.n	83a34 <_free_r+0x6c>
   83b4e:	bf00      	nop
   83b50:	20070594 	.word	0x20070594
   83b54:	2007059c 	.word	0x2007059c
   83b58:	2007099c 	.word	0x2007099c
   83b5c:	20078cb0 	.word	0x20078cb0

00083b60 <__sfvwrite_r>:
   83b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83b64:	6893      	ldr	r3, [r2, #8]
   83b66:	b083      	sub	sp, #12
   83b68:	4616      	mov	r6, r2
   83b6a:	4681      	mov	r9, r0
   83b6c:	460c      	mov	r4, r1
   83b6e:	b32b      	cbz	r3, 83bbc <__sfvwrite_r+0x5c>
   83b70:	898b      	ldrh	r3, [r1, #12]
   83b72:	0719      	lsls	r1, r3, #28
   83b74:	d526      	bpl.n	83bc4 <__sfvwrite_r+0x64>
   83b76:	6922      	ldr	r2, [r4, #16]
   83b78:	b322      	cbz	r2, 83bc4 <__sfvwrite_r+0x64>
   83b7a:	f003 0202 	and.w	r2, r3, #2
   83b7e:	b292      	uxth	r2, r2
   83b80:	6835      	ldr	r5, [r6, #0]
   83b82:	2a00      	cmp	r2, #0
   83b84:	d02c      	beq.n	83be0 <__sfvwrite_r+0x80>
   83b86:	f04f 0a00 	mov.w	sl, #0
   83b8a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 83e74 <__sfvwrite_r+0x314>
   83b8e:	46d0      	mov	r8, sl
   83b90:	45d8      	cmp	r8, fp
   83b92:	bf34      	ite	cc
   83b94:	4643      	movcc	r3, r8
   83b96:	465b      	movcs	r3, fp
   83b98:	4652      	mov	r2, sl
   83b9a:	4648      	mov	r0, r9
   83b9c:	f1b8 0f00 	cmp.w	r8, #0
   83ba0:	d04f      	beq.n	83c42 <__sfvwrite_r+0xe2>
   83ba2:	69e1      	ldr	r1, [r4, #28]
   83ba4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83ba6:	47b8      	blx	r7
   83ba8:	2800      	cmp	r0, #0
   83baa:	dd56      	ble.n	83c5a <__sfvwrite_r+0xfa>
   83bac:	68b3      	ldr	r3, [r6, #8]
   83bae:	4482      	add	sl, r0
   83bb0:	1a1b      	subs	r3, r3, r0
   83bb2:	ebc0 0808 	rsb	r8, r0, r8
   83bb6:	60b3      	str	r3, [r6, #8]
   83bb8:	2b00      	cmp	r3, #0
   83bba:	d1e9      	bne.n	83b90 <__sfvwrite_r+0x30>
   83bbc:	2000      	movs	r0, #0
   83bbe:	b003      	add	sp, #12
   83bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83bc4:	4648      	mov	r0, r9
   83bc6:	4621      	mov	r1, r4
   83bc8:	f7ff fce8 	bl	8359c <__swsetup_r>
   83bcc:	2800      	cmp	r0, #0
   83bce:	f040 8148 	bne.w	83e62 <__sfvwrite_r+0x302>
   83bd2:	89a3      	ldrh	r3, [r4, #12]
   83bd4:	6835      	ldr	r5, [r6, #0]
   83bd6:	f003 0202 	and.w	r2, r3, #2
   83bda:	b292      	uxth	r2, r2
   83bdc:	2a00      	cmp	r2, #0
   83bde:	d1d2      	bne.n	83b86 <__sfvwrite_r+0x26>
   83be0:	f013 0a01 	ands.w	sl, r3, #1
   83be4:	d142      	bne.n	83c6c <__sfvwrite_r+0x10c>
   83be6:	46d0      	mov	r8, sl
   83be8:	f1b8 0f00 	cmp.w	r8, #0
   83bec:	d023      	beq.n	83c36 <__sfvwrite_r+0xd6>
   83bee:	059a      	lsls	r2, r3, #22
   83bf0:	68a7      	ldr	r7, [r4, #8]
   83bf2:	d576      	bpl.n	83ce2 <__sfvwrite_r+0x182>
   83bf4:	45b8      	cmp	r8, r7
   83bf6:	f0c0 80a4 	bcc.w	83d42 <__sfvwrite_r+0x1e2>
   83bfa:	f413 6f90 	tst.w	r3, #1152	; 0x480
   83bfe:	f040 80b2 	bne.w	83d66 <__sfvwrite_r+0x206>
   83c02:	6820      	ldr	r0, [r4, #0]
   83c04:	46bb      	mov	fp, r7
   83c06:	4651      	mov	r1, sl
   83c08:	465a      	mov	r2, fp
   83c0a:	f000 fcb7 	bl	8457c <memmove>
   83c0e:	68a2      	ldr	r2, [r4, #8]
   83c10:	6821      	ldr	r1, [r4, #0]
   83c12:	1bd2      	subs	r2, r2, r7
   83c14:	eb01 030b 	add.w	r3, r1, fp
   83c18:	60a2      	str	r2, [r4, #8]
   83c1a:	6023      	str	r3, [r4, #0]
   83c1c:	4642      	mov	r2, r8
   83c1e:	68b3      	ldr	r3, [r6, #8]
   83c20:	4492      	add	sl, r2
   83c22:	1a9b      	subs	r3, r3, r2
   83c24:	ebc2 0808 	rsb	r8, r2, r8
   83c28:	60b3      	str	r3, [r6, #8]
   83c2a:	2b00      	cmp	r3, #0
   83c2c:	d0c6      	beq.n	83bbc <__sfvwrite_r+0x5c>
   83c2e:	89a3      	ldrh	r3, [r4, #12]
   83c30:	f1b8 0f00 	cmp.w	r8, #0
   83c34:	d1db      	bne.n	83bee <__sfvwrite_r+0x8e>
   83c36:	f8d5 a000 	ldr.w	sl, [r5]
   83c3a:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83c3e:	3508      	adds	r5, #8
   83c40:	e7d2      	b.n	83be8 <__sfvwrite_r+0x88>
   83c42:	f8d5 a000 	ldr.w	sl, [r5]
   83c46:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83c4a:	3508      	adds	r5, #8
   83c4c:	e7a0      	b.n	83b90 <__sfvwrite_r+0x30>
   83c4e:	4648      	mov	r0, r9
   83c50:	4621      	mov	r1, r4
   83c52:	f7ff fdb9 	bl	837c8 <_fflush_r>
   83c56:	2800      	cmp	r0, #0
   83c58:	d059      	beq.n	83d0e <__sfvwrite_r+0x1ae>
   83c5a:	89a3      	ldrh	r3, [r4, #12]
   83c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83c60:	f04f 30ff 	mov.w	r0, #4294967295
   83c64:	81a3      	strh	r3, [r4, #12]
   83c66:	b003      	add	sp, #12
   83c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c6c:	4692      	mov	sl, r2
   83c6e:	9201      	str	r2, [sp, #4]
   83c70:	4693      	mov	fp, r2
   83c72:	4690      	mov	r8, r2
   83c74:	f1b8 0f00 	cmp.w	r8, #0
   83c78:	d02b      	beq.n	83cd2 <__sfvwrite_r+0x172>
   83c7a:	9f01      	ldr	r7, [sp, #4]
   83c7c:	2f00      	cmp	r7, #0
   83c7e:	d064      	beq.n	83d4a <__sfvwrite_r+0x1ea>
   83c80:	6820      	ldr	r0, [r4, #0]
   83c82:	6921      	ldr	r1, [r4, #16]
   83c84:	45c2      	cmp	sl, r8
   83c86:	bf34      	ite	cc
   83c88:	4653      	movcc	r3, sl
   83c8a:	4643      	movcs	r3, r8
   83c8c:	4288      	cmp	r0, r1
   83c8e:	461f      	mov	r7, r3
   83c90:	f8d4 c008 	ldr.w	ip, [r4, #8]
   83c94:	6962      	ldr	r2, [r4, #20]
   83c96:	d903      	bls.n	83ca0 <__sfvwrite_r+0x140>
   83c98:	4494      	add	ip, r2
   83c9a:	4563      	cmp	r3, ip
   83c9c:	f300 80ae 	bgt.w	83dfc <__sfvwrite_r+0x29c>
   83ca0:	4293      	cmp	r3, r2
   83ca2:	db36      	blt.n	83d12 <__sfvwrite_r+0x1b2>
   83ca4:	4613      	mov	r3, r2
   83ca6:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83ca8:	4648      	mov	r0, r9
   83caa:	69e1      	ldr	r1, [r4, #28]
   83cac:	465a      	mov	r2, fp
   83cae:	47b8      	blx	r7
   83cb0:	1e07      	subs	r7, r0, #0
   83cb2:	ddd2      	ble.n	83c5a <__sfvwrite_r+0xfa>
   83cb4:	ebba 0a07 	subs.w	sl, sl, r7
   83cb8:	d03a      	beq.n	83d30 <__sfvwrite_r+0x1d0>
   83cba:	68b3      	ldr	r3, [r6, #8]
   83cbc:	44bb      	add	fp, r7
   83cbe:	1bdb      	subs	r3, r3, r7
   83cc0:	ebc7 0808 	rsb	r8, r7, r8
   83cc4:	60b3      	str	r3, [r6, #8]
   83cc6:	2b00      	cmp	r3, #0
   83cc8:	f43f af78 	beq.w	83bbc <__sfvwrite_r+0x5c>
   83ccc:	f1b8 0f00 	cmp.w	r8, #0
   83cd0:	d1d3      	bne.n	83c7a <__sfvwrite_r+0x11a>
   83cd2:	2700      	movs	r7, #0
   83cd4:	f8d5 b000 	ldr.w	fp, [r5]
   83cd8:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83cdc:	9701      	str	r7, [sp, #4]
   83cde:	3508      	adds	r5, #8
   83ce0:	e7c8      	b.n	83c74 <__sfvwrite_r+0x114>
   83ce2:	6820      	ldr	r0, [r4, #0]
   83ce4:	6923      	ldr	r3, [r4, #16]
   83ce6:	4298      	cmp	r0, r3
   83ce8:	d802      	bhi.n	83cf0 <__sfvwrite_r+0x190>
   83cea:	6963      	ldr	r3, [r4, #20]
   83cec:	4598      	cmp	r8, r3
   83cee:	d272      	bcs.n	83dd6 <__sfvwrite_r+0x276>
   83cf0:	45b8      	cmp	r8, r7
   83cf2:	bf38      	it	cc
   83cf4:	4647      	movcc	r7, r8
   83cf6:	463a      	mov	r2, r7
   83cf8:	4651      	mov	r1, sl
   83cfa:	f000 fc3f 	bl	8457c <memmove>
   83cfe:	68a3      	ldr	r3, [r4, #8]
   83d00:	6822      	ldr	r2, [r4, #0]
   83d02:	1bdb      	subs	r3, r3, r7
   83d04:	443a      	add	r2, r7
   83d06:	60a3      	str	r3, [r4, #8]
   83d08:	6022      	str	r2, [r4, #0]
   83d0a:	2b00      	cmp	r3, #0
   83d0c:	d09f      	beq.n	83c4e <__sfvwrite_r+0xee>
   83d0e:	463a      	mov	r2, r7
   83d10:	e785      	b.n	83c1e <__sfvwrite_r+0xbe>
   83d12:	461a      	mov	r2, r3
   83d14:	4659      	mov	r1, fp
   83d16:	9300      	str	r3, [sp, #0]
   83d18:	f000 fc30 	bl	8457c <memmove>
   83d1c:	9b00      	ldr	r3, [sp, #0]
   83d1e:	68a1      	ldr	r1, [r4, #8]
   83d20:	6822      	ldr	r2, [r4, #0]
   83d22:	1ac9      	subs	r1, r1, r3
   83d24:	ebba 0a07 	subs.w	sl, sl, r7
   83d28:	4413      	add	r3, r2
   83d2a:	60a1      	str	r1, [r4, #8]
   83d2c:	6023      	str	r3, [r4, #0]
   83d2e:	d1c4      	bne.n	83cba <__sfvwrite_r+0x15a>
   83d30:	4648      	mov	r0, r9
   83d32:	4621      	mov	r1, r4
   83d34:	f7ff fd48 	bl	837c8 <_fflush_r>
   83d38:	2800      	cmp	r0, #0
   83d3a:	d18e      	bne.n	83c5a <__sfvwrite_r+0xfa>
   83d3c:	f8cd a004 	str.w	sl, [sp, #4]
   83d40:	e7bb      	b.n	83cba <__sfvwrite_r+0x15a>
   83d42:	6820      	ldr	r0, [r4, #0]
   83d44:	4647      	mov	r7, r8
   83d46:	46c3      	mov	fp, r8
   83d48:	e75d      	b.n	83c06 <__sfvwrite_r+0xa6>
   83d4a:	4658      	mov	r0, fp
   83d4c:	210a      	movs	r1, #10
   83d4e:	4642      	mov	r2, r8
   83d50:	f000 fbca 	bl	844e8 <memchr>
   83d54:	2800      	cmp	r0, #0
   83d56:	d07f      	beq.n	83e58 <__sfvwrite_r+0x2f8>
   83d58:	f100 0a01 	add.w	sl, r0, #1
   83d5c:	2701      	movs	r7, #1
   83d5e:	ebcb 0a0a 	rsb	sl, fp, sl
   83d62:	9701      	str	r7, [sp, #4]
   83d64:	e78c      	b.n	83c80 <__sfvwrite_r+0x120>
   83d66:	6822      	ldr	r2, [r4, #0]
   83d68:	6921      	ldr	r1, [r4, #16]
   83d6a:	6967      	ldr	r7, [r4, #20]
   83d6c:	ebc1 0c02 	rsb	ip, r1, r2
   83d70:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   83d74:	f10c 0201 	add.w	r2, ip, #1
   83d78:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   83d7c:	4442      	add	r2, r8
   83d7e:	107f      	asrs	r7, r7, #1
   83d80:	4297      	cmp	r7, r2
   83d82:	bf34      	ite	cc
   83d84:	4617      	movcc	r7, r2
   83d86:	463a      	movcs	r2, r7
   83d88:	055b      	lsls	r3, r3, #21
   83d8a:	d54f      	bpl.n	83e2c <__sfvwrite_r+0x2cc>
   83d8c:	4611      	mov	r1, r2
   83d8e:	4648      	mov	r0, r9
   83d90:	f8cd c000 	str.w	ip, [sp]
   83d94:	f000 f90c 	bl	83fb0 <_malloc_r>
   83d98:	f8dd c000 	ldr.w	ip, [sp]
   83d9c:	4683      	mov	fp, r0
   83d9e:	2800      	cmp	r0, #0
   83da0:	d062      	beq.n	83e68 <__sfvwrite_r+0x308>
   83da2:	4662      	mov	r2, ip
   83da4:	6921      	ldr	r1, [r4, #16]
   83da6:	f8cd c000 	str.w	ip, [sp]
   83daa:	f7ff fa15 	bl	831d8 <memcpy>
   83dae:	89a2      	ldrh	r2, [r4, #12]
   83db0:	f8dd c000 	ldr.w	ip, [sp]
   83db4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   83db8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   83dbc:	81a2      	strh	r2, [r4, #12]
   83dbe:	eb0b 000c 	add.w	r0, fp, ip
   83dc2:	ebcc 0207 	rsb	r2, ip, r7
   83dc6:	f8c4 b010 	str.w	fp, [r4, #16]
   83dca:	6167      	str	r7, [r4, #20]
   83dcc:	6020      	str	r0, [r4, #0]
   83dce:	60a2      	str	r2, [r4, #8]
   83dd0:	4647      	mov	r7, r8
   83dd2:	46c3      	mov	fp, r8
   83dd4:	e717      	b.n	83c06 <__sfvwrite_r+0xa6>
   83dd6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83dda:	4590      	cmp	r8, r2
   83ddc:	bf38      	it	cc
   83dde:	4642      	movcc	r2, r8
   83de0:	fb92 f2f3 	sdiv	r2, r2, r3
   83de4:	fb02 f303 	mul.w	r3, r2, r3
   83de8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83dea:	4648      	mov	r0, r9
   83dec:	69e1      	ldr	r1, [r4, #28]
   83dee:	4652      	mov	r2, sl
   83df0:	47b8      	blx	r7
   83df2:	2800      	cmp	r0, #0
   83df4:	f77f af31 	ble.w	83c5a <__sfvwrite_r+0xfa>
   83df8:	4602      	mov	r2, r0
   83dfa:	e710      	b.n	83c1e <__sfvwrite_r+0xbe>
   83dfc:	4662      	mov	r2, ip
   83dfe:	4659      	mov	r1, fp
   83e00:	f8cd c000 	str.w	ip, [sp]
   83e04:	f000 fbba 	bl	8457c <memmove>
   83e08:	f8dd c000 	ldr.w	ip, [sp]
   83e0c:	6823      	ldr	r3, [r4, #0]
   83e0e:	4648      	mov	r0, r9
   83e10:	4463      	add	r3, ip
   83e12:	6023      	str	r3, [r4, #0]
   83e14:	4621      	mov	r1, r4
   83e16:	f8cd c000 	str.w	ip, [sp]
   83e1a:	f7ff fcd5 	bl	837c8 <_fflush_r>
   83e1e:	f8dd c000 	ldr.w	ip, [sp]
   83e22:	2800      	cmp	r0, #0
   83e24:	f47f af19 	bne.w	83c5a <__sfvwrite_r+0xfa>
   83e28:	4667      	mov	r7, ip
   83e2a:	e743      	b.n	83cb4 <__sfvwrite_r+0x154>
   83e2c:	4648      	mov	r0, r9
   83e2e:	f8cd c000 	str.w	ip, [sp]
   83e32:	f000 fc0d 	bl	84650 <_realloc_r>
   83e36:	f8dd c000 	ldr.w	ip, [sp]
   83e3a:	4683      	mov	fp, r0
   83e3c:	2800      	cmp	r0, #0
   83e3e:	d1be      	bne.n	83dbe <__sfvwrite_r+0x25e>
   83e40:	4648      	mov	r0, r9
   83e42:	6921      	ldr	r1, [r4, #16]
   83e44:	f7ff fdc0 	bl	839c8 <_free_r>
   83e48:	89a3      	ldrh	r3, [r4, #12]
   83e4a:	220c      	movs	r2, #12
   83e4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   83e50:	b29b      	uxth	r3, r3
   83e52:	f8c9 2000 	str.w	r2, [r9]
   83e56:	e701      	b.n	83c5c <__sfvwrite_r+0xfc>
   83e58:	2701      	movs	r7, #1
   83e5a:	f108 0a01 	add.w	sl, r8, #1
   83e5e:	9701      	str	r7, [sp, #4]
   83e60:	e70e      	b.n	83c80 <__sfvwrite_r+0x120>
   83e62:	f04f 30ff 	mov.w	r0, #4294967295
   83e66:	e6aa      	b.n	83bbe <__sfvwrite_r+0x5e>
   83e68:	230c      	movs	r3, #12
   83e6a:	f8c9 3000 	str.w	r3, [r9]
   83e6e:	89a3      	ldrh	r3, [r4, #12]
   83e70:	e6f4      	b.n	83c5c <__sfvwrite_r+0xfc>
   83e72:	bf00      	nop
   83e74:	7ffffc00 	.word	0x7ffffc00

00083e78 <_fwalk>:
   83e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83e7c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   83e80:	4688      	mov	r8, r1
   83e82:	d019      	beq.n	83eb8 <_fwalk+0x40>
   83e84:	2600      	movs	r6, #0
   83e86:	687d      	ldr	r5, [r7, #4]
   83e88:	68bc      	ldr	r4, [r7, #8]
   83e8a:	3d01      	subs	r5, #1
   83e8c:	d40e      	bmi.n	83eac <_fwalk+0x34>
   83e8e:	89a3      	ldrh	r3, [r4, #12]
   83e90:	3d01      	subs	r5, #1
   83e92:	2b01      	cmp	r3, #1
   83e94:	d906      	bls.n	83ea4 <_fwalk+0x2c>
   83e96:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83e9a:	4620      	mov	r0, r4
   83e9c:	3301      	adds	r3, #1
   83e9e:	d001      	beq.n	83ea4 <_fwalk+0x2c>
   83ea0:	47c0      	blx	r8
   83ea2:	4306      	orrs	r6, r0
   83ea4:	1c6b      	adds	r3, r5, #1
   83ea6:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83eaa:	d1f0      	bne.n	83e8e <_fwalk+0x16>
   83eac:	683f      	ldr	r7, [r7, #0]
   83eae:	2f00      	cmp	r7, #0
   83eb0:	d1e9      	bne.n	83e86 <_fwalk+0xe>
   83eb2:	4630      	mov	r0, r6
   83eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83eb8:	463e      	mov	r6, r7
   83eba:	4630      	mov	r0, r6
   83ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00083ec0 <__smakebuf_r>:
   83ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
   83ec2:	898b      	ldrh	r3, [r1, #12]
   83ec4:	b091      	sub	sp, #68	; 0x44
   83ec6:	b29a      	uxth	r2, r3
   83ec8:	0796      	lsls	r6, r2, #30
   83eca:	460c      	mov	r4, r1
   83ecc:	4605      	mov	r5, r0
   83ece:	d437      	bmi.n	83f40 <__smakebuf_r+0x80>
   83ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83ed4:	2900      	cmp	r1, #0
   83ed6:	db17      	blt.n	83f08 <__smakebuf_r+0x48>
   83ed8:	aa01      	add	r2, sp, #4
   83eda:	f000 feaf 	bl	84c3c <_fstat_r>
   83ede:	2800      	cmp	r0, #0
   83ee0:	db10      	blt.n	83f04 <__smakebuf_r+0x44>
   83ee2:	9b02      	ldr	r3, [sp, #8]
   83ee4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   83ee8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   83eec:	424f      	negs	r7, r1
   83eee:	414f      	adcs	r7, r1
   83ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   83ef4:	d02c      	beq.n	83f50 <__smakebuf_r+0x90>
   83ef6:	89a3      	ldrh	r3, [r4, #12]
   83ef8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83efc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83f00:	81a3      	strh	r3, [r4, #12]
   83f02:	e00b      	b.n	83f1c <__smakebuf_r+0x5c>
   83f04:	89a3      	ldrh	r3, [r4, #12]
   83f06:	b29a      	uxth	r2, r3
   83f08:	f012 0f80 	tst.w	r2, #128	; 0x80
   83f0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83f10:	81a3      	strh	r3, [r4, #12]
   83f12:	bf14      	ite	ne
   83f14:	2640      	movne	r6, #64	; 0x40
   83f16:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   83f1a:	2700      	movs	r7, #0
   83f1c:	4628      	mov	r0, r5
   83f1e:	4631      	mov	r1, r6
   83f20:	f000 f846 	bl	83fb0 <_malloc_r>
   83f24:	89a3      	ldrh	r3, [r4, #12]
   83f26:	2800      	cmp	r0, #0
   83f28:	d029      	beq.n	83f7e <__smakebuf_r+0xbe>
   83f2a:	4a1b      	ldr	r2, [pc, #108]	; (83f98 <__smakebuf_r+0xd8>)
   83f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83f30:	63ea      	str	r2, [r5, #60]	; 0x3c
   83f32:	81a3      	strh	r3, [r4, #12]
   83f34:	6020      	str	r0, [r4, #0]
   83f36:	6120      	str	r0, [r4, #16]
   83f38:	6166      	str	r6, [r4, #20]
   83f3a:	b9a7      	cbnz	r7, 83f66 <__smakebuf_r+0xa6>
   83f3c:	b011      	add	sp, #68	; 0x44
   83f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83f40:	f101 0343 	add.w	r3, r1, #67	; 0x43
   83f44:	2201      	movs	r2, #1
   83f46:	600b      	str	r3, [r1, #0]
   83f48:	610b      	str	r3, [r1, #16]
   83f4a:	614a      	str	r2, [r1, #20]
   83f4c:	b011      	add	sp, #68	; 0x44
   83f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83f50:	4a12      	ldr	r2, [pc, #72]	; (83f9c <__smakebuf_r+0xdc>)
   83f52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   83f54:	4293      	cmp	r3, r2
   83f56:	d1ce      	bne.n	83ef6 <__smakebuf_r+0x36>
   83f58:	89a3      	ldrh	r3, [r4, #12]
   83f5a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83f5e:	4333      	orrs	r3, r6
   83f60:	81a3      	strh	r3, [r4, #12]
   83f62:	64e6      	str	r6, [r4, #76]	; 0x4c
   83f64:	e7da      	b.n	83f1c <__smakebuf_r+0x5c>
   83f66:	4628      	mov	r0, r5
   83f68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83f6c:	f000 fe7a 	bl	84c64 <_isatty_r>
   83f70:	2800      	cmp	r0, #0
   83f72:	d0e3      	beq.n	83f3c <__smakebuf_r+0x7c>
   83f74:	89a3      	ldrh	r3, [r4, #12]
   83f76:	f043 0301 	orr.w	r3, r3, #1
   83f7a:	81a3      	strh	r3, [r4, #12]
   83f7c:	e7de      	b.n	83f3c <__smakebuf_r+0x7c>
   83f7e:	059a      	lsls	r2, r3, #22
   83f80:	d4dc      	bmi.n	83f3c <__smakebuf_r+0x7c>
   83f82:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83f86:	f043 0302 	orr.w	r3, r3, #2
   83f8a:	2101      	movs	r1, #1
   83f8c:	81a3      	strh	r3, [r4, #12]
   83f8e:	6022      	str	r2, [r4, #0]
   83f90:	6122      	str	r2, [r4, #16]
   83f92:	6161      	str	r1, [r4, #20]
   83f94:	e7d2      	b.n	83f3c <__smakebuf_r+0x7c>
   83f96:	bf00      	nop
   83f98:	000837f5 	.word	0x000837f5
   83f9c:	00084a91 	.word	0x00084a91

00083fa0 <malloc>:
   83fa0:	4b02      	ldr	r3, [pc, #8]	; (83fac <malloc+0xc>)
   83fa2:	4601      	mov	r1, r0
   83fa4:	6818      	ldr	r0, [r3, #0]
   83fa6:	f000 b803 	b.w	83fb0 <_malloc_r>
   83faa:	bf00      	nop
   83fac:	20070590 	.word	0x20070590

00083fb0 <_malloc_r>:
   83fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83fb4:	f101 050b 	add.w	r5, r1, #11
   83fb8:	2d16      	cmp	r5, #22
   83fba:	b083      	sub	sp, #12
   83fbc:	4606      	mov	r6, r0
   83fbe:	d927      	bls.n	84010 <_malloc_r+0x60>
   83fc0:	f035 0507 	bics.w	r5, r5, #7
   83fc4:	d427      	bmi.n	84016 <_malloc_r+0x66>
   83fc6:	42a9      	cmp	r1, r5
   83fc8:	d825      	bhi.n	84016 <_malloc_r+0x66>
   83fca:	4630      	mov	r0, r6
   83fcc:	f000 fb3c 	bl	84648 <__malloc_lock>
   83fd0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   83fd4:	d226      	bcs.n	84024 <_malloc_r+0x74>
   83fd6:	4fc1      	ldr	r7, [pc, #772]	; (842dc <_malloc_r+0x32c>)
   83fd8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   83fdc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   83fe0:	68dc      	ldr	r4, [r3, #12]
   83fe2:	429c      	cmp	r4, r3
   83fe4:	f000 81d2 	beq.w	8438c <_malloc_r+0x3dc>
   83fe8:	6863      	ldr	r3, [r4, #4]
   83fea:	68e2      	ldr	r2, [r4, #12]
   83fec:	f023 0303 	bic.w	r3, r3, #3
   83ff0:	4423      	add	r3, r4
   83ff2:	6858      	ldr	r0, [r3, #4]
   83ff4:	68a1      	ldr	r1, [r4, #8]
   83ff6:	f040 0501 	orr.w	r5, r0, #1
   83ffa:	60ca      	str	r2, [r1, #12]
   83ffc:	4630      	mov	r0, r6
   83ffe:	6091      	str	r1, [r2, #8]
   84000:	605d      	str	r5, [r3, #4]
   84002:	f000 fb23 	bl	8464c <__malloc_unlock>
   84006:	3408      	adds	r4, #8
   84008:	4620      	mov	r0, r4
   8400a:	b003      	add	sp, #12
   8400c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84010:	2510      	movs	r5, #16
   84012:	42a9      	cmp	r1, r5
   84014:	d9d9      	bls.n	83fca <_malloc_r+0x1a>
   84016:	2400      	movs	r4, #0
   84018:	230c      	movs	r3, #12
   8401a:	4620      	mov	r0, r4
   8401c:	6033      	str	r3, [r6, #0]
   8401e:	b003      	add	sp, #12
   84020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84024:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   84028:	f000 8089 	beq.w	8413e <_malloc_r+0x18e>
   8402c:	f1bc 0f04 	cmp.w	ip, #4
   84030:	f200 8160 	bhi.w	842f4 <_malloc_r+0x344>
   84034:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   84038:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8403c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84040:	4fa6      	ldr	r7, [pc, #664]	; (842dc <_malloc_r+0x32c>)
   84042:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   84046:	68cc      	ldr	r4, [r1, #12]
   84048:	42a1      	cmp	r1, r4
   8404a:	d105      	bne.n	84058 <_malloc_r+0xa8>
   8404c:	e00c      	b.n	84068 <_malloc_r+0xb8>
   8404e:	2b00      	cmp	r3, #0
   84050:	da79      	bge.n	84146 <_malloc_r+0x196>
   84052:	68e4      	ldr	r4, [r4, #12]
   84054:	42a1      	cmp	r1, r4
   84056:	d007      	beq.n	84068 <_malloc_r+0xb8>
   84058:	6862      	ldr	r2, [r4, #4]
   8405a:	f022 0203 	bic.w	r2, r2, #3
   8405e:	1b53      	subs	r3, r2, r5
   84060:	2b0f      	cmp	r3, #15
   84062:	ddf4      	ble.n	8404e <_malloc_r+0x9e>
   84064:	f10c 3cff 	add.w	ip, ip, #4294967295
   84068:	f10c 0c01 	add.w	ip, ip, #1
   8406c:	4b9b      	ldr	r3, [pc, #620]	; (842dc <_malloc_r+0x32c>)
   8406e:	693c      	ldr	r4, [r7, #16]
   84070:	f103 0e08 	add.w	lr, r3, #8
   84074:	4574      	cmp	r4, lr
   84076:	f000 817e 	beq.w	84376 <_malloc_r+0x3c6>
   8407a:	6861      	ldr	r1, [r4, #4]
   8407c:	f021 0103 	bic.w	r1, r1, #3
   84080:	1b4a      	subs	r2, r1, r5
   84082:	2a0f      	cmp	r2, #15
   84084:	f300 8164 	bgt.w	84350 <_malloc_r+0x3a0>
   84088:	2a00      	cmp	r2, #0
   8408a:	f8c3 e014 	str.w	lr, [r3, #20]
   8408e:	f8c3 e010 	str.w	lr, [r3, #16]
   84092:	da69      	bge.n	84168 <_malloc_r+0x1b8>
   84094:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84098:	f080 813a 	bcs.w	84310 <_malloc_r+0x360>
   8409c:	08c9      	lsrs	r1, r1, #3
   8409e:	108a      	asrs	r2, r1, #2
   840a0:	f04f 0801 	mov.w	r8, #1
   840a4:	fa08 f802 	lsl.w	r8, r8, r2
   840a8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   840ac:	685a      	ldr	r2, [r3, #4]
   840ae:	6888      	ldr	r0, [r1, #8]
   840b0:	ea48 0202 	orr.w	r2, r8, r2
   840b4:	60a0      	str	r0, [r4, #8]
   840b6:	60e1      	str	r1, [r4, #12]
   840b8:	605a      	str	r2, [r3, #4]
   840ba:	608c      	str	r4, [r1, #8]
   840bc:	60c4      	str	r4, [r0, #12]
   840be:	ea4f 03ac 	mov.w	r3, ip, asr #2
   840c2:	2001      	movs	r0, #1
   840c4:	4098      	lsls	r0, r3
   840c6:	4290      	cmp	r0, r2
   840c8:	d85b      	bhi.n	84182 <_malloc_r+0x1d2>
   840ca:	4202      	tst	r2, r0
   840cc:	d106      	bne.n	840dc <_malloc_r+0x12c>
   840ce:	f02c 0c03 	bic.w	ip, ip, #3
   840d2:	0040      	lsls	r0, r0, #1
   840d4:	4202      	tst	r2, r0
   840d6:	f10c 0c04 	add.w	ip, ip, #4
   840da:	d0fa      	beq.n	840d2 <_malloc_r+0x122>
   840dc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   840e0:	4644      	mov	r4, r8
   840e2:	46e1      	mov	r9, ip
   840e4:	68e3      	ldr	r3, [r4, #12]
   840e6:	429c      	cmp	r4, r3
   840e8:	d107      	bne.n	840fa <_malloc_r+0x14a>
   840ea:	e146      	b.n	8437a <_malloc_r+0x3ca>
   840ec:	2a00      	cmp	r2, #0
   840ee:	f280 8157 	bge.w	843a0 <_malloc_r+0x3f0>
   840f2:	68db      	ldr	r3, [r3, #12]
   840f4:	429c      	cmp	r4, r3
   840f6:	f000 8140 	beq.w	8437a <_malloc_r+0x3ca>
   840fa:	6859      	ldr	r1, [r3, #4]
   840fc:	f021 0103 	bic.w	r1, r1, #3
   84100:	1b4a      	subs	r2, r1, r5
   84102:	2a0f      	cmp	r2, #15
   84104:	ddf2      	ble.n	840ec <_malloc_r+0x13c>
   84106:	461c      	mov	r4, r3
   84108:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8410c:	68d9      	ldr	r1, [r3, #12]
   8410e:	f045 0901 	orr.w	r9, r5, #1
   84112:	f042 0801 	orr.w	r8, r2, #1
   84116:	441d      	add	r5, r3
   84118:	f8c3 9004 	str.w	r9, [r3, #4]
   8411c:	4630      	mov	r0, r6
   8411e:	f8cc 100c 	str.w	r1, [ip, #12]
   84122:	f8c1 c008 	str.w	ip, [r1, #8]
   84126:	617d      	str	r5, [r7, #20]
   84128:	613d      	str	r5, [r7, #16]
   8412a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8412e:	f8c5 e008 	str.w	lr, [r5, #8]
   84132:	f8c5 8004 	str.w	r8, [r5, #4]
   84136:	50aa      	str	r2, [r5, r2]
   84138:	f000 fa88 	bl	8464c <__malloc_unlock>
   8413c:	e764      	b.n	84008 <_malloc_r+0x58>
   8413e:	217e      	movs	r1, #126	; 0x7e
   84140:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84144:	e77c      	b.n	84040 <_malloc_r+0x90>
   84146:	4422      	add	r2, r4
   84148:	6850      	ldr	r0, [r2, #4]
   8414a:	68e3      	ldr	r3, [r4, #12]
   8414c:	68a1      	ldr	r1, [r4, #8]
   8414e:	f040 0501 	orr.w	r5, r0, #1
   84152:	60cb      	str	r3, [r1, #12]
   84154:	4630      	mov	r0, r6
   84156:	6099      	str	r1, [r3, #8]
   84158:	6055      	str	r5, [r2, #4]
   8415a:	f000 fa77 	bl	8464c <__malloc_unlock>
   8415e:	3408      	adds	r4, #8
   84160:	4620      	mov	r0, r4
   84162:	b003      	add	sp, #12
   84164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84168:	4421      	add	r1, r4
   8416a:	684b      	ldr	r3, [r1, #4]
   8416c:	4630      	mov	r0, r6
   8416e:	f043 0301 	orr.w	r3, r3, #1
   84172:	604b      	str	r3, [r1, #4]
   84174:	f000 fa6a 	bl	8464c <__malloc_unlock>
   84178:	3408      	adds	r4, #8
   8417a:	4620      	mov	r0, r4
   8417c:	b003      	add	sp, #12
   8417e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84182:	68bc      	ldr	r4, [r7, #8]
   84184:	6863      	ldr	r3, [r4, #4]
   84186:	f023 0903 	bic.w	r9, r3, #3
   8418a:	45a9      	cmp	r9, r5
   8418c:	d304      	bcc.n	84198 <_malloc_r+0x1e8>
   8418e:	ebc5 0309 	rsb	r3, r5, r9
   84192:	2b0f      	cmp	r3, #15
   84194:	f300 8091 	bgt.w	842ba <_malloc_r+0x30a>
   84198:	4b51      	ldr	r3, [pc, #324]	; (842e0 <_malloc_r+0x330>)
   8419a:	4a52      	ldr	r2, [pc, #328]	; (842e4 <_malloc_r+0x334>)
   8419c:	6819      	ldr	r1, [r3, #0]
   8419e:	6813      	ldr	r3, [r2, #0]
   841a0:	eb05 0a01 	add.w	sl, r5, r1
   841a4:	3301      	adds	r3, #1
   841a6:	eb04 0b09 	add.w	fp, r4, r9
   841aa:	f000 8161 	beq.w	84470 <_malloc_r+0x4c0>
   841ae:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   841b2:	f10a 0a0f 	add.w	sl, sl, #15
   841b6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   841ba:	f02a 0a0f 	bic.w	sl, sl, #15
   841be:	4630      	mov	r0, r6
   841c0:	4651      	mov	r1, sl
   841c2:	9201      	str	r2, [sp, #4]
   841c4:	f000 fc24 	bl	84a10 <_sbrk_r>
   841c8:	f1b0 3fff 	cmp.w	r0, #4294967295
   841cc:	4680      	mov	r8, r0
   841ce:	9a01      	ldr	r2, [sp, #4]
   841d0:	f000 8101 	beq.w	843d6 <_malloc_r+0x426>
   841d4:	4583      	cmp	fp, r0
   841d6:	f200 80fb 	bhi.w	843d0 <_malloc_r+0x420>
   841da:	f8df c114 	ldr.w	ip, [pc, #276]	; 842f0 <_malloc_r+0x340>
   841de:	45c3      	cmp	fp, r8
   841e0:	f8dc 3000 	ldr.w	r3, [ip]
   841e4:	4453      	add	r3, sl
   841e6:	f8cc 3000 	str.w	r3, [ip]
   841ea:	f000 814a 	beq.w	84482 <_malloc_r+0x4d2>
   841ee:	6812      	ldr	r2, [r2, #0]
   841f0:	493c      	ldr	r1, [pc, #240]	; (842e4 <_malloc_r+0x334>)
   841f2:	3201      	adds	r2, #1
   841f4:	bf1b      	ittet	ne
   841f6:	ebcb 0b08 	rsbne	fp, fp, r8
   841fa:	445b      	addne	r3, fp
   841fc:	f8c1 8000 	streq.w	r8, [r1]
   84200:	f8cc 3000 	strne.w	r3, [ip]
   84204:	f018 0307 	ands.w	r3, r8, #7
   84208:	f000 8114 	beq.w	84434 <_malloc_r+0x484>
   8420c:	f1c3 0208 	rsb	r2, r3, #8
   84210:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   84214:	4490      	add	r8, r2
   84216:	3308      	adds	r3, #8
   84218:	44c2      	add	sl, r8
   8421a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8421e:	ebca 0a03 	rsb	sl, sl, r3
   84222:	4651      	mov	r1, sl
   84224:	4630      	mov	r0, r6
   84226:	f8cd c004 	str.w	ip, [sp, #4]
   8422a:	f000 fbf1 	bl	84a10 <_sbrk_r>
   8422e:	1c43      	adds	r3, r0, #1
   84230:	f8dd c004 	ldr.w	ip, [sp, #4]
   84234:	f000 8135 	beq.w	844a2 <_malloc_r+0x4f2>
   84238:	ebc8 0200 	rsb	r2, r8, r0
   8423c:	4452      	add	r2, sl
   8423e:	f042 0201 	orr.w	r2, r2, #1
   84242:	f8dc 3000 	ldr.w	r3, [ip]
   84246:	42bc      	cmp	r4, r7
   84248:	4453      	add	r3, sl
   8424a:	f8c7 8008 	str.w	r8, [r7, #8]
   8424e:	f8cc 3000 	str.w	r3, [ip]
   84252:	f8c8 2004 	str.w	r2, [r8, #4]
   84256:	f8df a098 	ldr.w	sl, [pc, #152]	; 842f0 <_malloc_r+0x340>
   8425a:	d015      	beq.n	84288 <_malloc_r+0x2d8>
   8425c:	f1b9 0f0f 	cmp.w	r9, #15
   84260:	f240 80eb 	bls.w	8443a <_malloc_r+0x48a>
   84264:	6861      	ldr	r1, [r4, #4]
   84266:	f1a9 020c 	sub.w	r2, r9, #12
   8426a:	f022 0207 	bic.w	r2, r2, #7
   8426e:	f001 0101 	and.w	r1, r1, #1
   84272:	ea42 0e01 	orr.w	lr, r2, r1
   84276:	2005      	movs	r0, #5
   84278:	18a1      	adds	r1, r4, r2
   8427a:	2a0f      	cmp	r2, #15
   8427c:	f8c4 e004 	str.w	lr, [r4, #4]
   84280:	6048      	str	r0, [r1, #4]
   84282:	6088      	str	r0, [r1, #8]
   84284:	f200 8111 	bhi.w	844aa <_malloc_r+0x4fa>
   84288:	4a17      	ldr	r2, [pc, #92]	; (842e8 <_malloc_r+0x338>)
   8428a:	68bc      	ldr	r4, [r7, #8]
   8428c:	6811      	ldr	r1, [r2, #0]
   8428e:	428b      	cmp	r3, r1
   84290:	bf88      	it	hi
   84292:	6013      	strhi	r3, [r2, #0]
   84294:	4a15      	ldr	r2, [pc, #84]	; (842ec <_malloc_r+0x33c>)
   84296:	6811      	ldr	r1, [r2, #0]
   84298:	428b      	cmp	r3, r1
   8429a:	bf88      	it	hi
   8429c:	6013      	strhi	r3, [r2, #0]
   8429e:	6862      	ldr	r2, [r4, #4]
   842a0:	f022 0203 	bic.w	r2, r2, #3
   842a4:	4295      	cmp	r5, r2
   842a6:	ebc5 0302 	rsb	r3, r5, r2
   842aa:	d801      	bhi.n	842b0 <_malloc_r+0x300>
   842ac:	2b0f      	cmp	r3, #15
   842ae:	dc04      	bgt.n	842ba <_malloc_r+0x30a>
   842b0:	4630      	mov	r0, r6
   842b2:	f000 f9cb 	bl	8464c <__malloc_unlock>
   842b6:	2400      	movs	r4, #0
   842b8:	e6a6      	b.n	84008 <_malloc_r+0x58>
   842ba:	f045 0201 	orr.w	r2, r5, #1
   842be:	f043 0301 	orr.w	r3, r3, #1
   842c2:	4425      	add	r5, r4
   842c4:	6062      	str	r2, [r4, #4]
   842c6:	4630      	mov	r0, r6
   842c8:	60bd      	str	r5, [r7, #8]
   842ca:	606b      	str	r3, [r5, #4]
   842cc:	f000 f9be 	bl	8464c <__malloc_unlock>
   842d0:	3408      	adds	r4, #8
   842d2:	4620      	mov	r0, r4
   842d4:	b003      	add	sp, #12
   842d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   842da:	bf00      	nop
   842dc:	20070594 	.word	0x20070594
   842e0:	20078cb0 	.word	0x20078cb0
   842e4:	200709a0 	.word	0x200709a0
   842e8:	20078cac 	.word	0x20078cac
   842ec:	20078ca8 	.word	0x20078ca8
   842f0:	20078cb4 	.word	0x20078cb4
   842f4:	f1bc 0f14 	cmp.w	ip, #20
   842f8:	d961      	bls.n	843be <_malloc_r+0x40e>
   842fa:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   842fe:	f200 808f 	bhi.w	84420 <_malloc_r+0x470>
   84302:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   84306:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8430a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8430e:	e697      	b.n	84040 <_malloc_r+0x90>
   84310:	0a4b      	lsrs	r3, r1, #9
   84312:	2b04      	cmp	r3, #4
   84314:	d958      	bls.n	843c8 <_malloc_r+0x418>
   84316:	2b14      	cmp	r3, #20
   84318:	f200 80ad 	bhi.w	84476 <_malloc_r+0x4c6>
   8431c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   84320:	0050      	lsls	r0, r2, #1
   84322:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   84326:	6883      	ldr	r3, [r0, #8]
   84328:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 844e4 <_malloc_r+0x534>
   8432c:	4283      	cmp	r3, r0
   8432e:	f000 808a 	beq.w	84446 <_malloc_r+0x496>
   84332:	685a      	ldr	r2, [r3, #4]
   84334:	f022 0203 	bic.w	r2, r2, #3
   84338:	4291      	cmp	r1, r2
   8433a:	d202      	bcs.n	84342 <_malloc_r+0x392>
   8433c:	689b      	ldr	r3, [r3, #8]
   8433e:	4298      	cmp	r0, r3
   84340:	d1f7      	bne.n	84332 <_malloc_r+0x382>
   84342:	68d9      	ldr	r1, [r3, #12]
   84344:	687a      	ldr	r2, [r7, #4]
   84346:	60e1      	str	r1, [r4, #12]
   84348:	60a3      	str	r3, [r4, #8]
   8434a:	608c      	str	r4, [r1, #8]
   8434c:	60dc      	str	r4, [r3, #12]
   8434e:	e6b6      	b.n	840be <_malloc_r+0x10e>
   84350:	f045 0701 	orr.w	r7, r5, #1
   84354:	f042 0101 	orr.w	r1, r2, #1
   84358:	4425      	add	r5, r4
   8435a:	6067      	str	r7, [r4, #4]
   8435c:	4630      	mov	r0, r6
   8435e:	615d      	str	r5, [r3, #20]
   84360:	611d      	str	r5, [r3, #16]
   84362:	f8c5 e00c 	str.w	lr, [r5, #12]
   84366:	f8c5 e008 	str.w	lr, [r5, #8]
   8436a:	6069      	str	r1, [r5, #4]
   8436c:	50aa      	str	r2, [r5, r2]
   8436e:	3408      	adds	r4, #8
   84370:	f000 f96c 	bl	8464c <__malloc_unlock>
   84374:	e648      	b.n	84008 <_malloc_r+0x58>
   84376:	685a      	ldr	r2, [r3, #4]
   84378:	e6a1      	b.n	840be <_malloc_r+0x10e>
   8437a:	f109 0901 	add.w	r9, r9, #1
   8437e:	f019 0f03 	tst.w	r9, #3
   84382:	f104 0408 	add.w	r4, r4, #8
   84386:	f47f aead 	bne.w	840e4 <_malloc_r+0x134>
   8438a:	e02d      	b.n	843e8 <_malloc_r+0x438>
   8438c:	f104 0308 	add.w	r3, r4, #8
   84390:	6964      	ldr	r4, [r4, #20]
   84392:	42a3      	cmp	r3, r4
   84394:	bf08      	it	eq
   84396:	f10c 0c02 	addeq.w	ip, ip, #2
   8439a:	f43f ae67 	beq.w	8406c <_malloc_r+0xbc>
   8439e:	e623      	b.n	83fe8 <_malloc_r+0x38>
   843a0:	4419      	add	r1, r3
   843a2:	6848      	ldr	r0, [r1, #4]
   843a4:	461c      	mov	r4, r3
   843a6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   843aa:	68db      	ldr	r3, [r3, #12]
   843ac:	f040 0501 	orr.w	r5, r0, #1
   843b0:	604d      	str	r5, [r1, #4]
   843b2:	4630      	mov	r0, r6
   843b4:	60d3      	str	r3, [r2, #12]
   843b6:	609a      	str	r2, [r3, #8]
   843b8:	f000 f948 	bl	8464c <__malloc_unlock>
   843bc:	e624      	b.n	84008 <_malloc_r+0x58>
   843be:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   843c2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   843c6:	e63b      	b.n	84040 <_malloc_r+0x90>
   843c8:	098a      	lsrs	r2, r1, #6
   843ca:	3238      	adds	r2, #56	; 0x38
   843cc:	0050      	lsls	r0, r2, #1
   843ce:	e7a8      	b.n	84322 <_malloc_r+0x372>
   843d0:	42bc      	cmp	r4, r7
   843d2:	f43f af02 	beq.w	841da <_malloc_r+0x22a>
   843d6:	68bc      	ldr	r4, [r7, #8]
   843d8:	6862      	ldr	r2, [r4, #4]
   843da:	f022 0203 	bic.w	r2, r2, #3
   843de:	e761      	b.n	842a4 <_malloc_r+0x2f4>
   843e0:	f8d8 8000 	ldr.w	r8, [r8]
   843e4:	4598      	cmp	r8, r3
   843e6:	d17a      	bne.n	844de <_malloc_r+0x52e>
   843e8:	f01c 0f03 	tst.w	ip, #3
   843ec:	f1a8 0308 	sub.w	r3, r8, #8
   843f0:	f10c 3cff 	add.w	ip, ip, #4294967295
   843f4:	d1f4      	bne.n	843e0 <_malloc_r+0x430>
   843f6:	687b      	ldr	r3, [r7, #4]
   843f8:	ea23 0300 	bic.w	r3, r3, r0
   843fc:	607b      	str	r3, [r7, #4]
   843fe:	0040      	lsls	r0, r0, #1
   84400:	4298      	cmp	r0, r3
   84402:	f63f aebe 	bhi.w	84182 <_malloc_r+0x1d2>
   84406:	2800      	cmp	r0, #0
   84408:	f43f aebb 	beq.w	84182 <_malloc_r+0x1d2>
   8440c:	4203      	tst	r3, r0
   8440e:	46cc      	mov	ip, r9
   84410:	f47f ae64 	bne.w	840dc <_malloc_r+0x12c>
   84414:	0040      	lsls	r0, r0, #1
   84416:	4203      	tst	r3, r0
   84418:	f10c 0c04 	add.w	ip, ip, #4
   8441c:	d0fa      	beq.n	84414 <_malloc_r+0x464>
   8441e:	e65d      	b.n	840dc <_malloc_r+0x12c>
   84420:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   84424:	d819      	bhi.n	8445a <_malloc_r+0x4aa>
   84426:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   8442a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   8442e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84432:	e605      	b.n	84040 <_malloc_r+0x90>
   84434:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   84438:	e6ee      	b.n	84218 <_malloc_r+0x268>
   8443a:	2301      	movs	r3, #1
   8443c:	f8c8 3004 	str.w	r3, [r8, #4]
   84440:	4644      	mov	r4, r8
   84442:	2200      	movs	r2, #0
   84444:	e72e      	b.n	842a4 <_malloc_r+0x2f4>
   84446:	1092      	asrs	r2, r2, #2
   84448:	2001      	movs	r0, #1
   8444a:	4090      	lsls	r0, r2
   8444c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84450:	4619      	mov	r1, r3
   84452:	4302      	orrs	r2, r0
   84454:	f8c8 2004 	str.w	r2, [r8, #4]
   84458:	e775      	b.n	84346 <_malloc_r+0x396>
   8445a:	f240 5354 	movw	r3, #1364	; 0x554
   8445e:	459c      	cmp	ip, r3
   84460:	d81b      	bhi.n	8449a <_malloc_r+0x4ea>
   84462:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   84466:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8446a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8446e:	e5e7      	b.n	84040 <_malloc_r+0x90>
   84470:	f10a 0a10 	add.w	sl, sl, #16
   84474:	e6a3      	b.n	841be <_malloc_r+0x20e>
   84476:	2b54      	cmp	r3, #84	; 0x54
   84478:	d81f      	bhi.n	844ba <_malloc_r+0x50a>
   8447a:	0b0a      	lsrs	r2, r1, #12
   8447c:	326e      	adds	r2, #110	; 0x6e
   8447e:	0050      	lsls	r0, r2, #1
   84480:	e74f      	b.n	84322 <_malloc_r+0x372>
   84482:	f3cb 010b 	ubfx	r1, fp, #0, #12
   84486:	2900      	cmp	r1, #0
   84488:	f47f aeb1 	bne.w	841ee <_malloc_r+0x23e>
   8448c:	eb0a 0109 	add.w	r1, sl, r9
   84490:	68ba      	ldr	r2, [r7, #8]
   84492:	f041 0101 	orr.w	r1, r1, #1
   84496:	6051      	str	r1, [r2, #4]
   84498:	e6f6      	b.n	84288 <_malloc_r+0x2d8>
   8449a:	21fc      	movs	r1, #252	; 0xfc
   8449c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   844a0:	e5ce      	b.n	84040 <_malloc_r+0x90>
   844a2:	2201      	movs	r2, #1
   844a4:	f04f 0a00 	mov.w	sl, #0
   844a8:	e6cb      	b.n	84242 <_malloc_r+0x292>
   844aa:	f104 0108 	add.w	r1, r4, #8
   844ae:	4630      	mov	r0, r6
   844b0:	f7ff fa8a 	bl	839c8 <_free_r>
   844b4:	f8da 3000 	ldr.w	r3, [sl]
   844b8:	e6e6      	b.n	84288 <_malloc_r+0x2d8>
   844ba:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   844be:	d803      	bhi.n	844c8 <_malloc_r+0x518>
   844c0:	0bca      	lsrs	r2, r1, #15
   844c2:	3277      	adds	r2, #119	; 0x77
   844c4:	0050      	lsls	r0, r2, #1
   844c6:	e72c      	b.n	84322 <_malloc_r+0x372>
   844c8:	f240 5254 	movw	r2, #1364	; 0x554
   844cc:	4293      	cmp	r3, r2
   844ce:	d803      	bhi.n	844d8 <_malloc_r+0x528>
   844d0:	0c8a      	lsrs	r2, r1, #18
   844d2:	327c      	adds	r2, #124	; 0x7c
   844d4:	0050      	lsls	r0, r2, #1
   844d6:	e724      	b.n	84322 <_malloc_r+0x372>
   844d8:	20fc      	movs	r0, #252	; 0xfc
   844da:	227e      	movs	r2, #126	; 0x7e
   844dc:	e721      	b.n	84322 <_malloc_r+0x372>
   844de:	687b      	ldr	r3, [r7, #4]
   844e0:	e78d      	b.n	843fe <_malloc_r+0x44e>
   844e2:	bf00      	nop
   844e4:	20070594 	.word	0x20070594

000844e8 <memchr>:
   844e8:	0783      	lsls	r3, r0, #30
   844ea:	b470      	push	{r4, r5, r6}
   844ec:	b2c9      	uxtb	r1, r1
   844ee:	d040      	beq.n	84572 <memchr+0x8a>
   844f0:	1e54      	subs	r4, r2, #1
   844f2:	b32a      	cbz	r2, 84540 <memchr+0x58>
   844f4:	7803      	ldrb	r3, [r0, #0]
   844f6:	428b      	cmp	r3, r1
   844f8:	d023      	beq.n	84542 <memchr+0x5a>
   844fa:	1c43      	adds	r3, r0, #1
   844fc:	e004      	b.n	84508 <memchr+0x20>
   844fe:	b1fc      	cbz	r4, 84540 <memchr+0x58>
   84500:	7805      	ldrb	r5, [r0, #0]
   84502:	4614      	mov	r4, r2
   84504:	428d      	cmp	r5, r1
   84506:	d01c      	beq.n	84542 <memchr+0x5a>
   84508:	f013 0f03 	tst.w	r3, #3
   8450c:	4618      	mov	r0, r3
   8450e:	f104 32ff 	add.w	r2, r4, #4294967295
   84512:	f103 0301 	add.w	r3, r3, #1
   84516:	d1f2      	bne.n	844fe <memchr+0x16>
   84518:	2c03      	cmp	r4, #3
   8451a:	d814      	bhi.n	84546 <memchr+0x5e>
   8451c:	1e65      	subs	r5, r4, #1
   8451e:	b354      	cbz	r4, 84576 <memchr+0x8e>
   84520:	7803      	ldrb	r3, [r0, #0]
   84522:	428b      	cmp	r3, r1
   84524:	d00d      	beq.n	84542 <memchr+0x5a>
   84526:	1c42      	adds	r2, r0, #1
   84528:	2300      	movs	r3, #0
   8452a:	e002      	b.n	84532 <memchr+0x4a>
   8452c:	7804      	ldrb	r4, [r0, #0]
   8452e:	428c      	cmp	r4, r1
   84530:	d007      	beq.n	84542 <memchr+0x5a>
   84532:	42ab      	cmp	r3, r5
   84534:	4610      	mov	r0, r2
   84536:	f103 0301 	add.w	r3, r3, #1
   8453a:	f102 0201 	add.w	r2, r2, #1
   8453e:	d1f5      	bne.n	8452c <memchr+0x44>
   84540:	2000      	movs	r0, #0
   84542:	bc70      	pop	{r4, r5, r6}
   84544:	4770      	bx	lr
   84546:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   8454a:	4603      	mov	r3, r0
   8454c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   84550:	681a      	ldr	r2, [r3, #0]
   84552:	4618      	mov	r0, r3
   84554:	4072      	eors	r2, r6
   84556:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8455a:	ea25 0202 	bic.w	r2, r5, r2
   8455e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84562:	f103 0304 	add.w	r3, r3, #4
   84566:	d1d9      	bne.n	8451c <memchr+0x34>
   84568:	3c04      	subs	r4, #4
   8456a:	2c03      	cmp	r4, #3
   8456c:	4618      	mov	r0, r3
   8456e:	d8ef      	bhi.n	84550 <memchr+0x68>
   84570:	e7d4      	b.n	8451c <memchr+0x34>
   84572:	4614      	mov	r4, r2
   84574:	e7d0      	b.n	84518 <memchr+0x30>
   84576:	4620      	mov	r0, r4
   84578:	e7e3      	b.n	84542 <memchr+0x5a>
   8457a:	bf00      	nop

0008457c <memmove>:
   8457c:	4288      	cmp	r0, r1
   8457e:	b4f0      	push	{r4, r5, r6, r7}
   84580:	d910      	bls.n	845a4 <memmove+0x28>
   84582:	188c      	adds	r4, r1, r2
   84584:	42a0      	cmp	r0, r4
   84586:	d20d      	bcs.n	845a4 <memmove+0x28>
   84588:	1885      	adds	r5, r0, r2
   8458a:	1e53      	subs	r3, r2, #1
   8458c:	b142      	cbz	r2, 845a0 <memmove+0x24>
   8458e:	4621      	mov	r1, r4
   84590:	462a      	mov	r2, r5
   84592:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   84596:	3b01      	subs	r3, #1
   84598:	f802 4d01 	strb.w	r4, [r2, #-1]!
   8459c:	1c5c      	adds	r4, r3, #1
   8459e:	d1f8      	bne.n	84592 <memmove+0x16>
   845a0:	bcf0      	pop	{r4, r5, r6, r7}
   845a2:	4770      	bx	lr
   845a4:	2a0f      	cmp	r2, #15
   845a6:	d944      	bls.n	84632 <memmove+0xb6>
   845a8:	ea40 0301 	orr.w	r3, r0, r1
   845ac:	079b      	lsls	r3, r3, #30
   845ae:	d144      	bne.n	8463a <memmove+0xbe>
   845b0:	f1a2 0710 	sub.w	r7, r2, #16
   845b4:	093f      	lsrs	r7, r7, #4
   845b6:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   845ba:	3610      	adds	r6, #16
   845bc:	460c      	mov	r4, r1
   845be:	4603      	mov	r3, r0
   845c0:	6825      	ldr	r5, [r4, #0]
   845c2:	3310      	adds	r3, #16
   845c4:	f843 5c10 	str.w	r5, [r3, #-16]
   845c8:	6865      	ldr	r5, [r4, #4]
   845ca:	3410      	adds	r4, #16
   845cc:	f843 5c0c 	str.w	r5, [r3, #-12]
   845d0:	f854 5c08 	ldr.w	r5, [r4, #-8]
   845d4:	f843 5c08 	str.w	r5, [r3, #-8]
   845d8:	f854 5c04 	ldr.w	r5, [r4, #-4]
   845dc:	f843 5c04 	str.w	r5, [r3, #-4]
   845e0:	42b3      	cmp	r3, r6
   845e2:	d1ed      	bne.n	845c0 <memmove+0x44>
   845e4:	1c7b      	adds	r3, r7, #1
   845e6:	f002 0c0f 	and.w	ip, r2, #15
   845ea:	011b      	lsls	r3, r3, #4
   845ec:	f1bc 0f03 	cmp.w	ip, #3
   845f0:	4419      	add	r1, r3
   845f2:	4403      	add	r3, r0
   845f4:	d923      	bls.n	8463e <memmove+0xc2>
   845f6:	460e      	mov	r6, r1
   845f8:	461d      	mov	r5, r3
   845fa:	4664      	mov	r4, ip
   845fc:	f856 7b04 	ldr.w	r7, [r6], #4
   84600:	3c04      	subs	r4, #4
   84602:	2c03      	cmp	r4, #3
   84604:	f845 7b04 	str.w	r7, [r5], #4
   84608:	d8f8      	bhi.n	845fc <memmove+0x80>
   8460a:	f1ac 0404 	sub.w	r4, ip, #4
   8460e:	f024 0403 	bic.w	r4, r4, #3
   84612:	3404      	adds	r4, #4
   84614:	f002 0203 	and.w	r2, r2, #3
   84618:	4423      	add	r3, r4
   8461a:	4421      	add	r1, r4
   8461c:	2a00      	cmp	r2, #0
   8461e:	d0bf      	beq.n	845a0 <memmove+0x24>
   84620:	441a      	add	r2, r3
   84622:	f811 4b01 	ldrb.w	r4, [r1], #1
   84626:	f803 4b01 	strb.w	r4, [r3], #1
   8462a:	4293      	cmp	r3, r2
   8462c:	d1f9      	bne.n	84622 <memmove+0xa6>
   8462e:	bcf0      	pop	{r4, r5, r6, r7}
   84630:	4770      	bx	lr
   84632:	4603      	mov	r3, r0
   84634:	2a00      	cmp	r2, #0
   84636:	d1f3      	bne.n	84620 <memmove+0xa4>
   84638:	e7b2      	b.n	845a0 <memmove+0x24>
   8463a:	4603      	mov	r3, r0
   8463c:	e7f0      	b.n	84620 <memmove+0xa4>
   8463e:	4662      	mov	r2, ip
   84640:	2a00      	cmp	r2, #0
   84642:	d1ed      	bne.n	84620 <memmove+0xa4>
   84644:	e7ac      	b.n	845a0 <memmove+0x24>
   84646:	bf00      	nop

00084648 <__malloc_lock>:
   84648:	4770      	bx	lr
   8464a:	bf00      	nop

0008464c <__malloc_unlock>:
   8464c:	4770      	bx	lr
   8464e:	bf00      	nop

00084650 <_realloc_r>:
   84650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84654:	460c      	mov	r4, r1
   84656:	b083      	sub	sp, #12
   84658:	4690      	mov	r8, r2
   8465a:	4681      	mov	r9, r0
   8465c:	2900      	cmp	r1, #0
   8465e:	f000 80ba 	beq.w	847d6 <_realloc_r+0x186>
   84662:	f7ff fff1 	bl	84648 <__malloc_lock>
   84666:	f108 060b 	add.w	r6, r8, #11
   8466a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8466e:	2e16      	cmp	r6, #22
   84670:	f023 0503 	bic.w	r5, r3, #3
   84674:	f1a4 0708 	sub.w	r7, r4, #8
   84678:	d84b      	bhi.n	84712 <_realloc_r+0xc2>
   8467a:	2110      	movs	r1, #16
   8467c:	460e      	mov	r6, r1
   8467e:	45b0      	cmp	r8, r6
   84680:	d84c      	bhi.n	8471c <_realloc_r+0xcc>
   84682:	428d      	cmp	r5, r1
   84684:	da51      	bge.n	8472a <_realloc_r+0xda>
   84686:	f8df b384 	ldr.w	fp, [pc, #900]	; 84a0c <_realloc_r+0x3bc>
   8468a:	1978      	adds	r0, r7, r5
   8468c:	f8db e008 	ldr.w	lr, [fp, #8]
   84690:	4586      	cmp	lr, r0
   84692:	f000 80a6 	beq.w	847e2 <_realloc_r+0x192>
   84696:	6842      	ldr	r2, [r0, #4]
   84698:	f022 0c01 	bic.w	ip, r2, #1
   8469c:	4484      	add	ip, r0
   8469e:	f8dc c004 	ldr.w	ip, [ip, #4]
   846a2:	f01c 0f01 	tst.w	ip, #1
   846a6:	d054      	beq.n	84752 <_realloc_r+0x102>
   846a8:	2200      	movs	r2, #0
   846aa:	4610      	mov	r0, r2
   846ac:	07db      	lsls	r3, r3, #31
   846ae:	d46f      	bmi.n	84790 <_realloc_r+0x140>
   846b0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   846b4:	ebc3 0a07 	rsb	sl, r3, r7
   846b8:	f8da 3004 	ldr.w	r3, [sl, #4]
   846bc:	f023 0303 	bic.w	r3, r3, #3
   846c0:	442b      	add	r3, r5
   846c2:	2800      	cmp	r0, #0
   846c4:	d062      	beq.n	8478c <_realloc_r+0x13c>
   846c6:	4570      	cmp	r0, lr
   846c8:	f000 80e9 	beq.w	8489e <_realloc_r+0x24e>
   846cc:	eb02 0e03 	add.w	lr, r2, r3
   846d0:	458e      	cmp	lr, r1
   846d2:	db5b      	blt.n	8478c <_realloc_r+0x13c>
   846d4:	68c3      	ldr	r3, [r0, #12]
   846d6:	6882      	ldr	r2, [r0, #8]
   846d8:	46d0      	mov	r8, sl
   846da:	60d3      	str	r3, [r2, #12]
   846dc:	609a      	str	r2, [r3, #8]
   846de:	f858 1f08 	ldr.w	r1, [r8, #8]!
   846e2:	f8da 300c 	ldr.w	r3, [sl, #12]
   846e6:	1f2a      	subs	r2, r5, #4
   846e8:	2a24      	cmp	r2, #36	; 0x24
   846ea:	60cb      	str	r3, [r1, #12]
   846ec:	6099      	str	r1, [r3, #8]
   846ee:	f200 8123 	bhi.w	84938 <_realloc_r+0x2e8>
   846f2:	2a13      	cmp	r2, #19
   846f4:	f240 80b0 	bls.w	84858 <_realloc_r+0x208>
   846f8:	6823      	ldr	r3, [r4, #0]
   846fa:	2a1b      	cmp	r2, #27
   846fc:	f8ca 3008 	str.w	r3, [sl, #8]
   84700:	6863      	ldr	r3, [r4, #4]
   84702:	f8ca 300c 	str.w	r3, [sl, #12]
   84706:	f200 812b 	bhi.w	84960 <_realloc_r+0x310>
   8470a:	3408      	adds	r4, #8
   8470c:	f10a 0310 	add.w	r3, sl, #16
   84710:	e0a3      	b.n	8485a <_realloc_r+0x20a>
   84712:	f026 0607 	bic.w	r6, r6, #7
   84716:	2e00      	cmp	r6, #0
   84718:	4631      	mov	r1, r6
   8471a:	dab0      	bge.n	8467e <_realloc_r+0x2e>
   8471c:	230c      	movs	r3, #12
   8471e:	2000      	movs	r0, #0
   84720:	f8c9 3000 	str.w	r3, [r9]
   84724:	b003      	add	sp, #12
   84726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8472a:	46a0      	mov	r8, r4
   8472c:	1baa      	subs	r2, r5, r6
   8472e:	2a0f      	cmp	r2, #15
   84730:	f003 0301 	and.w	r3, r3, #1
   84734:	d81a      	bhi.n	8476c <_realloc_r+0x11c>
   84736:	432b      	orrs	r3, r5
   84738:	607b      	str	r3, [r7, #4]
   8473a:	443d      	add	r5, r7
   8473c:	686b      	ldr	r3, [r5, #4]
   8473e:	f043 0301 	orr.w	r3, r3, #1
   84742:	606b      	str	r3, [r5, #4]
   84744:	4648      	mov	r0, r9
   84746:	f7ff ff81 	bl	8464c <__malloc_unlock>
   8474a:	4640      	mov	r0, r8
   8474c:	b003      	add	sp, #12
   8474e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84752:	f022 0203 	bic.w	r2, r2, #3
   84756:	eb02 0c05 	add.w	ip, r2, r5
   8475a:	458c      	cmp	ip, r1
   8475c:	dba6      	blt.n	846ac <_realloc_r+0x5c>
   8475e:	68c2      	ldr	r2, [r0, #12]
   84760:	6881      	ldr	r1, [r0, #8]
   84762:	46a0      	mov	r8, r4
   84764:	60ca      	str	r2, [r1, #12]
   84766:	4665      	mov	r5, ip
   84768:	6091      	str	r1, [r2, #8]
   8476a:	e7df      	b.n	8472c <_realloc_r+0xdc>
   8476c:	19b9      	adds	r1, r7, r6
   8476e:	4333      	orrs	r3, r6
   84770:	f042 0001 	orr.w	r0, r2, #1
   84774:	607b      	str	r3, [r7, #4]
   84776:	440a      	add	r2, r1
   84778:	6048      	str	r0, [r1, #4]
   8477a:	6853      	ldr	r3, [r2, #4]
   8477c:	3108      	adds	r1, #8
   8477e:	f043 0301 	orr.w	r3, r3, #1
   84782:	6053      	str	r3, [r2, #4]
   84784:	4648      	mov	r0, r9
   84786:	f7ff f91f 	bl	839c8 <_free_r>
   8478a:	e7db      	b.n	84744 <_realloc_r+0xf4>
   8478c:	428b      	cmp	r3, r1
   8478e:	da33      	bge.n	847f8 <_realloc_r+0x1a8>
   84790:	4641      	mov	r1, r8
   84792:	4648      	mov	r0, r9
   84794:	f7ff fc0c 	bl	83fb0 <_malloc_r>
   84798:	4680      	mov	r8, r0
   8479a:	2800      	cmp	r0, #0
   8479c:	d0d2      	beq.n	84744 <_realloc_r+0xf4>
   8479e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   847a2:	f1a0 0108 	sub.w	r1, r0, #8
   847a6:	f023 0201 	bic.w	r2, r3, #1
   847aa:	443a      	add	r2, r7
   847ac:	4291      	cmp	r1, r2
   847ae:	f000 80bc 	beq.w	8492a <_realloc_r+0x2da>
   847b2:	1f2a      	subs	r2, r5, #4
   847b4:	2a24      	cmp	r2, #36	; 0x24
   847b6:	d86e      	bhi.n	84896 <_realloc_r+0x246>
   847b8:	2a13      	cmp	r2, #19
   847ba:	d842      	bhi.n	84842 <_realloc_r+0x1f2>
   847bc:	4603      	mov	r3, r0
   847be:	4622      	mov	r2, r4
   847c0:	6811      	ldr	r1, [r2, #0]
   847c2:	6019      	str	r1, [r3, #0]
   847c4:	6851      	ldr	r1, [r2, #4]
   847c6:	6059      	str	r1, [r3, #4]
   847c8:	6892      	ldr	r2, [r2, #8]
   847ca:	609a      	str	r2, [r3, #8]
   847cc:	4621      	mov	r1, r4
   847ce:	4648      	mov	r0, r9
   847d0:	f7ff f8fa 	bl	839c8 <_free_r>
   847d4:	e7b6      	b.n	84744 <_realloc_r+0xf4>
   847d6:	4611      	mov	r1, r2
   847d8:	b003      	add	sp, #12
   847da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   847de:	f7ff bbe7 	b.w	83fb0 <_malloc_r>
   847e2:	f8de 2004 	ldr.w	r2, [lr, #4]
   847e6:	f106 0c10 	add.w	ip, r6, #16
   847ea:	f022 0203 	bic.w	r2, r2, #3
   847ee:	1950      	adds	r0, r2, r5
   847f0:	4560      	cmp	r0, ip
   847f2:	da3d      	bge.n	84870 <_realloc_r+0x220>
   847f4:	4670      	mov	r0, lr
   847f6:	e759      	b.n	846ac <_realloc_r+0x5c>
   847f8:	46d0      	mov	r8, sl
   847fa:	f858 0f08 	ldr.w	r0, [r8, #8]!
   847fe:	f8da 100c 	ldr.w	r1, [sl, #12]
   84802:	1f2a      	subs	r2, r5, #4
   84804:	2a24      	cmp	r2, #36	; 0x24
   84806:	60c1      	str	r1, [r0, #12]
   84808:	6088      	str	r0, [r1, #8]
   8480a:	f200 80a0 	bhi.w	8494e <_realloc_r+0x2fe>
   8480e:	2a13      	cmp	r2, #19
   84810:	f240 809b 	bls.w	8494a <_realloc_r+0x2fa>
   84814:	6821      	ldr	r1, [r4, #0]
   84816:	2a1b      	cmp	r2, #27
   84818:	f8ca 1008 	str.w	r1, [sl, #8]
   8481c:	6861      	ldr	r1, [r4, #4]
   8481e:	f8ca 100c 	str.w	r1, [sl, #12]
   84822:	f200 80b2 	bhi.w	8498a <_realloc_r+0x33a>
   84826:	3408      	adds	r4, #8
   84828:	f10a 0210 	add.w	r2, sl, #16
   8482c:	6821      	ldr	r1, [r4, #0]
   8482e:	461d      	mov	r5, r3
   84830:	6011      	str	r1, [r2, #0]
   84832:	6861      	ldr	r1, [r4, #4]
   84834:	4657      	mov	r7, sl
   84836:	6051      	str	r1, [r2, #4]
   84838:	68a3      	ldr	r3, [r4, #8]
   8483a:	6093      	str	r3, [r2, #8]
   8483c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84840:	e774      	b.n	8472c <_realloc_r+0xdc>
   84842:	6823      	ldr	r3, [r4, #0]
   84844:	2a1b      	cmp	r2, #27
   84846:	6003      	str	r3, [r0, #0]
   84848:	6863      	ldr	r3, [r4, #4]
   8484a:	6043      	str	r3, [r0, #4]
   8484c:	d862      	bhi.n	84914 <_realloc_r+0x2c4>
   8484e:	f100 0308 	add.w	r3, r0, #8
   84852:	f104 0208 	add.w	r2, r4, #8
   84856:	e7b3      	b.n	847c0 <_realloc_r+0x170>
   84858:	4643      	mov	r3, r8
   8485a:	6822      	ldr	r2, [r4, #0]
   8485c:	4675      	mov	r5, lr
   8485e:	601a      	str	r2, [r3, #0]
   84860:	6862      	ldr	r2, [r4, #4]
   84862:	4657      	mov	r7, sl
   84864:	605a      	str	r2, [r3, #4]
   84866:	68a2      	ldr	r2, [r4, #8]
   84868:	609a      	str	r2, [r3, #8]
   8486a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8486e:	e75d      	b.n	8472c <_realloc_r+0xdc>
   84870:	1b83      	subs	r3, r0, r6
   84872:	4437      	add	r7, r6
   84874:	f043 0301 	orr.w	r3, r3, #1
   84878:	f8cb 7008 	str.w	r7, [fp, #8]
   8487c:	607b      	str	r3, [r7, #4]
   8487e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84882:	4648      	mov	r0, r9
   84884:	f003 0301 	and.w	r3, r3, #1
   84888:	431e      	orrs	r6, r3
   8488a:	f844 6c04 	str.w	r6, [r4, #-4]
   8488e:	f7ff fedd 	bl	8464c <__malloc_unlock>
   84892:	4620      	mov	r0, r4
   84894:	e75a      	b.n	8474c <_realloc_r+0xfc>
   84896:	4621      	mov	r1, r4
   84898:	f7ff fe70 	bl	8457c <memmove>
   8489c:	e796      	b.n	847cc <_realloc_r+0x17c>
   8489e:	eb02 0c03 	add.w	ip, r2, r3
   848a2:	f106 0210 	add.w	r2, r6, #16
   848a6:	4594      	cmp	ip, r2
   848a8:	f6ff af70 	blt.w	8478c <_realloc_r+0x13c>
   848ac:	4657      	mov	r7, sl
   848ae:	f857 1f08 	ldr.w	r1, [r7, #8]!
   848b2:	f8da 300c 	ldr.w	r3, [sl, #12]
   848b6:	1f2a      	subs	r2, r5, #4
   848b8:	2a24      	cmp	r2, #36	; 0x24
   848ba:	60cb      	str	r3, [r1, #12]
   848bc:	6099      	str	r1, [r3, #8]
   848be:	f200 8086 	bhi.w	849ce <_realloc_r+0x37e>
   848c2:	2a13      	cmp	r2, #19
   848c4:	d977      	bls.n	849b6 <_realloc_r+0x366>
   848c6:	6823      	ldr	r3, [r4, #0]
   848c8:	2a1b      	cmp	r2, #27
   848ca:	f8ca 3008 	str.w	r3, [sl, #8]
   848ce:	6863      	ldr	r3, [r4, #4]
   848d0:	f8ca 300c 	str.w	r3, [sl, #12]
   848d4:	f200 8084 	bhi.w	849e0 <_realloc_r+0x390>
   848d8:	3408      	adds	r4, #8
   848da:	f10a 0310 	add.w	r3, sl, #16
   848de:	6822      	ldr	r2, [r4, #0]
   848e0:	601a      	str	r2, [r3, #0]
   848e2:	6862      	ldr	r2, [r4, #4]
   848e4:	605a      	str	r2, [r3, #4]
   848e6:	68a2      	ldr	r2, [r4, #8]
   848e8:	609a      	str	r2, [r3, #8]
   848ea:	ebc6 020c 	rsb	r2, r6, ip
   848ee:	eb0a 0306 	add.w	r3, sl, r6
   848f2:	f042 0201 	orr.w	r2, r2, #1
   848f6:	f8cb 3008 	str.w	r3, [fp, #8]
   848fa:	605a      	str	r2, [r3, #4]
   848fc:	f8da 3004 	ldr.w	r3, [sl, #4]
   84900:	4648      	mov	r0, r9
   84902:	f003 0301 	and.w	r3, r3, #1
   84906:	431e      	orrs	r6, r3
   84908:	f8ca 6004 	str.w	r6, [sl, #4]
   8490c:	f7ff fe9e 	bl	8464c <__malloc_unlock>
   84910:	4638      	mov	r0, r7
   84912:	e71b      	b.n	8474c <_realloc_r+0xfc>
   84914:	68a3      	ldr	r3, [r4, #8]
   84916:	2a24      	cmp	r2, #36	; 0x24
   84918:	6083      	str	r3, [r0, #8]
   8491a:	68e3      	ldr	r3, [r4, #12]
   8491c:	60c3      	str	r3, [r0, #12]
   8491e:	d02b      	beq.n	84978 <_realloc_r+0x328>
   84920:	f100 0310 	add.w	r3, r0, #16
   84924:	f104 0210 	add.w	r2, r4, #16
   84928:	e74a      	b.n	847c0 <_realloc_r+0x170>
   8492a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8492e:	46a0      	mov	r8, r4
   84930:	f022 0203 	bic.w	r2, r2, #3
   84934:	4415      	add	r5, r2
   84936:	e6f9      	b.n	8472c <_realloc_r+0xdc>
   84938:	4621      	mov	r1, r4
   8493a:	4640      	mov	r0, r8
   8493c:	4675      	mov	r5, lr
   8493e:	4657      	mov	r7, sl
   84940:	f7ff fe1c 	bl	8457c <memmove>
   84944:	f8da 3004 	ldr.w	r3, [sl, #4]
   84948:	e6f0      	b.n	8472c <_realloc_r+0xdc>
   8494a:	4642      	mov	r2, r8
   8494c:	e76e      	b.n	8482c <_realloc_r+0x1dc>
   8494e:	4621      	mov	r1, r4
   84950:	4640      	mov	r0, r8
   84952:	461d      	mov	r5, r3
   84954:	4657      	mov	r7, sl
   84956:	f7ff fe11 	bl	8457c <memmove>
   8495a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8495e:	e6e5      	b.n	8472c <_realloc_r+0xdc>
   84960:	68a3      	ldr	r3, [r4, #8]
   84962:	2a24      	cmp	r2, #36	; 0x24
   84964:	f8ca 3010 	str.w	r3, [sl, #16]
   84968:	68e3      	ldr	r3, [r4, #12]
   8496a:	f8ca 3014 	str.w	r3, [sl, #20]
   8496e:	d018      	beq.n	849a2 <_realloc_r+0x352>
   84970:	3410      	adds	r4, #16
   84972:	f10a 0318 	add.w	r3, sl, #24
   84976:	e770      	b.n	8485a <_realloc_r+0x20a>
   84978:	6922      	ldr	r2, [r4, #16]
   8497a:	f100 0318 	add.w	r3, r0, #24
   8497e:	6102      	str	r2, [r0, #16]
   84980:	6961      	ldr	r1, [r4, #20]
   84982:	f104 0218 	add.w	r2, r4, #24
   84986:	6141      	str	r1, [r0, #20]
   84988:	e71a      	b.n	847c0 <_realloc_r+0x170>
   8498a:	68a1      	ldr	r1, [r4, #8]
   8498c:	2a24      	cmp	r2, #36	; 0x24
   8498e:	f8ca 1010 	str.w	r1, [sl, #16]
   84992:	68e1      	ldr	r1, [r4, #12]
   84994:	f8ca 1014 	str.w	r1, [sl, #20]
   84998:	d00f      	beq.n	849ba <_realloc_r+0x36a>
   8499a:	3410      	adds	r4, #16
   8499c:	f10a 0218 	add.w	r2, sl, #24
   849a0:	e744      	b.n	8482c <_realloc_r+0x1dc>
   849a2:	6922      	ldr	r2, [r4, #16]
   849a4:	f10a 0320 	add.w	r3, sl, #32
   849a8:	f8ca 2018 	str.w	r2, [sl, #24]
   849ac:	6962      	ldr	r2, [r4, #20]
   849ae:	3418      	adds	r4, #24
   849b0:	f8ca 201c 	str.w	r2, [sl, #28]
   849b4:	e751      	b.n	8485a <_realloc_r+0x20a>
   849b6:	463b      	mov	r3, r7
   849b8:	e791      	b.n	848de <_realloc_r+0x28e>
   849ba:	6921      	ldr	r1, [r4, #16]
   849bc:	f10a 0220 	add.w	r2, sl, #32
   849c0:	f8ca 1018 	str.w	r1, [sl, #24]
   849c4:	6961      	ldr	r1, [r4, #20]
   849c6:	3418      	adds	r4, #24
   849c8:	f8ca 101c 	str.w	r1, [sl, #28]
   849cc:	e72e      	b.n	8482c <_realloc_r+0x1dc>
   849ce:	4621      	mov	r1, r4
   849d0:	4638      	mov	r0, r7
   849d2:	f8cd c004 	str.w	ip, [sp, #4]
   849d6:	f7ff fdd1 	bl	8457c <memmove>
   849da:	f8dd c004 	ldr.w	ip, [sp, #4]
   849de:	e784      	b.n	848ea <_realloc_r+0x29a>
   849e0:	68a3      	ldr	r3, [r4, #8]
   849e2:	2a24      	cmp	r2, #36	; 0x24
   849e4:	f8ca 3010 	str.w	r3, [sl, #16]
   849e8:	68e3      	ldr	r3, [r4, #12]
   849ea:	f8ca 3014 	str.w	r3, [sl, #20]
   849ee:	d003      	beq.n	849f8 <_realloc_r+0x3a8>
   849f0:	3410      	adds	r4, #16
   849f2:	f10a 0318 	add.w	r3, sl, #24
   849f6:	e772      	b.n	848de <_realloc_r+0x28e>
   849f8:	6922      	ldr	r2, [r4, #16]
   849fa:	f10a 0320 	add.w	r3, sl, #32
   849fe:	f8ca 2018 	str.w	r2, [sl, #24]
   84a02:	6962      	ldr	r2, [r4, #20]
   84a04:	3418      	adds	r4, #24
   84a06:	f8ca 201c 	str.w	r2, [sl, #28]
   84a0a:	e768      	b.n	848de <_realloc_r+0x28e>
   84a0c:	20070594 	.word	0x20070594

00084a10 <_sbrk_r>:
   84a10:	b538      	push	{r3, r4, r5, lr}
   84a12:	4c07      	ldr	r4, [pc, #28]	; (84a30 <_sbrk_r+0x20>)
   84a14:	2300      	movs	r3, #0
   84a16:	4605      	mov	r5, r0
   84a18:	4608      	mov	r0, r1
   84a1a:	6023      	str	r3, [r4, #0]
   84a1c:	f7fc fab4 	bl	80f88 <_sbrk>
   84a20:	1c43      	adds	r3, r0, #1
   84a22:	d000      	beq.n	84a26 <_sbrk_r+0x16>
   84a24:	bd38      	pop	{r3, r4, r5, pc}
   84a26:	6823      	ldr	r3, [r4, #0]
   84a28:	2b00      	cmp	r3, #0
   84a2a:	d0fb      	beq.n	84a24 <_sbrk_r+0x14>
   84a2c:	602b      	str	r3, [r5, #0]
   84a2e:	bd38      	pop	{r3, r4, r5, pc}
   84a30:	20078d14 	.word	0x20078d14

00084a34 <__sread>:
   84a34:	b510      	push	{r4, lr}
   84a36:	460c      	mov	r4, r1
   84a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84a3c:	f000 f938 	bl	84cb0 <_read_r>
   84a40:	2800      	cmp	r0, #0
   84a42:	db03      	blt.n	84a4c <__sread+0x18>
   84a44:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84a46:	4403      	add	r3, r0
   84a48:	6523      	str	r3, [r4, #80]	; 0x50
   84a4a:	bd10      	pop	{r4, pc}
   84a4c:	89a3      	ldrh	r3, [r4, #12]
   84a4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84a52:	81a3      	strh	r3, [r4, #12]
   84a54:	bd10      	pop	{r4, pc}
   84a56:	bf00      	nop

00084a58 <__swrite>:
   84a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84a5c:	460c      	mov	r4, r1
   84a5e:	8989      	ldrh	r1, [r1, #12]
   84a60:	461d      	mov	r5, r3
   84a62:	05cb      	lsls	r3, r1, #23
   84a64:	4616      	mov	r6, r2
   84a66:	4607      	mov	r7, r0
   84a68:	d506      	bpl.n	84a78 <__swrite+0x20>
   84a6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84a6e:	2200      	movs	r2, #0
   84a70:	2302      	movs	r3, #2
   84a72:	f000 f909 	bl	84c88 <_lseek_r>
   84a76:	89a1      	ldrh	r1, [r4, #12]
   84a78:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84a7c:	81a1      	strh	r1, [r4, #12]
   84a7e:	4638      	mov	r0, r7
   84a80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84a84:	4632      	mov	r2, r6
   84a86:	462b      	mov	r3, r5
   84a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84a8c:	f000 b814 	b.w	84ab8 <_write_r>

00084a90 <__sseek>:
   84a90:	b510      	push	{r4, lr}
   84a92:	460c      	mov	r4, r1
   84a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84a98:	f000 f8f6 	bl	84c88 <_lseek_r>
   84a9c:	89a3      	ldrh	r3, [r4, #12]
   84a9e:	1c42      	adds	r2, r0, #1
   84aa0:	bf0e      	itee	eq
   84aa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84aa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   84aaa:	6520      	strne	r0, [r4, #80]	; 0x50
   84aac:	81a3      	strh	r3, [r4, #12]
   84aae:	bd10      	pop	{r4, pc}

00084ab0 <__sclose>:
   84ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84ab4:	f000 b868 	b.w	84b88 <_close_r>

00084ab8 <_write_r>:
   84ab8:	b570      	push	{r4, r5, r6, lr}
   84aba:	4c08      	ldr	r4, [pc, #32]	; (84adc <_write_r+0x24>)
   84abc:	4606      	mov	r6, r0
   84abe:	2500      	movs	r5, #0
   84ac0:	4608      	mov	r0, r1
   84ac2:	4611      	mov	r1, r2
   84ac4:	461a      	mov	r2, r3
   84ac6:	6025      	str	r5, [r4, #0]
   84ac8:	f7fb feb2 	bl	80830 <_write>
   84acc:	1c43      	adds	r3, r0, #1
   84ace:	d000      	beq.n	84ad2 <_write_r+0x1a>
   84ad0:	bd70      	pop	{r4, r5, r6, pc}
   84ad2:	6823      	ldr	r3, [r4, #0]
   84ad4:	2b00      	cmp	r3, #0
   84ad6:	d0fb      	beq.n	84ad0 <_write_r+0x18>
   84ad8:	6033      	str	r3, [r6, #0]
   84ada:	bd70      	pop	{r4, r5, r6, pc}
   84adc:	20078d14 	.word	0x20078d14

00084ae0 <__register_exitproc>:
   84ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
   84ae2:	4c27      	ldr	r4, [pc, #156]	; (84b80 <__register_exitproc+0xa0>)
   84ae4:	b085      	sub	sp, #20
   84ae6:	6826      	ldr	r6, [r4, #0]
   84ae8:	4607      	mov	r7, r0
   84aea:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   84aee:	2c00      	cmp	r4, #0
   84af0:	d040      	beq.n	84b74 <__register_exitproc+0x94>
   84af2:	6865      	ldr	r5, [r4, #4]
   84af4:	2d1f      	cmp	r5, #31
   84af6:	dd1e      	ble.n	84b36 <__register_exitproc+0x56>
   84af8:	4822      	ldr	r0, [pc, #136]	; (84b84 <__register_exitproc+0xa4>)
   84afa:	b918      	cbnz	r0, 84b04 <__register_exitproc+0x24>
   84afc:	f04f 30ff 	mov.w	r0, #4294967295
   84b00:	b005      	add	sp, #20
   84b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84b04:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84b08:	9103      	str	r1, [sp, #12]
   84b0a:	9202      	str	r2, [sp, #8]
   84b0c:	9301      	str	r3, [sp, #4]
   84b0e:	f7ff fa47 	bl	83fa0 <malloc>
   84b12:	9903      	ldr	r1, [sp, #12]
   84b14:	4604      	mov	r4, r0
   84b16:	9a02      	ldr	r2, [sp, #8]
   84b18:	9b01      	ldr	r3, [sp, #4]
   84b1a:	2800      	cmp	r0, #0
   84b1c:	d0ee      	beq.n	84afc <__register_exitproc+0x1c>
   84b1e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   84b22:	2000      	movs	r0, #0
   84b24:	6025      	str	r5, [r4, #0]
   84b26:	6060      	str	r0, [r4, #4]
   84b28:	4605      	mov	r5, r0
   84b2a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84b2e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84b32:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   84b36:	b93f      	cbnz	r7, 84b48 <__register_exitproc+0x68>
   84b38:	1c6b      	adds	r3, r5, #1
   84b3a:	2000      	movs	r0, #0
   84b3c:	3502      	adds	r5, #2
   84b3e:	6063      	str	r3, [r4, #4]
   84b40:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   84b44:	b005      	add	sp, #20
   84b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84b48:	2601      	movs	r6, #1
   84b4a:	40ae      	lsls	r6, r5
   84b4c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84b50:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   84b54:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   84b58:	2f02      	cmp	r7, #2
   84b5a:	ea42 0206 	orr.w	r2, r2, r6
   84b5e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   84b62:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   84b66:	d1e7      	bne.n	84b38 <__register_exitproc+0x58>
   84b68:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84b6c:	431e      	orrs	r6, r3
   84b6e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   84b72:	e7e1      	b.n	84b38 <__register_exitproc+0x58>
   84b74:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   84b78:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84b7c:	e7b9      	b.n	84af2 <__register_exitproc+0x12>
   84b7e:	bf00      	nop
   84b80:	00084d3c 	.word	0x00084d3c
   84b84:	00083fa1 	.word	0x00083fa1

00084b88 <_close_r>:
   84b88:	b538      	push	{r3, r4, r5, lr}
   84b8a:	4c07      	ldr	r4, [pc, #28]	; (84ba8 <_close_r+0x20>)
   84b8c:	2300      	movs	r3, #0
   84b8e:	4605      	mov	r5, r0
   84b90:	4608      	mov	r0, r1
   84b92:	6023      	str	r3, [r4, #0]
   84b94:	f7fc fa12 	bl	80fbc <_close>
   84b98:	1c43      	adds	r3, r0, #1
   84b9a:	d000      	beq.n	84b9e <_close_r+0x16>
   84b9c:	bd38      	pop	{r3, r4, r5, pc}
   84b9e:	6823      	ldr	r3, [r4, #0]
   84ba0:	2b00      	cmp	r3, #0
   84ba2:	d0fb      	beq.n	84b9c <_close_r+0x14>
   84ba4:	602b      	str	r3, [r5, #0]
   84ba6:	bd38      	pop	{r3, r4, r5, pc}
   84ba8:	20078d14 	.word	0x20078d14

00084bac <_fclose_r>:
   84bac:	b570      	push	{r4, r5, r6, lr}
   84bae:	460c      	mov	r4, r1
   84bb0:	4605      	mov	r5, r0
   84bb2:	b131      	cbz	r1, 84bc2 <_fclose_r+0x16>
   84bb4:	b110      	cbz	r0, 84bbc <_fclose_r+0x10>
   84bb6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84bb8:	2b00      	cmp	r3, #0
   84bba:	d02f      	beq.n	84c1c <_fclose_r+0x70>
   84bbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84bc0:	b90b      	cbnz	r3, 84bc6 <_fclose_r+0x1a>
   84bc2:	2000      	movs	r0, #0
   84bc4:	bd70      	pop	{r4, r5, r6, pc}
   84bc6:	4628      	mov	r0, r5
   84bc8:	4621      	mov	r1, r4
   84bca:	f7fe fdfd 	bl	837c8 <_fflush_r>
   84bce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84bd0:	4606      	mov	r6, r0
   84bd2:	b133      	cbz	r3, 84be2 <_fclose_r+0x36>
   84bd4:	4628      	mov	r0, r5
   84bd6:	69e1      	ldr	r1, [r4, #28]
   84bd8:	4798      	blx	r3
   84bda:	2800      	cmp	r0, #0
   84bdc:	bfb8      	it	lt
   84bde:	f04f 36ff 	movlt.w	r6, #4294967295
   84be2:	89a3      	ldrh	r3, [r4, #12]
   84be4:	061b      	lsls	r3, r3, #24
   84be6:	d41c      	bmi.n	84c22 <_fclose_r+0x76>
   84be8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84bea:	b141      	cbz	r1, 84bfe <_fclose_r+0x52>
   84bec:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84bf0:	4299      	cmp	r1, r3
   84bf2:	d002      	beq.n	84bfa <_fclose_r+0x4e>
   84bf4:	4628      	mov	r0, r5
   84bf6:	f7fe fee7 	bl	839c8 <_free_r>
   84bfa:	2300      	movs	r3, #0
   84bfc:	6323      	str	r3, [r4, #48]	; 0x30
   84bfe:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84c00:	b121      	cbz	r1, 84c0c <_fclose_r+0x60>
   84c02:	4628      	mov	r0, r5
   84c04:	f7fe fee0 	bl	839c8 <_free_r>
   84c08:	2300      	movs	r3, #0
   84c0a:	6463      	str	r3, [r4, #68]	; 0x44
   84c0c:	f7fe fe72 	bl	838f4 <__sfp_lock_acquire>
   84c10:	2300      	movs	r3, #0
   84c12:	81a3      	strh	r3, [r4, #12]
   84c14:	f7fe fe70 	bl	838f8 <__sfp_lock_release>
   84c18:	4630      	mov	r0, r6
   84c1a:	bd70      	pop	{r4, r5, r6, pc}
   84c1c:	f7fe fdf0 	bl	83800 <__sinit>
   84c20:	e7cc      	b.n	84bbc <_fclose_r+0x10>
   84c22:	4628      	mov	r0, r5
   84c24:	6921      	ldr	r1, [r4, #16]
   84c26:	f7fe fecf 	bl	839c8 <_free_r>
   84c2a:	e7dd      	b.n	84be8 <_fclose_r+0x3c>

00084c2c <fclose>:
   84c2c:	4b02      	ldr	r3, [pc, #8]	; (84c38 <fclose+0xc>)
   84c2e:	4601      	mov	r1, r0
   84c30:	6818      	ldr	r0, [r3, #0]
   84c32:	f7ff bfbb 	b.w	84bac <_fclose_r>
   84c36:	bf00      	nop
   84c38:	20070590 	.word	0x20070590

00084c3c <_fstat_r>:
   84c3c:	b538      	push	{r3, r4, r5, lr}
   84c3e:	4c08      	ldr	r4, [pc, #32]	; (84c60 <_fstat_r+0x24>)
   84c40:	2300      	movs	r3, #0
   84c42:	4605      	mov	r5, r0
   84c44:	4608      	mov	r0, r1
   84c46:	4611      	mov	r1, r2
   84c48:	6023      	str	r3, [r4, #0]
   84c4a:	f7fc f9bb 	bl	80fc4 <_fstat>
   84c4e:	1c43      	adds	r3, r0, #1
   84c50:	d000      	beq.n	84c54 <_fstat_r+0x18>
   84c52:	bd38      	pop	{r3, r4, r5, pc}
   84c54:	6823      	ldr	r3, [r4, #0]
   84c56:	2b00      	cmp	r3, #0
   84c58:	d0fb      	beq.n	84c52 <_fstat_r+0x16>
   84c5a:	602b      	str	r3, [r5, #0]
   84c5c:	bd38      	pop	{r3, r4, r5, pc}
   84c5e:	bf00      	nop
   84c60:	20078d14 	.word	0x20078d14

00084c64 <_isatty_r>:
   84c64:	b538      	push	{r3, r4, r5, lr}
   84c66:	4c07      	ldr	r4, [pc, #28]	; (84c84 <_isatty_r+0x20>)
   84c68:	2300      	movs	r3, #0
   84c6a:	4605      	mov	r5, r0
   84c6c:	4608      	mov	r0, r1
   84c6e:	6023      	str	r3, [r4, #0]
   84c70:	f7fc f9ae 	bl	80fd0 <_isatty>
   84c74:	1c43      	adds	r3, r0, #1
   84c76:	d000      	beq.n	84c7a <_isatty_r+0x16>
   84c78:	bd38      	pop	{r3, r4, r5, pc}
   84c7a:	6823      	ldr	r3, [r4, #0]
   84c7c:	2b00      	cmp	r3, #0
   84c7e:	d0fb      	beq.n	84c78 <_isatty_r+0x14>
   84c80:	602b      	str	r3, [r5, #0]
   84c82:	bd38      	pop	{r3, r4, r5, pc}
   84c84:	20078d14 	.word	0x20078d14

00084c88 <_lseek_r>:
   84c88:	b570      	push	{r4, r5, r6, lr}
   84c8a:	4c08      	ldr	r4, [pc, #32]	; (84cac <_lseek_r+0x24>)
   84c8c:	4606      	mov	r6, r0
   84c8e:	2500      	movs	r5, #0
   84c90:	4608      	mov	r0, r1
   84c92:	4611      	mov	r1, r2
   84c94:	461a      	mov	r2, r3
   84c96:	6025      	str	r5, [r4, #0]
   84c98:	f7fc f99c 	bl	80fd4 <_lseek>
   84c9c:	1c43      	adds	r3, r0, #1
   84c9e:	d000      	beq.n	84ca2 <_lseek_r+0x1a>
   84ca0:	bd70      	pop	{r4, r5, r6, pc}
   84ca2:	6823      	ldr	r3, [r4, #0]
   84ca4:	2b00      	cmp	r3, #0
   84ca6:	d0fb      	beq.n	84ca0 <_lseek_r+0x18>
   84ca8:	6033      	str	r3, [r6, #0]
   84caa:	bd70      	pop	{r4, r5, r6, pc}
   84cac:	20078d14 	.word	0x20078d14

00084cb0 <_read_r>:
   84cb0:	b570      	push	{r4, r5, r6, lr}
   84cb2:	4c08      	ldr	r4, [pc, #32]	; (84cd4 <_read_r+0x24>)
   84cb4:	4606      	mov	r6, r0
   84cb6:	2500      	movs	r5, #0
   84cb8:	4608      	mov	r0, r1
   84cba:	4611      	mov	r1, r2
   84cbc:	461a      	mov	r2, r3
   84cbe:	6025      	str	r5, [r4, #0]
   84cc0:	f7fb fd96 	bl	807f0 <_read>
   84cc4:	1c43      	adds	r3, r0, #1
   84cc6:	d000      	beq.n	84cca <_read_r+0x1a>
   84cc8:	bd70      	pop	{r4, r5, r6, pc}
   84cca:	6823      	ldr	r3, [r4, #0]
   84ccc:	2b00      	cmp	r3, #0
   84cce:	d0fb      	beq.n	84cc8 <_read_r+0x18>
   84cd0:	6033      	str	r3, [r6, #0]
   84cd2:	bd70      	pop	{r4, r5, r6, pc}
   84cd4:	20078d14 	.word	0x20078d14
   84cd8:	6b736154 	.word	0x6b736154
   84cdc:	544f4d20 	.word	0x544f4d20
   84ce0:	5252524f 	.word	0x5252524f
   84ce4:	52525252 	.word	0x52525252
   84ce8:	00000000 	.word	0x00000000
   84cec:	6b736154 	.word	0x6b736154
   84cf0:	4e455320 	.word	0x4e455320
   84cf4:	52524f53 	.word	0x52524f53
   84cf8:	00525252 	.word	0x00525252
   84cfc:	09097325 	.word	0x09097325
   84d00:	25096325 	.word	0x25096325
   84d04:	75250975 	.word	0x75250975
   84d08:	0d752509 	.word	0x0d752509
   84d0c:	0000000a 	.word	0x0000000a
   84d10:	454c4449 	.word	0x454c4449
   84d14:	00000000 	.word	0x00000000
   84d18:	00000a0d 	.word	0x00000a0d
   84d1c:	20726d54 	.word	0x20726d54
   84d20:	00637653 	.word	0x00637653
   84d24:	6f746f4d 	.word	0x6f746f4d
   84d28:	00000072 	.word	0x00000072
   84d2c:	6e756f53 	.word	0x6e756f53
   84d30:	6e657364 	.word	0x6e657364
   84d34:	00726f73 	.word	0x00726f73
   84d38:	00000043 	.word	0x00000043

00084d3c <_global_impure_ptr>:
   84d3c:	20070168                                h.. 

00084d40 <_init>:
   84d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d42:	bf00      	nop
   84d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84d46:	bc08      	pop	{r3}
   84d48:	469e      	mov	lr, r3
   84d4a:	4770      	bx	lr

00084d4c <__init_array_start>:
   84d4c:	00083661 	.word	0x00083661

00084d50 <__frame_dummy_init_array_entry>:
   84d50:	00080119                                ....

00084d54 <_fini>:
   84d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d56:	bf00      	nop
   84d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84d5a:	bc08      	pop	{r3}
   84d5c:	469e      	mov	lr, r3
   84d5e:	4770      	bx	lr

00084d60 <__fini_array_start>:
   84d60:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070158 	.word	0x20070158

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f
2007012c:	00000000 	.word	0x00000000

20070130 <Td>:
20070130:	00000000 3fd00000                       .......?

20070138 <Ti>:
20070138:	00000000 3ff00000                       .......?

20070140 <Ts>:
20070140:	eb851eb8 3fbeb851                       ....Q..?

20070148 <K>:
20070148:	00000000 40140000                       .......@

20070150 <speed1>:
20070150:	00000672                                r...

20070154 <g_interrupt_enabled>:
20070154:	00000001                                ....

20070158 <SystemCoreClock>:
20070158:	003d0900                                ..=.

2007015c <uxCriticalNesting>:
2007015c:	aaaaaaaa                                ....

20070160 <xFreeBytesRemaining>:
20070160:	00008000                                ....

20070164 <xNextTaskUnblockTime>:
20070164:	0000ffff                                ....

20070168 <impure_data>:
20070168:	00000000 20070454 200704bc 20070524     ....T.. ... $.. 
	...
2007019c:	00084d38 00000000 00000000 00000000     8M..............
	...
20070210:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070220:	0005deec 0000000b 00000000 00000000     ................
	...

20070590 <_impure_ptr>:
20070590:	20070168                                h.. 

20070594 <__malloc_av_>:
	...
2007059c:	20070594 20070594 2007059c 2007059c     ... ... ... ... 
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 
2007096c:	20070964 20070964 2007096c 2007096c     d.. d.. l.. l.. 
2007097c:	20070974 20070974 2007097c 2007097c     t.. t.. |.. |.. 
2007098c:	20070984 20070984 2007098c 2007098c     ... ... ... ... 

2007099c <__malloc_trim_threshold>:
2007099c:	00020000                                ....

200709a0 <__malloc_sbrk_base>:
200709a0:	ffffffff                                ....
