
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-04-39/tmp/7177bdd4ac7b4c90ac56c0c23401cde3.bb.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_18-04-39/tmp/7177bdd4ac7b4c90ac56c0c23401cde3.bb.v' to AST representation.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__antenna'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__antenna_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__endcap'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__endcap_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_32'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_64'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_32'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_64'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__filltie'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__filltie_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__hold'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__hold_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tieh'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tieh_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tiel'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tiel_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_func'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_felixfeierabend'.
Generating RTLIL representation for module `\tt_um_felixfeierabend'.

4.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:36: ERROR: Identifier `\en' is implicitly declared and `default_nettype is set to none.
