# vsim -c top 
# Start time: 18:32:25 on Aug 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: top.sv(16): (vopt-2241) Connection width does not match width of port 'RES'. The port definition is at: alu.v(1).
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.alu_interfs(fast)
# Loading work.uvm_pkg(fast)
# Loading work.alu_pkg(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# ** Error: (vsim-7065) alu_environment.sv(28): Illegal assignment to class work.uvm_pkg::uvm_port_base #(class work.uvm_pkg::uvm_tlm_if_base #(class work.uvm_pkg::uvm_sequence_item, class work.uvm_pkg::uvm_sequence_item)) from class work.alu_pkg::uvm_analysis_imp_drv_cg #(class work.alu_pkg::alu_sequence_item, class work.alu_pkg::alu_subscriber)
#    Time: 0 ns  Iteration: 0  Region: /alu_pkg File: alu_pkg.sv
# ** Error: (vsim-7065) alu_agent.sv(31): Illegal assignment to class work.uvm_pkg::uvm_port_base #(class work.uvm_pkg::uvm_sqr_if_base #(class work.uvm_pkg::uvm_sequence_item, class work.uvm_pkg::uvm_sequence_item)) from class work.uvm_pkg::uvm_seq_item_pull_imp #(class work.alu_pkg::alu_sequence_item, class work.alu_pkg::alu_sequence_item, class work.uvm_pkg::uvm_sequencer #(class work.alu_pkg::alu_sequence_item, class work.alu_pkg::alu_sequence_item))
#    Time: 0 ns  Iteration: 0  Region: /alu_pkg File: alu_pkg.sv
# ** Error: (vsim-8754) alu_agent.sv(31): Actual input arg. of type 'class work.uvm_pkg::uvm_seq_item_pull_imp #(class work.alu_pkg::alu_sequence_item, class work.alu_pkg::alu_sequence_item, class work.uvm_pkg::uvm_sequencer #(class work.alu_pkg::alu_sequence_item, class work.alu_pkg::alu_sequence_item))' for formal 'provider' of 'connect' is not compatible with the formal's type 'class work.uvm_pkg::uvm_port_base #(class work.uvm_pkg::uvm_sqr_if_base #(class work.uvm_pkg::uvm_sequence_item, class work.uvm_pkg::uvm_sequence_item))'.
#    Time: 0 ns  Iteration: 0  Region: /alu_pkg File: alu_pkg.sv
# ** Error: (vsim-8754) alu_environment.sv(28): Actual input arg. of type 'class work.alu_pkg::uvm_analysis_imp_drv_cg #(class work.alu_pkg::alu_sequence_item, class work.alu_pkg::alu_subscriber)' for formal 'provider' of 'connect' is not compatible with the formal's type 'class work.uvm_pkg::uvm_port_base #(class work.uvm_pkg::uvm_tlm_if_base #(class work.uvm_pkg::uvm_sequence_item, class work.uvm_pkg::uvm_sequence_item))'.
#    Time: 0 ns  Iteration: 0  Region: /alu_pkg File: alu_pkg.sv
# Error loading design
# End time: 18:32:27 on Aug 11,2025, Elapsed time: 0:00:02
# Errors: 4, Warnings: 1
