
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -193.30

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3501.03    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.05    1.49 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.79    1.79   library removal time
                                  1.79   data required time
-----------------------------------------------------------------------------
                                  1.79   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.20    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.57    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3501.03    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.05    1.49 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.64    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.02    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   35.97    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   41.00    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   54.05    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   17.57    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   32.38    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   30.92    0.04    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    1.98    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    1.49    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   35.80    0.17    0.19    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   16.49    0.04    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   23.06    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.67    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.97    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    5.11    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.39    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.25    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.74    0.01    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.75 v _21502_/A (INV_X1)
     1    6.41    0.02    0.03    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.02    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.05    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.65    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    3.52    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.24    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   11.09    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.67    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.24    0.01    0.01    2.11 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.11 v _23969_/B2 (AOI221_X2)
     2    4.51    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.15    0.03    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    7.42    0.02    0.06    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.30 ^ _23972_/B2 (AOI221_X2)
     1    6.72    0.03    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.84    0.08    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.42 ^ _23982_/A (BUF_X2)
    10   19.67    0.02    0.05    2.47 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.47 ^ _24296_/B2 (OAI21_X1)
     1    1.36    0.01    0.02    2.49 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3501.03    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.05    1.49 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    4.64    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   26.02    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   35.97    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   41.00    0.05    0.07    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.00    0.24 ^ _16527_/A (BUF_X2)
    19   54.05    0.06    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   17.57    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   32.38    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   30.92    0.04    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.04    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    1.05    0.01    0.06    0.57 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.57 v _18469_/B (MUX2_X1)
     1    1.98    0.01    0.06    0.63 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.63 v _18470_/B (MUX2_X1)
     1    1.49    0.01    0.06    0.69 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.69 v _18471_/B1 (AOI21_X1)
     8   35.80    0.17    0.19    0.88 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   16.49    0.04    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   23.06    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.67    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.97    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    5.11    0.02    0.13    1.44 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.44 ^ _30207_/A (FA_X1)
     1    4.39    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.25    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.74    0.01    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.75 v _21502_/A (INV_X1)
     1    6.41    0.02    0.03    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.02    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.05    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.65    0.02    0.04    1.86 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.86 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    3.52    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.24    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   11.09    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.02 ^ _23908_/A3 (AND4_X1)
     2    3.67    0.02    0.07    2.09 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.09 ^ _23966_/A1 (NOR2_X1)
     1    3.24    0.01    0.01    2.11 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.11 v _23969_/B2 (AOI221_X2)
     2    4.51    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.15    0.03    0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.24 ^ _23971_/B (MUX2_X1)
     2    7.42    0.02    0.06    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.30 ^ _23972_/B2 (AOI221_X2)
     1    6.72    0.03    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.84    0.08    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.42 ^ _23982_/A (BUF_X2)
    10   19.67    0.02    0.05    2.47 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.47 ^ _24296_/B2 (OAI21_X1)
     1    1.36    0.01    0.02    2.49 v _24296_/ZN (OAI21_X1)
                                         _01417_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_22217_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.98  -17.51 (VIOLATED)
_22217_/ZN                             23.23   39.47  -16.24 (VIOLATED)
_22073_/ZN                             23.23   38.82  -15.59 (VIOLATED)
_22176_/ZN                             23.23   38.72  -15.48 (VIOLATED)
_22089_/ZN                             23.23   37.94  -14.71 (VIOLATED)
_22284_/ZN                             23.23   37.28  -14.05 (VIOLATED)
_17048_/Z                              25.33   39.25  -13.92 (VIOLATED)
_22133_/ZN                             23.23   37.03  -13.80 (VIOLATED)
_27512_/ZN                             23.23   36.37  -13.14 (VIOLATED)
_22344_/ZN                             23.23   35.03  -11.80 (VIOLATED)
_27504_/ZN                             23.23   34.14  -10.91 (VIOLATED)
_18471_/ZN                             25.33   35.80  -10.47 (VIOLATED)
_18303_/ZN                             25.33   35.76  -10.43 (VIOLATED)
_22052_/ZN                             23.23   33.63  -10.40 (VIOLATED)
_24776_/ZN                             16.02   26.28  -10.26 (VIOLATED)
_18358_/ZN                             25.33   35.05   -9.72 (VIOLATED)
_20319_/Z                              25.33   34.72   -9.39 (VIOLATED)
_20328_/ZN                             16.02   25.15   -9.13 (VIOLATED)
_20890_/ZN                             16.02   24.83   -8.81 (VIOLATED)
_18977_/ZN                             26.02   34.76   -8.75 (VIOLATED)
_19924_/ZN                             25.33   33.89   -8.57 (VIOLATED)
_22911_/ZN                             10.47   18.94   -8.46 (VIOLATED)
_19731_/ZN                             26.02   34.36   -8.34 (VIOLATED)
_19183_/ZN                             26.70   34.57   -7.87 (VIOLATED)
_19553_/ZN                             26.02   33.81   -7.80 (VIOLATED)
_25831_/ZN                             10.47   17.97   -7.50 (VIOLATED)
_18417_/ZN                             26.02   33.34   -7.32 (VIOLATED)
_19370_/ZN                             26.02   33.03   -7.01 (VIOLATED)
_19863_/ZN                             25.33   31.96   -6.63 (VIOLATED)
_27522_/ZN                             23.23   29.77   -6.54 (VIOLATED)
_18429_/ZN                             26.02   31.94   -5.93 (VIOLATED)
_20318_/Z                              25.33   31.13   -5.80 (VIOLATED)
_18215_/ZN                             26.02   31.67   -5.65 (VIOLATED)
_22363_/ZN                             26.05   31.67   -5.62 (VIOLATED)
_20147_/ZN                             10.47   16.09   -5.61 (VIOLATED)
_23322_/ZN                             10.47   16.05   -5.57 (VIOLATED)
_18028_/ZN                             26.02   31.50   -5.48 (VIOLATED)
_17534_/ZN                             13.81   19.24   -5.43 (VIOLATED)
_18225_/ZN                             26.02   31.20   -5.19 (VIOLATED)
_19965_/ZN                             25.33   29.98   -4.65 (VIOLATED)
_18615_/ZN                             28.99   33.48   -4.48 (VIOLATED)
_19781_/ZN                             25.33   29.04   -3.71 (VIOLATED)
_22301_/ZN                             10.47   14.10   -3.63 (VIOLATED)
_22360_/ZN                             10.47   13.69   -3.22 (VIOLATED)
_20352_/ZN                             16.02   19.07   -3.05 (VIOLATED)
_18055_/ZN                             28.99   31.85   -2.86 (VIOLATED)
_18603_/ZN                             26.02   28.78   -2.76 (VIOLATED)
_22868_/ZN                             10.47   13.07   -2.60 (VIOLATED)
_23513_/ZN                             13.81   16.32   -2.51 (VIOLATED)
_19681_/ZN                             25.33   27.51   -2.19 (VIOLATED)
_17229_/ZN                             16.02   18.17   -2.15 (VIOLATED)
_23367_/ZN                             16.02   18.16   -2.14 (VIOLATED)
_17872_/ZN                             25.33   27.07   -1.74 (VIOLATED)
_19384_/ZN                             26.70   28.32   -1.62 (VIOLATED)
_22195_/ZN                             16.02   17.44   -1.42 (VIOLATED)
_20148_/ZN                             10.47   11.84   -1.37 (VIOLATED)
_22831_/ZN                             10.47   11.83   -1.36 (VIOLATED)
_19421_/ZN                             25.33   26.39   -1.06 (VIOLATED)
_21836_/ZN                             10.47   11.47   -1.00 (VIOLATED)
_21844_/ZN                             10.47   11.26   -0.78 (VIOLATED)
_27336_/ZN                             25.33   25.87   -0.54 (VIOLATED)
_17917_/ZN                             25.33   25.81   -0.48 (VIOLATED)
_22883_/ZN                             16.02   16.33   -0.31 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.08199404925107956

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.4130

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.513460159301758

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.6725

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1155

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.17 ^ _16525_/Z (BUF_X4)
   0.07    0.24 ^ _16526_/Z (BUF_X2)
   0.09    0.33 ^ _16527_/Z (BUF_X2)
   0.05    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.45 ^ _18263_/Z (BUF_X2)
   0.06    0.51 ^ _18344_/Z (BUF_X2)
   0.06    0.57 v _18468_/Z (MUX2_X1)
   0.06    0.63 v _18469_/Z (MUX2_X1)
   0.06    0.69 v _18470_/Z (MUX2_X1)
   0.19    0.88 ^ _18471_/ZN (AOI21_X1)
   0.11    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.44 ^ _30202_/S (FA_X1)
   0.09    1.54 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.75 v _30212_/S (FA_X1)
   0.03    1.77 ^ _21502_/ZN (INV_X1)
   0.05    1.82 ^ _30538_/S (HA_X1)
   0.04    1.86 ^ _23588_/Z (BUF_X1)
   0.02    1.89 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.97 v _23682_/ZN (NOR2_X1)
   0.05    2.02 ^ _23683_/ZN (AOI21_X2)
   0.07    2.09 ^ _23908_/ZN (AND4_X1)
   0.01    2.11 v _23966_/ZN (NOR2_X1)
   0.08    2.19 ^ _23969_/ZN (AOI221_X2)
   0.05    2.24 ^ _23970_/ZN (XNOR2_X1)
   0.06    2.30 ^ _23971_/Z (MUX2_X1)
   0.03    2.33 v _23972_/ZN (AOI221_X2)
   0.09    2.42 ^ _23981_/ZN (NOR4_X2)
   0.05    2.47 ^ _23982_/Z (BUF_X2)
   0.02    2.49 v _24296_/ZN (OAI21_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[223]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.34   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4935

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3350

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.434931

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.44e-03   1.56e-04   1.29e-02  16.5%
Combinational          2.98e-02   3.44e-02   4.29e-04   6.47e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.63e-02   5.85e-04   7.80e-02 100.0%
                          52.7%      46.5%       0.8%
