//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Mon Jun  3 20:38:00 2024

//Source file index table:
//file0 "\C:/Users/Administrator/Documents/FPGA/9K/9K_FREQ/src/TOP.v"
//file1 "\C:/Users/Administrator/Documents/FPGA/9K/9K_FREQ/src/freq_cnt_calc.v"
//file2 "\C:/Users/Administrator/Documents/FPGA/9K/9K_FREQ/src/gowin_osc/gowin_osc.v"
//file3 "\C:/Users/Administrator/Documents/FPGA/9K/9K_FREQ/src/gowin_rpll/gowin_rpll.v"
//file4 "\C:/Users/Administrator/Documents/FPGA/9K/9K_FREQ/src/div.v"
//file5 "\C:/Users/Administrator/Documents/FPGA/9K/9K_FREQ/src/spi_slave.v"
`timescale 100 ps/100 ps
module TOP (
  sys_clk,
  sys_rst_n,
  spi_clk,
  spi_mosi,
  miso
)
;
input sys_clk;
input sys_rst_n;
input spi_clk;
input spi_mosi;
output miso;
wire VCC;
wire GND;
  TBUF miso_s0 (
    .O(miso),
    .I(GND),
    .OEN(VCC) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
