// Seed: 1273100359
module module_0 (
    output wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri0 id_4,
    output wor id_5
);
  wire id_7;
  wire id_8 = id_8;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    output wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    output wire id_13,
    input wire id_14
);
  wire id_16;
  wire id_17;
  assign id_7 = 1;
  module_0(
      id_6, id_8, id_3, id_0, id_13, id_13
  );
endmodule
