// Seed: 286341992
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wand id_2,
    output wor id_3,
    output supply1 id_4,
    output wire id_5
);
endmodule
module module_1 (
    input uwire id_0
    , id_4,
    output supply1 id_1,
    output tri id_2
);
  initial assume (-1'd0 ==? 1);
  parameter id_5 = 1 == -1'd0;
  supply1 id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign id_6 = id_0 < id_5 ? 1 : id_5 < id_0;
  assign id_6 = -1 == 1;
  assign id_6 = -1;
endmodule
