
*** Running vivado
    with args -log hdmi_out_s00_regslice_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_out_s00_regslice_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/jgoeders/.Xilinx/Vivado/init.tcl'
source hdmi_out_s00_regslice_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1132.555 ; gain = 202.086 ; free physical = 26573 ; free virtual = 50971
INFO: [Synth 8-638] synthesizing module 'hdmi_out_s00_regslice_0' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ip/hdmi_out_s00_regslice_0/synth/hdmi_out_s00_regslice_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (2#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (2#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (2#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (2#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (2#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (4#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'hdmi_out_s00_regslice_0' (5#1) [/home/jgoeders/Arty-Z7-20-hdmi-out/src/bd/hdmi_out/ip/hdmi_out_s00_regslice_0/synth/hdmi_out_s00_regslice_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.023 ; gain = 242.555 ; free physical = 26531 ; free virtual = 50929
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1173.023 ; gain = 242.555 ; free physical = 26531 ; free virtual = 50929
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1559.617 ; gain = 0.000 ; free physical = 26289 ; free virtual = 50687
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26286 ; free virtual = 50684
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26286 ; free virtual = 50684
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26286 ; free virtual = 50684
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26279 ; free virtual = 50678
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26262 ; free virtual = 50661
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26228 ; free virtual = 50626
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26219 ; free virtual = 50617
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26210 ; free virtual = 50608
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26210 ; free virtual = 50608
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26210 ; free virtual = 50608
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26209 ; free virtual = 50608
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26209 ; free virtual = 50608
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26209 ; free virtual = 50608
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26209 ; free virtual = 50608

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |    68|
|4     |LUT4 |     1|
|5     |LUT5 |     3|
|6     |FDRE |   204|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1559.617 ; gain = 629.148 ; free physical = 26209 ; free virtual = 50608
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1559.617 ; gain = 510.645 ; free physical = 26202 ; free virtual = 50600
