// Seed: 1007143329
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input uwire id_7,
    output wor id_8,
    output tri1 id_9,
    output uwire id_10
);
  always @(1) begin : LABEL_0
    if (1) assert (-1'd0);
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd87
) (
    input uwire id_0,
    input supply1 id_1,
    input supply1 _id_2,
    output wor id_3,
    input wire id_4,
    output wor id_5
);
  logic [1 : id_2] id_7 = id_7 - id_2;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_0,
      id_1,
      id_0,
      id_4,
      id_5,
      id_4,
      id_3,
      id_3,
      id_5
  );
endmodule
