;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	ADD 2, @10
	SUB @0, @2
	SUB @-12, 0
	SUB @-12, 0
	SPL <121, #106
	JMN 200, 2
	MOV #0, -19
	SUB 300, 90
	SUB 2, @10
	SUB @-127, 100
	SLT 121, 0
	MOV -11, <-20
	SUB @127, 100
	SUB 2, @10
	SUB #0, @-32
	SPL 0, -40
	SUB -207, <-120
	SUB @121, @106
	SUB @121, @106
	SUB 2, @10
	SPL <0, 29
	SPL @12
	SUB @1, @2
	SPL 0, @-36
	SUB 21, 103
	SUB 21, 103
	ADD <170, 90
	SUB -0, -3
	SUB #12, 0
	SUB #12, 0
	SUB #12, 0
	SLT 700, 900
	SLT -191, 400
	SUB @121, @106
	SUB @121, @106
	SLT -191, 400
	SPL -1, @0
	SPL @12
	JMP @112, #200
	JMP @112, #200
	JMP @112, #200
	SLT 121, 0
	SUB #0, @-32
	SUB 2, @10
