// Seed: 3910475275
module module_0;
  assign id_1 = (1'b0);
  assign id_2 = id_2;
  assign module_2.type_33 = 0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7
);
  assign id_1 = 1;
  assign id_7 = id_5.id_3;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    output uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    id_24,
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10,
    output wor id_11,
    input wire id_12,
    input wor id_13,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16,
    output uwire id_17,
    input supply0 id_18,
    input uwire id_19,
    output supply1 id_20,
    output supply1 id_21,
    output supply1 id_22
);
  id_25(
      1, id_7, id_2, -1, 1, $display(1, -1 > 1), 1, id_18
  );
  tri1 id_26, id_27, id_28 = {id_12, {1{-1}}};
  module_0 modCall_1 ();
  tri id_29 = id_1 ? 1 : id_24;
endmodule
