WARNING: [vitis-run 60-2507] Dispatch failed to load the system diagram library librdi_system_diagram. Diagrams will not be produced.
  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/scheduler_hls 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/scheduler_hls/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/scheduler_hls'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.hpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.hpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/C_testbenches/Scheduler_tb_minimal.cpp' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/template-progress-code/Scheduler_FSM/C_testbenches/Scheduler_tb_minimal.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=scheduler_hls' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu9p-flga2104-2-i' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/luka/Scripting/ELEC_498-Capstone-LiteLM/vitis_simulations/Scheduler_FSM/Scheduler_FSM_total/Scheduler_FSM/scheduler_hls/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/C_testbenches/Scheduler_tb_minimal.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_FSM.cpp in debug mode
   Compiling ../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp in debug mode
   Generating csim.exe
ld.lld: error: duplicate symbol: run_head_group(HeadCtx (&) [8], HeadResources&, int, int, bool, bool, bool, bool, bool, bool, bool, bool&, int&, int&, int&, int&, bool&, int&, bool&, int&)
>>> defined at Scheduler_head_helpers.cpp:31 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:31)
>>>            obj/Scheduler_FSM.o:(run_head_group(HeadCtx (&) [8], HeadResources&, int, int, bool, bool, bool, bool, bool, bool, bool, bool&, int&, int&, int&, int&, bool&, int&, bool&, int&))
>>> defined at Scheduler_head_helpers.cpp:31 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:31)
>>>            obj/Scheduler_head_helpers.o:(.text+0x0)

ld.lld: error: duplicate symbol: init_head_ctx(HeadCtx&, int)
>>> defined at Scheduler_head_helpers.cpp:129 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:129)
>>>            obj/Scheduler_FSM.o:(init_head_ctx(HeadCtx&, int))
>>> defined at Scheduler_head_helpers.cpp:129 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:129)
>>>            obj/Scheduler_head_helpers.o:(.text+0x560)

ld.lld: error: duplicate symbol: drive_head_phase(HeadCtx&, int, int, bool, bool, bool, HeadResources&, bool&, int&, int&, int&, int&, bool&, int&, bool&, int&)
>>> defined at Scheduler_head_helpers.cpp:158 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:158)
>>>            obj/Scheduler_FSM.o:(drive_head_phase(HeadCtx&, int, int, bool, bool, bool, HeadResources&, bool&, int&, int&, int&, int&, bool&, int&, bool&, int&))
>>> defined at Scheduler_head_helpers.cpp:158 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:158)
>>>            obj/Scheduler_head_helpers.o:(.text+0x5B0)

ld.lld: error: duplicate symbol: start_head_compute(HeadResources&, int, ComputeOp, bool, bool&, int&)
>>> defined at Scheduler_head_helpers.cpp:323 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:323)
>>>            obj/Scheduler_FSM.o:(start_head_compute(HeadResources&, int, ComputeOp, bool, bool&, int&))
>>> defined at Scheduler_head_helpers.cpp:323 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:323)
>>>            obj/Scheduler_head_helpers.o:(.text+0xA40)

ld.lld: error: duplicate symbol: start_head_dma(HeadResources&, int, int, DmaSel, bool, bool&, int&, int&, int&, int&)
>>> defined at Scheduler_head_helpers.cpp:301 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:301)
>>>            obj/Scheduler_FSM.o:(start_head_dma(HeadResources&, int, int, DmaSel, bool, bool&, int&, int&, int&, int&))
>>> defined at Scheduler_head_helpers.cpp:301 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:301)
>>>            obj/Scheduler_head_helpers.o:(.text+0xB20)

ld.lld: error: duplicate symbol: start_head_requant(HeadResources&, int, RequantOp, bool, bool&, int&)
>>> defined at Scheduler_head_helpers.cpp:353 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:353)
>>>            obj/Scheduler_FSM.o:(start_head_requant(HeadResources&, int, RequantOp, bool, bool&, int&))
>>> defined at Scheduler_head_helpers.cpp:353 (../../../../../../../../HLS-Verilog/template-progress-code/Scheduler_FSM/Scheduler_head_helpers.cpp:353)
>>>            obj/Scheduler_head_helpers.o:(.text+0xBD0)
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
make: *** [Makefile.rules:349: csim.exe] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 2.54 seconds. Total CPU system time: 0.78 seconds. Total elapsed time: 3.29 seconds; peak allocated memory: 445.074 MB.
