===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.6096 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2837 ( 13.6%)    0.2837 ( 17.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2385 ( 11.4%)    0.2385 ( 14.8%)    Parse modules
    0.0418 (  2.0%)    0.0418 (  2.6%)    Verify circuit
    1.4509 ( 69.5%)    0.9732 ( 60.5%)  'firrtl.circuit' Pipeline
    0.1385 (  6.6%)    0.0740 (  4.6%)    'firrtl.module' Pipeline
    0.1248 (  6.0%)    0.0665 (  4.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0138 (  0.7%)    0.0075 (  0.5%)      LowerCHIRRTLPass
    0.0128 (  0.6%)    0.0128 (  0.8%)    InferWidths
    0.0694 (  3.3%)    0.0694 (  4.3%)    InferResets
    0.0049 (  0.2%)    0.0049 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0120 (  0.6%)    0.0120 (  0.7%)    WireDFT
    0.0178 (  0.9%)    0.0178 (  1.1%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0914 (  4.4%)    0.0914 (  5.7%)    LowerFIRRTLTypes
    0.8775 ( 42.0%)    0.4644 ( 28.9%)    'firrtl.module' Pipeline
    0.0882 (  4.2%)    0.0486 (  3.0%)      ExpandWhens
    0.0014 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.7516 ( 36.0%)    0.3956 ( 24.6%)      Canonicalizer
    0.0363 (  1.7%)    0.0195 (  1.2%)      InferReadWrite
    0.0240 (  1.2%)    0.0240 (  1.5%)    Inliner
    0.0277 (  1.3%)    0.0277 (  1.7%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1413 (  6.8%)    0.1413 (  8.8%)    'firrtl.module' Pipeline
    0.1413 (  6.8%)    0.1413 (  8.8%)      Canonicalizer
    0.0114 (  0.5%)    0.0114 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0116 (  0.6%)    0.0116 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1299 (  6.2%)    0.1299 (  8.1%)  LowerFIRRTLToHW
    0.0012 (  0.1%)    0.0012 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1050 (  5.0%)    0.1050 (  6.5%)  'hw.module' Pipeline
    0.0269 (  1.3%)    0.0269 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0677 (  3.2%)    0.0677 (  4.2%)    Canonicalizer
    0.0104 (  0.5%)    0.0104 (  0.6%)    HWCleanup
    0.0150 (  0.7%)    0.0150 (  0.9%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.0%)    HWLegalizeModules
    0.0142 (  0.7%)    0.0142 (  0.9%)    PrettifyVerilog
    0.0978 (  4.7%)    0.0978 (  6.1%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    2.0873 (100.0%)    1.6096 (100.0%)  Total

{
  totalTime: 1.62,
  maxMemory: 70311936
}
