# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/RAM.vhd" \
"../../../../../src/RAM_tb.vhd" \

# Do not sort compile order
nosort
