// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="attention_attention,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.929000,HLS_SYN_LAT=110,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6388,HLS_SYN_LUT=8316,HLS_VERSION=2024_2}" *)

module attention (
        ap_clk,
        ap_rst_n,
        out_r_Addr_A,
        out_r_EN_A,
        out_r_WEN_A,
        out_r_Din_A,
        out_r_Dout_A,
        out_r_Clk_A,
        out_r_Rst_A,
        out_r_Addr_B,
        out_r_EN_B,
        out_r_WEN_B,
        out_r_Din_B,
        out_r_Dout_B,
        out_r_Clk_B,
        out_r_Rst_B,
        q_Addr_A,
        q_EN_A,
        q_WEN_A,
        q_Din_A,
        q_Dout_A,
        q_Clk_A,
        q_Rst_A,
        q_Addr_B,
        q_EN_B,
        q_WEN_B,
        q_Din_B,
        q_Dout_B,
        q_Clk_B,
        q_Rst_B,
        k_Addr_A,
        k_EN_A,
        k_WEN_A,
        k_Din_A,
        k_Dout_A,
        k_Clk_A,
        k_Rst_A,
        v_Addr_A,
        v_EN_A,
        v_WEN_A,
        v_Din_A,
        v_Dout_A,
        v_Clk_A,
        v_Rst_A,
        v_Addr_B,
        v_EN_B,
        v_WEN_B,
        v_Din_B,
        v_Dout_B,
        v_Clk_B,
        v_Rst_B,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] out_r_Addr_A;
output   out_r_EN_A;
output  [3:0] out_r_WEN_A;
output  [31:0] out_r_Din_A;
input  [31:0] out_r_Dout_A;
output   out_r_Clk_A;
output   out_r_Rst_A;
output  [31:0] out_r_Addr_B;
output   out_r_EN_B;
output  [3:0] out_r_WEN_B;
output  [31:0] out_r_Din_B;
input  [31:0] out_r_Dout_B;
output   out_r_Clk_B;
output   out_r_Rst_B;
output  [31:0] q_Addr_A;
output   q_EN_A;
output  [3:0] q_WEN_A;
output  [31:0] q_Din_A;
input  [31:0] q_Dout_A;
output   q_Clk_A;
output   q_Rst_A;
output  [31:0] q_Addr_B;
output   q_EN_B;
output  [3:0] q_WEN_B;
output  [31:0] q_Din_B;
input  [31:0] q_Dout_B;
output   q_Clk_B;
output   q_Rst_B;
output  [31:0] k_Addr_A;
output   k_EN_A;
output  [3:0] k_WEN_A;
output  [31:0] k_Din_A;
input  [31:0] k_Dout_A;
output   k_Clk_A;
output   k_Rst_A;
output  [31:0] v_Addr_A;
output   v_EN_A;
output  [3:0] v_WEN_A;
output  [31:0] v_Din_A;
input  [31:0] v_Dout_A;
output   v_Clk_A;
output   v_Rst_A;
output  [31:0] v_Addr_B;
output   v_EN_B;
output  [3:0] v_WEN_B;
output  [31:0] v_Din_B;
input  [31:0] v_Dout_B;
output   v_Clk_B;
output   v_Rst_B;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] d_k;
reg   [31:0] d_k_read_reg_364;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_done;
wire    ap_CS_fsm_state7;
reg   [31:0] v_load_reg_413;
reg   [31:0] v_load_1_reg_418;
wire    ap_CS_fsm_state8;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done;
reg   [31:0] v_load_2_reg_433;
reg   [31:0] v_load_3_reg_438;
reg   [31:0] v_load_4_reg_455;
wire    ap_CS_fsm_state9;
reg   [31:0] v_load_5_reg_460;
reg   [2:0] k_t_address0;
reg    k_t_ce0;
reg    k_t_we0;
wire   [31:0] k_t_q0;
reg    k_t_ce1;
wire   [31:0] k_t_q1;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_done;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_idle;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_ready;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_Addr_A;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_EN_A;
wire   [3:0] grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_WEN_A;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_Din_A;
wire   [2:0] grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_address0;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_ce0;
wire    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_we0;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_d0;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_done;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_idle;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_ready;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Addr_A;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_EN_A;
wire   [3:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_WEN_A;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Din_A;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Addr_B;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_EN_B;
wire   [3:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_WEN_B;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Din_B;
wire   [2:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_address0;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_ce0;
wire   [2:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_address1;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_ce1;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_124_out;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_124_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_113_out;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_113_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_102_out;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_102_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_91_out;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_91_out_ap_vld;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_din0;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_din1;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_ce;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_din0;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_din1;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_ce;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_idle;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_ready;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_3_out;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_3_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_2_out;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_2_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_1_out;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_1_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_out;
wire    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_out_ap_vld;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_idle;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_ready;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_3_out;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_3_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_2_out;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_2_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_1_out;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_1_out_ap_vld;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_out;
wire    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_out_ap_vld;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_idle;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_ready;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Addr_A;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_EN_A;
wire   [3:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_WEN_A;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Din_A;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Addr_B;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_EN_B;
wire   [3:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_WEN_B;
wire   [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Din_B;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_din0;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_din1;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_ce;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_din0;
wire  signed [31:0] grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_din1;
wire    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_ce;
reg    grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg;
reg    ap_block_state1_ignore_call34;
wire    ap_CS_fsm_state2;
reg    grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg;
reg    grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg;
reg    grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    v_EN_B_local;
wire   [31:0] v_Addr_B_local;
reg   [31:0] v_Addr_B_orig;
reg    v_EN_A_local;
wire   [31:0] v_Addr_A_local;
reg   [31:0] v_Addr_A_orig;
wire   [31:0] grp_fu_465_p2;
reg  signed [31:0] grp_fu_465_p0;
reg  signed [31:0] grp_fu_465_p1;
reg    grp_fu_465_ce;
wire   [31:0] grp_fu_469_p2;
reg  signed [31:0] grp_fu_469_p0;
reg  signed [31:0] grp_fu_469_p1;
reg    grp_fu_469_ce;
reg   [9:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg = 1'b0;
#0 grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg = 1'b0;
#0 grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg = 1'b0;
#0 grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg = 1'b0;
#0 grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg = 1'b0;
end

attention_k_t_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
k_t_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(k_t_address0),
    .ce0(k_t_ce0),
    .we0(k_t_we0),
    .d0(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_d0),
    .q0(k_t_q0),
    .address1(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_address1),
    .ce1(k_t_ce1),
    .q1(k_t_q1)
);

attention_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start),
    .ap_done(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_done),
    .ap_idle(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_idle),
    .ap_ready(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_ready),
    .k_Addr_A(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_Addr_A),
    .k_EN_A(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_EN_A),
    .k_WEN_A(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_WEN_A),
    .k_Din_A(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_Din_A),
    .k_Dout_A(k_Dout_A),
    .k_t_address0(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_address0),
    .k_t_ce0(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_ce0),
    .k_t_we0(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_we0),
    .k_t_d0(grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_d0)
);

attention_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start),
    .ap_done(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_done),
    .ap_idle(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_idle),
    .ap_ready(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_ready),
    .q_Addr_A(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Addr_A),
    .q_EN_A(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_EN_A),
    .q_WEN_A(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_WEN_A),
    .q_Din_A(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Din_A),
    .q_Dout_A(q_Dout_A),
    .q_Addr_B(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Addr_B),
    .q_EN_B(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_EN_B),
    .q_WEN_B(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_WEN_B),
    .q_Din_B(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Din_B),
    .q_Dout_B(q_Dout_B),
    .k_t_address0(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_address0),
    .k_t_ce0(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_ce0),
    .k_t_q0(k_t_q0),
    .k_t_address1(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_address1),
    .k_t_ce1(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_ce1),
    .k_t_q1(k_t_q1),
    .qk_124_out(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_124_out),
    .qk_124_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_124_out_ap_vld),
    .qk_113_out(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_113_out),
    .qk_113_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_113_out_ap_vld),
    .qk_102_out(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_102_out),
    .qk_102_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_102_out_ap_vld),
    .qk_91_out(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_91_out),
    .qk_91_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_91_out_ap_vld),
    .grp_fu_465_p_din0(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_din0),
    .grp_fu_465_p_din1(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_din1),
    .grp_fu_465_p_dout0(grp_fu_465_p2),
    .grp_fu_465_p_ce(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_ce),
    .grp_fu_469_p_din0(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_din0),
    .grp_fu_469_p_din1(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_din1),
    .grp_fu_469_p_dout0(grp_fu_469_p2),
    .grp_fu_469_p_ce(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_ce)
);

attention_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2 grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start),
    .ap_done(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_done),
    .ap_idle(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_idle),
    .ap_ready(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_ready),
    .qk_102_reload(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_102_out),
    .qk_91_reload(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_91_out),
    .qk_124_reload(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_124_out),
    .qk_113_reload(grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_qk_113_out),
    .d_k(d_k_read_reg_364),
    .qk_scaled_3_out(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_3_out),
    .qk_scaled_3_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_3_out_ap_vld),
    .qk_scaled_2_out(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_2_out),
    .qk_scaled_2_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_2_out_ap_vld),
    .qk_scaled_1_out(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_1_out),
    .qk_scaled_1_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_1_out_ap_vld),
    .qk_scaled_out(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_out),
    .qk_scaled_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_out_ap_vld)
);

attention_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4 grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start),
    .ap_done(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done),
    .ap_idle(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_idle),
    .ap_ready(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_ready),
    .qk_scaled_1_reload(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_1_out),
    .qk_scaled_reload(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_out),
    .qk_scaled_3_reload(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_3_out),
    .qk_scaled_2_reload(grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_qk_scaled_2_out),
    .qk_scaled_exp_3_out(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_3_out),
    .qk_scaled_exp_3_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_3_out_ap_vld),
    .qk_scaled_exp_2_out(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_2_out),
    .qk_scaled_exp_2_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_2_out_ap_vld),
    .qk_scaled_exp_1_out(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_1_out),
    .qk_scaled_exp_1_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_1_out_ap_vld),
    .qk_scaled_exp_out(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_out),
    .qk_scaled_exp_out_ap_vld(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_out_ap_vld)
);

attention_attention_Pipeline_VITIS_LOOP_8_1 grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start),
    .ap_done(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done),
    .ap_idle(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_idle),
    .ap_ready(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_ready),
    .out_r_Addr_A(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Addr_A),
    .out_r_EN_A(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_EN_A),
    .out_r_WEN_A(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_WEN_A),
    .out_r_Din_A(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Din_A),
    .out_r_Dout_A(32'd0),
    .out_r_Addr_B(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Addr_B),
    .out_r_EN_B(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_EN_B),
    .out_r_WEN_B(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_WEN_B),
    .out_r_Din_B(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Din_B),
    .out_r_Dout_B(32'd0),
    .qk_scaled_exp_2_reload(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_2_out),
    .qk_scaled_exp_reload(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_out),
    .qk_scaled_exp_3_reload(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_3_out),
    .qk_scaled_exp_1_reload(grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_qk_scaled_exp_1_out),
    .v_load(v_load_reg_413),
    .v_load_1(v_load_1_reg_418),
    .v_load_2(v_load_2_reg_433),
    .v_load_3(v_load_3_reg_438),
    .v_load_4(v_load_4_reg_455),
    .v_load_5(v_load_5_reg_460),
    .grp_fu_465_p_din0(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_din0),
    .grp_fu_465_p_din1(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_din1),
    .grp_fu_465_p_dout0(grp_fu_465_p2),
    .grp_fu_465_p_ce(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_ce),
    .grp_fu_469_p_din0(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_din0),
    .grp_fu_469_p_din1(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_din1),
    .grp_fu_469_p_dout0(grp_fu_469_p2),
    .grp_fu_469_p_ce(grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_ce)
);

attention_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .d_k(d_k),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

attention_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_465_p0),
    .din1(grp_fu_465_p1),
    .ce(grp_fu_465_ce),
    .dout(grp_fu_465_p2)
);

attention_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_469_p0),
    .din1(grp_fu_469_p1),
    .ce(grp_fu_469_ce),
    .dout(grp_fu_469_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_ready == 1'b1)) begin
            grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg <= 1'b1;
        end else if ((grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_ready == 1'b1)) begin
            grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call34) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg <= 1'b1;
        end else if ((grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_ready == 1'b1)) begin
            grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg <= 1'b1;
        end else if ((grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_ready == 1'b1)) begin
            grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_ready == 1'b1)) begin
            grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        d_k_read_reg_364 <= d_k;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        v_load_1_reg_418 <= v_Dout_A;
        v_load_reg_413 <= v_Dout_B;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done == 1'b1))) begin
        v_load_2_reg_433 <= v_Dout_B;
        v_load_3_reg_438 <= v_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        v_load_4_reg_455 <= v_Dout_B;
        v_load_5_reg_460 <= v_Dout_A;
    end
end

always @ (*) begin
    if ((grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_465_ce = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_465_ce = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_ce;
    end else begin
        grp_fu_465_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_465_p0 = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_465_p0 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_din0;
    end else begin
        grp_fu_465_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_465_p1 = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_465_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_465_p1 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_465_p_din1;
    end else begin
        grp_fu_465_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_469_ce = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_469_ce = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_ce;
    end else begin
        grp_fu_469_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_469_p0 = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_469_p0 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_din0;
    end else begin
        grp_fu_469_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_469_p1 = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_grp_fu_469_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_469_p1 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_grp_fu_469_p_din1;
    end else begin
        grp_fu_469_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_t_address0 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        k_t_address0 = grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_address0;
    end else begin
        k_t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_t_ce0 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        k_t_ce0 = grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_ce0;
    end else begin
        k_t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_t_ce1 = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_k_t_ce1;
    end else begin
        k_t_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        k_t_we0 = grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_t_we0;
    end else begin
        k_t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v_Addr_A_orig = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v_Addr_A_orig = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v_Addr_A_orig = 64'd3;
    end else begin
        v_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        v_Addr_B_orig = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v_Addr_B_orig = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v_Addr_B_orig = 64'd0;
    end else begin
        v_Addr_B_orig = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state8) & (grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state6) & (grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_done == 1'b1)))) begin
        v_EN_A_local = 1'b1;
    end else begin
        v_EN_A_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state8) & (grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state6) & (grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_done == 1'b1)))) begin
        v_EN_B_local = 1'b1;
    end else begin
        v_EN_B_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call34 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start = grp_attention_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_200_ap_start_reg;

assign grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start = grp_attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4_fu_214_ap_start_reg;

assign grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start = grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_ap_start_reg;

assign grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_ap_start_reg;

assign grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_ap_start_reg;

assign k_Addr_A = grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_Addr_A;

assign k_Clk_A = ap_clk;

assign k_Din_A = 32'd0;

assign k_EN_A = grp_attention_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_181_k_EN_A;

assign k_Rst_A = ap_rst_n_inv;

assign k_WEN_A = 4'd0;

assign out_r_Addr_A = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Addr_A;

assign out_r_Addr_B = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Addr_B;

assign out_r_Clk_A = ap_clk;

assign out_r_Clk_B = ap_clk;

assign out_r_Din_A = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Din_A;

assign out_r_Din_B = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_Din_B;

assign out_r_EN_A = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_EN_A;

assign out_r_EN_B = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_EN_B;

assign out_r_Rst_A = ap_rst_n_inv;

assign out_r_Rst_B = ap_rst_n_inv;

assign out_r_WEN_A = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_WEN_A;

assign out_r_WEN_B = grp_attention_Pipeline_VITIS_LOOP_8_1_fu_226_out_r_WEN_B;

assign q_Addr_A = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Addr_A;

assign q_Addr_B = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_Addr_B;

assign q_Clk_A = ap_clk;

assign q_Clk_B = ap_clk;

assign q_Din_A = 32'd0;

assign q_Din_B = 32'd0;

assign q_EN_A = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_EN_A;

assign q_EN_B = grp_attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_fu_189_q_EN_B;

assign q_Rst_A = ap_rst_n_inv;

assign q_Rst_B = ap_rst_n_inv;

assign q_WEN_A = 4'd0;

assign q_WEN_B = 4'd0;

assign v_Addr_A = v_Addr_A_local;

assign v_Addr_A_local = v_Addr_A_orig << 32'd2;

assign v_Addr_B = v_Addr_B_local;

assign v_Addr_B_local = v_Addr_B_orig << 32'd2;

assign v_Clk_A = ap_clk;

assign v_Clk_B = ap_clk;

assign v_Din_A = 32'd0;

assign v_Din_B = 32'd0;

assign v_EN_A = v_EN_A_local;

assign v_EN_B = v_EN_B_local;

assign v_Rst_A = ap_rst_n_inv;

assign v_Rst_B = ap_rst_n_inv;

assign v_WEN_A = 4'd0;

assign v_WEN_B = 4'd0;

endmodule //attention
