{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@280:332@HdlStmProcess", "end\n\n// Register Interface\nassign up_write = up_wr & up_sel;\n\nalways @(posedge s_axi_aclk)\nbegin\n\tif (s_axi_aresetn == 1'b0) begin\n\t\tup_enable <= 'h00;\n\t\tup_pause <= 'h00;\n\t\tup_dma_src_address <= 'h00;\n\t\tup_dma_dest_address <= 'h00;\n\t\tup_dma_y_length <= 'h00;\n\t\tup_dma_x_length <= 'h00;\n\t\tup_dma_dest_stride <= 'h00;\n\t\tup_dma_src_stride <= 'h00;\n\t\tup_irq_mask <= 3'b11;\n\t\tup_dma_req_valid <= 1'b0;\n\t\tup_scratch <= 'h00;\n\t\tup_ack <= 1'b0;\n\tend else begin\n\t\tup_ack <= up_sel;\n\t\tif (up_enable == 1'b1) begin\n\t\t\tif (up_write && up_addr[11:0] == 12'h102) begin\n\t\t\t\tup_dma_req_valid <= up_dma_req_valid | up_wdata[0];\n\t\t\tend else if (up_sot) begin\n\t\t\t\tup_dma_req_valid <= 1'b0;\n\t\t\tend\n\t\tend else begin\n\t\t\tup_dma_req_valid <= 1'b0;\n\t\tend\n\n\t\tif (up_write) begin\n\t\t\tcase (up_addr[11:0])\n\t\t\t12'h002: up_scratch <= up_wdata;\n\t\t\t12'h020: up_irq_mask <= up_wdata;\n\t\t\t12'h100: {up_pause, up_enable} <= up_wdata[1:0];\n\t\t\t12'h103: if (C_CYCLIC) up_dma_cyclic <= up_wdata[0];\n\t\t\t12'h104: up_dma_dest_address <= up_wdata[31:C_ADDR_ALIGN_BITS];\n\t\t\t12'h105: up_dma_src_address <= up_wdata[31:C_ADDR_ALIGN_BITS];\n\t\t\t12'h106: up_dma_x_length <= up_wdata[C_DMA_LENGTH_WIDTH-1:0];\n\t\t\t12'h107: up_dma_y_length <= up_wdata[C_DMA_LENGTH_WIDTH-1:0];\n\t\t\t12'h108: up_dma_dest_stride <= up_wdata[C_DMA_LENGTH_WIDTH-1:0];\n\t\t\t12'h109: up_dma_src_stride <= up_wdata[C_DMA_LENGTH_WIDTH-1:0];\n\t\t\tendcase\n\t\tend\n\tend\nend\n\nalways @(posedge s_axi_aclk)\nbegin\n\tif (s_axi_aresetn == 1'b0) begin\n\t\tup_rdata <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[318, "\t\t\t12'h104: up_dma_dest_address <= up_wdata[31:C_ADDR_ALIGN_BITS];\n"], [319, "\t\t\t12'h105: up_dma_src_address <= up_wdata[31:C_ADDR_ALIGN_BITS];\n"]], "Add": [[319, "\t\t\t12'h104: up_dma_dest_address <= up_wdata[31:BYTES_PER_BEAT_WIDTH_DEST];\n"], [319, "\t\t\t12'h105: up_dma_src_address <= up_wdata[31:BYTES_PER_BEAT_WIDTH_SRC];\n"]]}}