TimeQuest Timing Analyzer report for fir
Thu Dec 03 13:30:00 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width
 12. Clock to Output Times
 13. Minimum Clock to Output Times
 14. Fast Model Setup Summary
 15. Fast Model Hold Summary
 16. Fast Model Recovery Summary
 17. Fast Model Removal Summary
 18. Fast Model Minimum Pulse Width
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Multicorner Timing Analysis Summary
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Setup Transfers
 25. Hold Transfers
 26. Report TCCS
 27. Report RSKM
 28. Unconstrained Paths
 29. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition ;
; Revision Name      ; fir                                                            ;
; Device Family      ; Cyclone II                                                     ;
; Device Name        ; EP2C50F672C6                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Unavailable                                                    ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; fir.sdc       ; OK     ; Thu Dec 03 13:29:58 2015 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 16.700 ; 59.88 MHz ; 0.000 ; 8.350 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 210.84 MHz ; 210.84 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 11.957 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.519 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[10][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[10][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[14][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[14][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[18][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[18][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[5][13]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[5][13]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[5][14]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[5][14]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[5][15]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[5][15]                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; y_out[*]   ; clk        ; 9.108 ; 9.108 ; Rise       ; clk             ;
;  y_out[0]  ; clk        ; 7.628 ; 7.628 ; Rise       ; clk             ;
;  y_out[1]  ; clk        ; 8.361 ; 8.361 ; Rise       ; clk             ;
;  y_out[2]  ; clk        ; 7.830 ; 7.830 ; Rise       ; clk             ;
;  y_out[3]  ; clk        ; 8.342 ; 8.342 ; Rise       ; clk             ;
;  y_out[4]  ; clk        ; 7.343 ; 7.343 ; Rise       ; clk             ;
;  y_out[5]  ; clk        ; 8.402 ; 8.402 ; Rise       ; clk             ;
;  y_out[6]  ; clk        ; 7.875 ; 7.875 ; Rise       ; clk             ;
;  y_out[7]  ; clk        ; 7.335 ; 7.335 ; Rise       ; clk             ;
;  y_out[8]  ; clk        ; 8.815 ; 8.815 ; Rise       ; clk             ;
;  y_out[9]  ; clk        ; 7.414 ; 7.414 ; Rise       ; clk             ;
;  y_out[10] ; clk        ; 9.108 ; 9.108 ; Rise       ; clk             ;
;  y_out[11] ; clk        ; 8.820 ; 8.820 ; Rise       ; clk             ;
;  y_out[12] ; clk        ; 8.664 ; 8.664 ; Rise       ; clk             ;
;  y_out[13] ; clk        ; 7.887 ; 7.887 ; Rise       ; clk             ;
;  y_out[14] ; clk        ; 7.328 ; 7.328 ; Rise       ; clk             ;
;  y_out[15] ; clk        ; 8.194 ; 8.194 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; y_out[*]   ; clk        ; 7.328 ; 7.328 ; Rise       ; clk             ;
;  y_out[0]  ; clk        ; 7.628 ; 7.628 ; Rise       ; clk             ;
;  y_out[1]  ; clk        ; 8.361 ; 8.361 ; Rise       ; clk             ;
;  y_out[2]  ; clk        ; 7.830 ; 7.830 ; Rise       ; clk             ;
;  y_out[3]  ; clk        ; 8.342 ; 8.342 ; Rise       ; clk             ;
;  y_out[4]  ; clk        ; 7.343 ; 7.343 ; Rise       ; clk             ;
;  y_out[5]  ; clk        ; 8.402 ; 8.402 ; Rise       ; clk             ;
;  y_out[6]  ; clk        ; 7.875 ; 7.875 ; Rise       ; clk             ;
;  y_out[7]  ; clk        ; 7.335 ; 7.335 ; Rise       ; clk             ;
;  y_out[8]  ; clk        ; 8.815 ; 8.815 ; Rise       ; clk             ;
;  y_out[9]  ; clk        ; 7.414 ; 7.414 ; Rise       ; clk             ;
;  y_out[10] ; clk        ; 9.108 ; 9.108 ; Rise       ; clk             ;
;  y_out[11] ; clk        ; 8.820 ; 8.820 ; Rise       ; clk             ;
;  y_out[12] ; clk        ; 8.664 ; 8.664 ; Rise       ; clk             ;
;  y_out[13] ; clk        ; 7.887 ; 7.887 ; Rise       ; clk             ;
;  y_out[14] ; clk        ; 7.328 ; 7.328 ; Rise       ; clk             ;
;  y_out[15] ; clk        ; 8.194 ; 8.194 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 14.240 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.239 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg10 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg11 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg12 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg13 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13                   ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13                   ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9                    ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9                    ;
; 6.223 ; 8.350        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 6.223 ; 8.350        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; altshift_taps:addin_rtl_0|shift_taps_p1m:auto_generated|altsyncram_8981:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[10][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[10][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[14][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[14][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[18][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[18][27]                                                                                                       ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[5][13]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[5][13]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[5][14]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[5][14]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; addin[5][15]                                                                                                        ;
; 7.350 ; 8.350        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; addin[5][15]                                                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; y_out[*]   ; clk        ; 4.996 ; 4.996 ; Rise       ; clk             ;
;  y_out[0]  ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  y_out[1]  ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
;  y_out[2]  ; clk        ; 4.377 ; 4.377 ; Rise       ; clk             ;
;  y_out[3]  ; clk        ; 4.519 ; 4.519 ; Rise       ; clk             ;
;  y_out[4]  ; clk        ; 4.156 ; 4.156 ; Rise       ; clk             ;
;  y_out[5]  ; clk        ; 4.555 ; 4.555 ; Rise       ; clk             ;
;  y_out[6]  ; clk        ; 4.410 ; 4.410 ; Rise       ; clk             ;
;  y_out[7]  ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
;  y_out[8]  ; clk        ; 4.861 ; 4.861 ; Rise       ; clk             ;
;  y_out[9]  ; clk        ; 4.208 ; 4.208 ; Rise       ; clk             ;
;  y_out[10] ; clk        ; 4.996 ; 4.996 ; Rise       ; clk             ;
;  y_out[11] ; clk        ; 4.783 ; 4.783 ; Rise       ; clk             ;
;  y_out[12] ; clk        ; 4.686 ; 4.686 ; Rise       ; clk             ;
;  y_out[13] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  y_out[14] ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
;  y_out[15] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; y_out[*]   ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
;  y_out[0]  ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  y_out[1]  ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
;  y_out[2]  ; clk        ; 4.377 ; 4.377 ; Rise       ; clk             ;
;  y_out[3]  ; clk        ; 4.519 ; 4.519 ; Rise       ; clk             ;
;  y_out[4]  ; clk        ; 4.156 ; 4.156 ; Rise       ; clk             ;
;  y_out[5]  ; clk        ; 4.555 ; 4.555 ; Rise       ; clk             ;
;  y_out[6]  ; clk        ; 4.410 ; 4.410 ; Rise       ; clk             ;
;  y_out[7]  ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
;  y_out[8]  ; clk        ; 4.861 ; 4.861 ; Rise       ; clk             ;
;  y_out[9]  ; clk        ; 4.208 ; 4.208 ; Rise       ; clk             ;
;  y_out[10] ; clk        ; 4.996 ; 4.996 ; Rise       ; clk             ;
;  y_out[11] ; clk        ; 4.783 ; 4.783 ; Rise       ; clk             ;
;  y_out[12] ; clk        ; 4.686 ; 4.686 ; Rise       ; clk             ;
;  y_out[13] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  y_out[14] ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
;  y_out[15] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 11.957 ; 0.239 ; N/A      ; N/A     ; 6.223               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; N/A                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; y_out[*]   ; clk        ; 9.108 ; 9.108 ; Rise       ; clk             ;
;  y_out[0]  ; clk        ; 7.628 ; 7.628 ; Rise       ; clk             ;
;  y_out[1]  ; clk        ; 8.361 ; 8.361 ; Rise       ; clk             ;
;  y_out[2]  ; clk        ; 7.830 ; 7.830 ; Rise       ; clk             ;
;  y_out[3]  ; clk        ; 8.342 ; 8.342 ; Rise       ; clk             ;
;  y_out[4]  ; clk        ; 7.343 ; 7.343 ; Rise       ; clk             ;
;  y_out[5]  ; clk        ; 8.402 ; 8.402 ; Rise       ; clk             ;
;  y_out[6]  ; clk        ; 7.875 ; 7.875 ; Rise       ; clk             ;
;  y_out[7]  ; clk        ; 7.335 ; 7.335 ; Rise       ; clk             ;
;  y_out[8]  ; clk        ; 8.815 ; 8.815 ; Rise       ; clk             ;
;  y_out[9]  ; clk        ; 7.414 ; 7.414 ; Rise       ; clk             ;
;  y_out[10] ; clk        ; 9.108 ; 9.108 ; Rise       ; clk             ;
;  y_out[11] ; clk        ; 8.820 ; 8.820 ; Rise       ; clk             ;
;  y_out[12] ; clk        ; 8.664 ; 8.664 ; Rise       ; clk             ;
;  y_out[13] ; clk        ; 7.887 ; 7.887 ; Rise       ; clk             ;
;  y_out[14] ; clk        ; 7.328 ; 7.328 ; Rise       ; clk             ;
;  y_out[15] ; clk        ; 8.194 ; 8.194 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; y_out[*]   ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
;  y_out[0]  ; clk        ; 4.293 ; 4.293 ; Rise       ; clk             ;
;  y_out[1]  ; clk        ; 4.529 ; 4.529 ; Rise       ; clk             ;
;  y_out[2]  ; clk        ; 4.377 ; 4.377 ; Rise       ; clk             ;
;  y_out[3]  ; clk        ; 4.519 ; 4.519 ; Rise       ; clk             ;
;  y_out[4]  ; clk        ; 4.156 ; 4.156 ; Rise       ; clk             ;
;  y_out[5]  ; clk        ; 4.555 ; 4.555 ; Rise       ; clk             ;
;  y_out[6]  ; clk        ; 4.410 ; 4.410 ; Rise       ; clk             ;
;  y_out[7]  ; clk        ; 4.152 ; 4.152 ; Rise       ; clk             ;
;  y_out[8]  ; clk        ; 4.861 ; 4.861 ; Rise       ; clk             ;
;  y_out[9]  ; clk        ; 4.208 ; 4.208 ; Rise       ; clk             ;
;  y_out[10] ; clk        ; 4.996 ; 4.996 ; Rise       ; clk             ;
;  y_out[11] ; clk        ; 4.783 ; 4.783 ; Rise       ; clk             ;
;  y_out[12] ; clk        ; 4.686 ; 4.686 ; Rise       ; clk             ;
;  y_out[13] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
;  y_out[14] ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
;  y_out[15] ; clk        ; 4.417 ; 4.417 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1634     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1634     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 03 13:29:58 2015
Info: Command: quartus_sta fir -c fir
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'fir.sdc'
Warning: Node: clk_io was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 11.957
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.957         0.000 clk 
Info: Worst-case hold slack is 0.519
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.519         0.000 clk 
Info: No recovery paths to report
Info: No removal paths to report
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 16 output pins without output pin load capacitance assignment
    Info: Pin "y_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "y_out[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Node: clk_io was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 14.240
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.240         0.000 clk 
Info: Worst-case hold slack is 0.239
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.239         0.000 clk 
Info: No recovery paths to report
Info: No removal paths to report
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 260 megabytes
    Info: Processing ended: Thu Dec 03 13:30:00 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


