Loading plugins phase: Elapsed time ==> 0s.161ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -d CY8C4248AZI-L485 -s C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.535ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.072ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BLDC_Motor_Board.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -dcpsoc3 BLDC_Motor_Board.v -verilog
======================================================================

======================================================================
Compiling:  BLDC_Motor_Board.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -dcpsoc3 BLDC_Motor_Board.v -verilog
======================================================================

======================================================================
Compiling:  BLDC_Motor_Board.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -dcpsoc3 -verilog BLDC_Motor_Board.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 26 19:21:50 2024


======================================================================
Compiling:  BLDC_Motor_Board.v
Program  :   vpp
Options  :    -yv2 -q10 BLDC_Motor_Board.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 26 19:21:50 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BLDC_Motor_Board.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BLDC_Motor_Board.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -dcpsoc3 -verilog BLDC_Motor_Board.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 26 19:21:50 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\codegentemp\BLDC_Motor_Board.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\codegentemp\BLDC_Motor_Board.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  BLDC_Motor_Board.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -dcpsoc3 -verilog BLDC_Motor_Board.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 26 19:21:50 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\codegentemp\BLDC_Motor_Board.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\codegentemp\BLDC_Motor_Board.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN:Net_15\
	\CAN:Net_13\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_598
	Net_599
	Net_600
	Net_601
	Net_602
	Net_603
	Net_604
	Net_607
	Net_608
	Net_615
	\Current_Sensor_I2C:Net_1257\
	\Current_Sensor_I2C:uncfg_rx_irq\
	\Current_Sensor_I2C:Net_1099\
	\Current_Sensor_I2C:Net_1258\
	Net_554
	Net_555
	Net_556
	Net_557
	Net_558
	Net_559
	Net_560
	Net_563
	Net_564
	Net_571
	\TMC6100_SPI:Net_1257\
	\TMC6100_SPI:uncfg_rx_irq\
	\TMC6100_SPI:Net_1099\
	\TMC6100_SPI:Net_1258\
	Net_576
	Net_577
	Net_578
	Net_579
	Net_580
	Net_581
	Net_582
	Net_585
	Net_586
	Net_593
	\Timer_Rotor_Delay:TimerUDB:ctrl_ten\
	\Timer_Rotor_Delay:TimerUDB:ctrl_cmode_0\
	\Timer_Rotor_Delay:TimerUDB:ctrl_tmode_1\
	\Timer_Rotor_Delay:TimerUDB:ctrl_tmode_0\
	\Timer_Rotor_Delay:TimerUDB:ctrl_ic_1\
	\Timer_Rotor_Delay:TimerUDB:ctrl_ic_0\
	Net_1447
	\Timer_Rotor_Delay:TimerUDB:zeros_3\
	\Timer_Rotor_Delay:TimerUDB:zeros_2\
	\Limit_Register:status_7\
	\Timer_Period_Reset:TimerUDB:ctrl_ten\
	\Timer_Period_Reset:TimerUDB:ctrl_cmode_0\
	\Timer_Period_Reset:TimerUDB:ctrl_tmode_1\
	\Timer_Period_Reset:TimerUDB:ctrl_tmode_0\
	\Timer_Period_Reset:TimerUDB:ctrl_ic_1\
	\Timer_Period_Reset:TimerUDB:ctrl_ic_0\
	Net_1593


Deleted 61 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__HALL1_net_0
Aliasing tmpOE__UH_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__UL_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__VH_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__VL_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__WH_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__WL_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__HALL2_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__HALL3_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__RX_1_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__TX_1_net_0 to tmpOE__HALL1_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__HALL1_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__HALL1_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing tmpOE__ERROR_LED_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__DEBUG_LED_net_0 to tmpOE__HALL1_net_0
Aliasing \Current_Sensor_I2C:select_s_wire\ to zero
Aliasing \Current_Sensor_I2C:rx_wire\ to zero
Aliasing \Current_Sensor_I2C:sclk_s_wire\ to zero
Aliasing \Current_Sensor_I2C:mosi_s_wire\ to zero
Aliasing \Current_Sensor_I2C:miso_m_wire\ to zero
Aliasing \Current_Sensor_I2C:tmpOE__sda_net_0\ to tmpOE__HALL1_net_0
Aliasing \Current_Sensor_I2C:tmpOE__scl_net_0\ to tmpOE__HALL1_net_0
Aliasing \Current_Sensor_I2C:cts_wire\ to zero
Aliasing tmpOE__CAN_LED_net_0 to tmpOE__HALL1_net_0
Aliasing \Address_Register:status_4\ to zero
Aliasing \Address_Register:status_5\ to zero
Aliasing \Address_Register:status_6\ to zero
Aliasing \Address_Register:status_7\ to zero
Aliasing tmpOE__DRV_EN_net_0 to tmpOE__HALL1_net_0
Aliasing \TMC6100_SPI:tmpOE__ss_s_net_0\ to tmpOE__HALL1_net_0
Aliasing \TMC6100_SPI:rx_wire\ to zero
Aliasing \TMC6100_SPI:miso_m_wire\ to zero
Aliasing \TMC6100_SPI:tmpOE__miso_s_net_0\ to tmpOE__HALL1_net_0
Aliasing \TMC6100_SPI:tmpOE__sclk_s_net_0\ to tmpOE__HALL1_net_0
Aliasing \TMC6100_SPI:tmpOE__mosi_s_net_0\ to tmpOE__HALL1_net_0
Aliasing \TMC6100_SPI:cts_wire\ to zero
Aliasing tmpOE__DIP_1_net_0 to tmpOE__HALL1_net_0
Aliasing Net_12 to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:trigger_enable\ to tmpOE__HALL1_net_0
Aliasing \Timer_Rotor_Delay:TimerUDB:status_6\ to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:status_5\ to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:status_4\ to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:status_0\ to \Timer_Rotor_Delay:TimerUDB:tc_i\
Aliasing tmpOE__Pin_Limit_2_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__Pin_Limit_1_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__FAULT_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__Cur_Alert_1_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__Cur_Alert_2_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__Cur_Alert_3_net_0 to tmpOE__HALL1_net_0
Aliasing \Limit_Register:status_6\ to zero
Aliasing \Limit_Register:status_5\ to zero
Aliasing \Limit_Register:status_4\ to zero
Aliasing \Limit_Register:status_3\ to zero
Aliasing \Limit_Register:status_2\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:trigger_enable\ to tmpOE__HALL1_net_0
Aliasing \Timer_Period_Reset:TimerUDB:status_6\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:status_5\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:status_4\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:status_0\ to \Timer_Period_Reset:TimerUDB:tc_i\
Aliasing Net_1597 to zero
Aliasing tmpOE__DIP_2_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__DIP_3_net_0 to tmpOE__HALL1_net_0
Aliasing tmpOE__DIP_4_net_0 to tmpOE__HALL1_net_0
Aliasing \Debouncer:DEBOUNCER[0]:d_sync_1\\D\ to Net_796_0
Aliasing Net_1555_0D to zero
Aliasing Net_1554_0D to zero
Aliasing Net_1553_0D to zero
Aliasing \Debouncer:DEBOUNCER[1]:d_sync_1\\D\ to Net_796_1
Aliasing Net_1555_1D to zero
Aliasing Net_1554_1D to zero
Aliasing Net_1553_1D to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Rotor_Delay:TimerUDB:hwEnable_reg\\D\ to \Timer_Rotor_Delay:TimerUDB:run_mode\
Aliasing \Timer_Rotor_Delay:TimerUDB:capture_out_reg_i\\D\ to \Timer_Rotor_Delay:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_Period_Reset:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:hwEnable_reg\\D\ to \Timer_Period_Reset:TimerUDB:run_mode\
Aliasing \Timer_Period_Reset:TimerUDB:capture_out_reg_i\\D\ to \Timer_Period_Reset:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__UH_net_0[9] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__UL_net_0[15] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__VH_net_0[21] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__VL_net_0[27] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__WH_net_0[33] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__WL_net_0[39] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__HALL2_net_0[45] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__HALL3_net_0[51] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__RX_1_net_0[57] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__TX_1_net_0[63] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[79] = zero[2]
Removing Rhs of wire \UART:rx_wire\[80] = \UART:Net_1268\[81]
Removing Lhs of wire \UART:Net_1170\[84] = \UART:Net_847\[78]
Removing Lhs of wire \UART:sclk_s_wire\[85] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[86] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[87] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[89] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[98] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \UART:cts_wire\[102] = zero[2]
Removing Lhs of wire tmpOE__ERROR_LED_net_0[129] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__DEBUG_LED_net_0[135] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Current_Sensor_I2C:select_s_wire\[142] = zero[2]
Removing Lhs of wire \Current_Sensor_I2C:rx_wire\[143] = zero[2]
Removing Lhs of wire \Current_Sensor_I2C:Net_1170\[146] = \Current_Sensor_I2C:Net_847\[141]
Removing Lhs of wire \Current_Sensor_I2C:sclk_s_wire\[147] = zero[2]
Removing Lhs of wire \Current_Sensor_I2C:mosi_s_wire\[148] = zero[2]
Removing Lhs of wire \Current_Sensor_I2C:miso_m_wire\[149] = zero[2]
Removing Lhs of wire \Current_Sensor_I2C:tmpOE__sda_net_0\[151] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Current_Sensor_I2C:tmpOE__scl_net_0\[157] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Current_Sensor_I2C:cts_wire\[166] = zero[2]
Removing Lhs of wire tmpOE__CAN_LED_net_0[193] = tmpOE__HALL1_net_0[1]
Removing Rhs of wire Net_796_0[204] = \Debouncer:DEBOUNCER[0]:d_sync_0\[201]
Removing Rhs of wire Net_796_1[211] = \Debouncer:DEBOUNCER[1]:d_sync_0\[208]
Removing Lhs of wire \Address_Register:status_0\[215] = Net_114[190]
Removing Lhs of wire \Address_Register:status_1\[216] = Net_115[217]
Removing Lhs of wire \Address_Register:status_2\[218] = Net_116[219]
Removing Lhs of wire \Address_Register:status_3\[220] = Net_117[221]
Removing Lhs of wire \Address_Register:status_4\[222] = zero[2]
Removing Lhs of wire \Address_Register:status_5\[223] = zero[2]
Removing Lhs of wire \Address_Register:status_6\[224] = zero[2]
Removing Lhs of wire \Address_Register:status_7\[225] = zero[2]
Removing Lhs of wire tmpOE__DRV_EN_net_0[228] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \TMC6100_SPI:tmpOE__ss_s_net_0\[236] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \TMC6100_SPI:select_s_wire\[241] = \TMC6100_SPI:Net_1297\[237]
Removing Lhs of wire \TMC6100_SPI:rx_wire\[242] = zero[2]
Removing Lhs of wire \TMC6100_SPI:Net_1170\[245] = \TMC6100_SPI:Net_847\[234]
Removing Rhs of wire \TMC6100_SPI:sclk_s_wire\[246] = \TMC6100_SPI:Net_1320\[247]
Removing Rhs of wire \TMC6100_SPI:mosi_s_wire\[248] = \TMC6100_SPI:Net_252\[249]
Removing Lhs of wire \TMC6100_SPI:miso_m_wire\[250] = zero[2]
Removing Lhs of wire \TMC6100_SPI:tmpOE__miso_s_net_0\[252] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \TMC6100_SPI:tmpOE__sclk_s_net_0\[261] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \TMC6100_SPI:tmpOE__mosi_s_net_0\[266] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \TMC6100_SPI:cts_wire\[270] = zero[2]
Removing Lhs of wire tmpOE__DIP_1_net_0[297] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire Net_12[303] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:ctrl_enable\[317] = \Timer_Rotor_Delay:TimerUDB:control_7\[309]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:ctrl_cmode_1\[319] = zero[2]
Removing Rhs of wire \Timer_Rotor_Delay:TimerUDB:timer_enable\[328] = \Timer_Rotor_Delay:TimerUDB:runmode_enable\[341]
Removing Rhs of wire \Timer_Rotor_Delay:TimerUDB:run_mode\[329] = \Timer_Rotor_Delay:TimerUDB:hwEnable\[330]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:run_mode\[329] = \Timer_Rotor_Delay:TimerUDB:control_7\[309]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:trigger_enable\[332] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:tc_i\[334] = \Timer_Rotor_Delay:TimerUDB:status_tc\[331]
Removing Rhs of wire Net_1458[337] = \Timer_Rotor_Delay:TimerUDB:tc_reg_i\[335]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:capt_fifo_load_int\[340] = \Timer_Rotor_Delay:TimerUDB:capt_fifo_load\[327]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:status_6\[343] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:status_5\[344] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:status_4\[345] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:status_0\[346] = \Timer_Rotor_Delay:TimerUDB:status_tc\[331]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:status_1\[347] = \Timer_Rotor_Delay:TimerUDB:capt_fifo_load\[327]
Removing Rhs of wire \Timer_Rotor_Delay:TimerUDB:status_2\[348] = \Timer_Rotor_Delay:TimerUDB:fifo_full\[349]
Removing Rhs of wire \Timer_Rotor_Delay:TimerUDB:status_3\[350] = \Timer_Rotor_Delay:TimerUDB:fifo_nempty\[351]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:cs_addr_2\[354] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:cs_addr_1\[355] = \Timer_Rotor_Delay:TimerUDB:trig_reg\[342]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:cs_addr_0\[356] = \Timer_Rotor_Delay:TimerUDB:per_zero\[333]
Removing Lhs of wire tmpOE__Pin_Limit_2_net_0[441] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__Pin_Limit_1_net_0[446] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__FAULT_net_0[452] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__Cur_Alert_1_net_0[458] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__Cur_Alert_2_net_0[464] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__Cur_Alert_3_net_0[470] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Limit_Register:status_6\[478] = zero[2]
Removing Lhs of wire \Limit_Register:status_5\[479] = zero[2]
Removing Lhs of wire \Limit_Register:status_4\[480] = zero[2]
Removing Lhs of wire \Limit_Register:status_3\[481] = zero[2]
Removing Lhs of wire \Limit_Register:status_2\[482] = zero[2]
Removing Lhs of wire \Limit_Register:status_1\[483] = Net_796_1[211]
Removing Lhs of wire \Limit_Register:status_0\[484] = Net_796_0[204]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:ctrl_enable\[499] = \Timer_Period_Reset:TimerUDB:control_7\[491]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:ctrl_cmode_1\[501] = zero[2]
Removing Rhs of wire \Timer_Period_Reset:TimerUDB:timer_enable\[510] = \Timer_Period_Reset:TimerUDB:runmode_enable\[523]
Removing Rhs of wire \Timer_Period_Reset:TimerUDB:run_mode\[511] = \Timer_Period_Reset:TimerUDB:hwEnable\[512]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:run_mode\[511] = \Timer_Period_Reset:TimerUDB:control_7\[491]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:trigger_enable\[514] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:tc_i\[516] = \Timer_Period_Reset:TimerUDB:status_tc\[513]
Removing Rhs of wire Net_1598[519] = \Timer_Period_Reset:TimerUDB:tc_reg_i\[517]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:capt_fifo_load_int\[522] = \Timer_Period_Reset:TimerUDB:capt_fifo_load\[509]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:status_6\[525] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:status_5\[526] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:status_4\[527] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:status_0\[528] = \Timer_Period_Reset:TimerUDB:status_tc\[513]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:status_1\[529] = \Timer_Period_Reset:TimerUDB:capt_fifo_load\[509]
Removing Rhs of wire \Timer_Period_Reset:TimerUDB:status_2\[530] = \Timer_Period_Reset:TimerUDB:fifo_full\[531]
Removing Rhs of wire \Timer_Period_Reset:TimerUDB:status_3\[532] = \Timer_Period_Reset:TimerUDB:fifo_nempty\[533]
Removing Lhs of wire Net_1597[535] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:cs_addr_2\[537] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:cs_addr_1\[538] = \Timer_Period_Reset:TimerUDB:trig_reg\[524]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:cs_addr_0\[539] = \Timer_Period_Reset:TimerUDB:per_zero\[515]
Removing Lhs of wire tmpOE__DIP_2_net_0[573] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__DIP_3_net_0[579] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire tmpOE__DIP_4_net_0[585] = tmpOE__HALL1_net_0[1]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_0\\D\[589] = Net_1364_0[202]
Removing Lhs of wire \Debouncer:DEBOUNCER[0]:d_sync_1\\D\[590] = Net_796_0[204]
Removing Lhs of wire Net_1555_0D[591] = zero[2]
Removing Lhs of wire Net_1554_0D[592] = zero[2]
Removing Lhs of wire Net_1553_0D[593] = zero[2]
Removing Lhs of wire \Debouncer:DEBOUNCER[1]:d_sync_0\\D\[594] = Net_1364_1[209]
Removing Lhs of wire \Debouncer:DEBOUNCER[1]:d_sync_1\\D\[595] = Net_796_1[211]
Removing Lhs of wire Net_1555_1D[596] = zero[2]
Removing Lhs of wire Net_1554_1D[597] = zero[2]
Removing Lhs of wire Net_1553_1D[598] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:capture_last\\D\[599] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:tc_reg_i\\D\[600] = \Timer_Rotor_Delay:TimerUDB:status_tc\[331]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:hwEnable_reg\\D\[601] = \Timer_Rotor_Delay:TimerUDB:control_7\[309]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:capture_out_reg_i\\D\[602] = \Timer_Rotor_Delay:TimerUDB:capt_fifo_load\[327]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:capture_last\\D\[603] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:tc_reg_i\\D\[604] = \Timer_Period_Reset:TimerUDB:status_tc\[513]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:hwEnable_reg\\D\[605] = \Timer_Period_Reset:TimerUDB:control_7\[491]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:capture_out_reg_i\\D\[606] = \Timer_Period_Reset:TimerUDB:capt_fifo_load\[509]

------------------------------------------------------
Aliased 0 equations, 129 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__HALL1_net_0' (cost = 0):
tmpOE__HALL1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Rotor_Delay:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Rotor_Delay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Rotor_Delay:TimerUDB:timer_enable\' (cost = 0):
\Timer_Rotor_Delay:TimerUDB:timer_enable\ <= (\Timer_Rotor_Delay:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Period_Reset:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Period_Reset:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Period_Reset:TimerUDB:timer_enable\' (cost = 0):
\Timer_Period_Reset:TimerUDB:timer_enable\ <= (\Timer_Period_Reset:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_Rotor_Delay:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_Period_Reset:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:capt_fifo_load\[327] = zero[2]
Removing Lhs of wire \Timer_Rotor_Delay:TimerUDB:trig_reg\[342] = \Timer_Rotor_Delay:TimerUDB:control_7\[309]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:capt_fifo_load\[509] = zero[2]
Removing Lhs of wire \Timer_Period_Reset:TimerUDB:trig_reg\[524] = \Timer_Period_Reset:TimerUDB:control_7\[491]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj" -dcpsoc3 BLDC_Motor_Board.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.881ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 26 February 2024 19:21:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\M4rz4n\Desktop\Husky Robotics\Firmware\BLDC\BLDC_Motor_Board_PY2023\BLDC_Motor_Board.cydsn\BLDC_Motor_Board.cyprj -d CY8C4248AZI-L485 BLDC_Motor_Board.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_1555_0 from registered to combinatorial
    Converted constant MacroCell: Net_1554_0 from registered to combinatorial
    Converted constant MacroCell: Net_1553_0 from registered to combinatorial
    Converted constant MacroCell: Net_1555_1 from registered to combinatorial
    Converted constant MacroCell: Net_1554_1 from registered to combinatorial
    Converted constant MacroCell: Net_1553_1 from registered to combinatorial
    Converted constant MacroCell: \Timer_Rotor_Delay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Rotor_Delay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Period_Reset:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Period_Reset:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock LFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'CAN_HFCLK'. Fanout=0
    Fixed Function Clock 2: Automatic-assigning  clock 'TMC6100_SPI_SCBCLK'. Signal=\TMC6100_SPI:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'Current_Sensor_I2C_SCBCLK'. Signal=\Current_Sensor_I2C:Net_847_ff3\
    Fixed Function Clock 4: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff4\
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_1496_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Rotor_Delay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LFClk was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: ClockBlock_LFClk__SYNC:synccell.out
    UDB Clk/Enable \Timer_Rotor_Delay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: LFClk was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: ClockBlock_LFClk__SYNC_1:synccell.out
    UDB Clk/Enable \Timer_Period_Reset:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Period_Reset:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = HALL1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HALL1(0)__PA ,
            pad => HALL1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UH(0)__PA ,
            pad => UH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UL(0)__PA ,
            pad => UL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VH(0)__PA ,
            pad => VH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VL(0)__PA ,
            pad => VL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WH(0)__PA ,
            pad => WH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WL(0)__PA ,
            pad => WL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HALL2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HALL2(0)__PA ,
            pad => HALL2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HALL3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HALL3(0)__PA ,
            pad => HALL3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_1(0)__PA ,
            fb => Net_11 ,
            pad => RX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_1(0)__PA ,
            pin_input => Net_83 ,
            pad => TX_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ERROR_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ERROR_LED(0)__PA ,
            pad => ERROR_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEBUG_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DEBUG_LED(0)__PA ,
            pad => DEBUG_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Current_Sensor_I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Current_Sensor_I2C:sda(0)\__PA ,
            fb => Net_569 ,
            pad => \Current_Sensor_I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Current_Sensor_I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Current_Sensor_I2C:scl(0)\__PA ,
            fb => Net_568 ,
            pad => \Current_Sensor_I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CAN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_LED(0)__PA ,
            pad => CAN_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DRV_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DRV_EN(0)__PA ,
            pad => DRV_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \TMC6100_SPI:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \TMC6100_SPI:ss_s(0)\__PA ,
            fb => \TMC6100_SPI:Net_1297\ ,
            pad => \TMC6100_SPI:ss_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \TMC6100_SPI:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \TMC6100_SPI:miso_s(0)\__PA ,
            pin_input => \TMC6100_SPI:miso_s_wire\ ,
            pad => \TMC6100_SPI:miso_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \TMC6100_SPI:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \TMC6100_SPI:sclk_s(0)\__PA ,
            fb => \TMC6100_SPI:sclk_s_wire\ ,
            pad => \TMC6100_SPI:sclk_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \TMC6100_SPI:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \TMC6100_SPI:mosi_s(0)\__PA ,
            fb => \TMC6100_SPI:mosi_s_wire\ ,
            pad => \TMC6100_SPI:mosi_s(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = DIP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_1(0)__PA ,
            fb => Net_266 ,
            pad => DIP_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Limit_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Limit_2(0)__PA ,
            fb => Net_1363 ,
            pad => Pin_Limit_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Limit_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Limit_1(0)__PA ,
            fb => Net_1365 ,
            pad => Pin_Limit_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FAULT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FAULT(0)__PA ,
            pad => FAULT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cur_Alert_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cur_Alert_1(0)__PA ,
            pad => Cur_Alert_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cur_Alert_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cur_Alert_2(0)__PA ,
            pad => Cur_Alert_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cur_Alert_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cur_Alert_3(0)__PA ,
            pad => Cur_Alert_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_2(0)__PA ,
            fb => Net_1610 ,
            pad => DIP_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_3(0)__PA ,
            fb => Net_1611 ,
            pad => DIP_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP_4(0)__PA ,
            fb => Net_1612 ,
            pad => DIP_4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_114, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_266
        );
        Output = Net_114 (fanout=1)

    MacroCell: Name=\Timer_Rotor_Delay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Rotor_Delay:TimerUDB:control_7\ * 
              \Timer_Rotor_Delay:TimerUDB:per_zero\
        );
        Output = \Timer_Rotor_Delay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Period_Reset:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Period_Reset:TimerUDB:control_7\ * 
              \Timer_Period_Reset:TimerUDB:per_zero\
        );
        Output = \Timer_Period_Reset:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_115, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1610
        );
        Output = Net_115 (fanout=1)

    MacroCell: Name=Net_116, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1611
        );
        Output = Net_116 (fanout=1)

    MacroCell: Name=Net_117, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1612
        );
        Output = Net_117 (fanout=1)

    MacroCell: Name=Net_796_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1365
        );
        Output = Net_796_0 (fanout=1)

    MacroCell: Name=Net_796_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1363
        );
        Output = Net_796_1 (fanout=1)

    MacroCell: Name=Net_1458, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Timer_Rotor_Delay:TimerUDB:control_7\ * 
              \Timer_Rotor_Delay:TimerUDB:per_zero\
        );
        Output = Net_1458 (fanout=1)

    MacroCell: Name=Net_1598, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Period_Reset:TimerUDB:control_7\ * 
              \Timer_Period_Reset:TimerUDB:per_zero\
        );
        Output = Net_1598 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_Rotor_Delay:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Rotor_Delay:TimerUDB:per_zero\ ,
            chain_out => \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Next in chain : \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_1 => \Timer_Rotor_Delay:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Rotor_Delay:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Rotor_Delay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Rotor_Delay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Rotor_Delay:TimerUDB:status_2\ ,
            chain_in => \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Previous in chain : \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_Period_Reset:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_1496_digital ,
            cs_addr_1 => \Timer_Period_Reset:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Period_Reset:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Period_Reset:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Period_Reset:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Period_Reset:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Address_Register:sts:sts_reg\
        PORT MAP (
            status_3 => Net_117 ,
            status_2 => Net_116 ,
            status_1 => Net_115 ,
            status_0 => Net_114 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_Rotor_Delay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            status_3 => \Timer_Rotor_Delay:TimerUDB:status_3\ ,
            status_2 => \Timer_Rotor_Delay:TimerUDB:status_2\ ,
            status_0 => \Timer_Rotor_Delay:TimerUDB:status_tc\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)

    statusicell: Name =\Limit_Register:sts_intr:sts_reg\
        PORT MAP (
            status_1 => Net_796_1 ,
            status_0 => Net_796_0 ,
            interrupt => Net_883 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000011"
            cy_md_select = "0000000"
        }
        Clock Enable: True

    statusicell: Name =\Timer_Period_Reset:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_1496_digital ,
            status_3 => \Timer_Period_Reset:TimerUDB:status_3\ ,
            status_2 => \Timer_Period_Reset:TimerUDB:status_2\ ,
            status_0 => \Timer_Period_Reset:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_LFClk__SYNC_1
        PORT MAP (
            in => ClockBlock_LFClk ,
            out => ClockBlock_LFClk__SYNC_OUT_1 ,
            clock => ClockBlock_HFClk );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_LFClk__SYNC
        PORT MAP (
            in => ClockBlock_LFClk ,
            out => ClockBlock_LFClk__SYNC_OUT ,
            clock => ClockBlock_HFClk );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_Rotor_Delay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            control_7 => \Timer_Rotor_Delay:TimerUDB:control_7\ ,
            control_6 => \Timer_Rotor_Delay:TimerUDB:control_6\ ,
            control_5 => \Timer_Rotor_Delay:TimerUDB:control_5\ ,
            control_4 => \Timer_Rotor_Delay:TimerUDB:control_4\ ,
            control_3 => \Timer_Rotor_Delay:TimerUDB:control_3\ ,
            control_2 => \Timer_Rotor_Delay:TimerUDB:control_2\ ,
            control_1 => \Timer_Rotor_Delay:TimerUDB:control_1\ ,
            control_0 => \Timer_Rotor_Delay:TimerUDB:control_0\ ,
            clk_en => ClockBlock_LFClk__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT_1)

    controlcell: Name =\Timer_Period_Reset:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1496_digital ,
            control_7 => \Timer_Period_Reset:TimerUDB:control_7\ ,
            control_6 => \Timer_Period_Reset:TimerUDB:control_6\ ,
            control_5 => \Timer_Period_Reset:TimerUDB:control_5\ ,
            control_4 => \Timer_Period_Reset:TimerUDB:control_4\ ,
            control_3 => \Timer_Period_Reset:TimerUDB:control_3\ ,
            control_2 => \Timer_Period_Reset:TimerUDB:control_2\ ,
            control_1 => \Timer_Period_Reset:TimerUDB:control_1\ ,
            control_0 => \Timer_Period_Reset:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_616 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Current_Sensor_I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Hall
        PORT MAP (
            interrupt => Net_1458 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Limit_1
        PORT MAP (
            interrupt => Net_883 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Period_Reset
        PORT MAP (
            interrupt => Net_1598 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   36 :   17 :   53 : 67.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    1 :    2 : 50.00 %
Serial Communication (SCB)    :    3 :    1 :    4 : 75.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   54 :   64 : 15.63 %
  Unique P-terms              :    8 :  120 :  128 :  6.25 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    3 :    5 :    8 : 37.50 %
  Status Cells                :    5 :    3 :    8 : 62.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :    2 :    6 :    8 : 25.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.305ms
Tech Mapping phase: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
HALL1(0)                            : [IOP=(2)][IoId=(4)]                
UH(0)                               : [IOP=(1)][IoId=(5)]                
UL(0)                               : [IOP=(1)][IoId=(4)]                
VH(0)                               : [IOP=(1)][IoId=(3)]                
VL(0)                               : [IOP=(1)][IoId=(2)]                
WH(0)                               : [IOP=(1)][IoId=(1)]                
WL(0)                               : [IOP=(1)][IoId=(0)]                
HALL2(0)                            : [IOP=(2)][IoId=(5)]                
HALL3(0)                            : [IOP=(2)][IoId=(6)]                
RX_1(0)                             : [IOP=(0)][IoId=(0)]                
TX_1(0)                             : [IOP=(0)][IoId=(1)]                
\UART:tx(0)\                        : [IOP=(4)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(4)][IoId=(0)]                
ERROR_LED(0)                        : [IOP=(2)][IoId=(7)]                
DEBUG_LED(0)                        : [IOP=(6)][IoId=(5)]                
\Current_Sensor_I2C:sda(0)\         : [IOP=(5)][IoId=(1)]                
\Current_Sensor_I2C:scl(0)\         : [IOP=(5)][IoId=(0)]                
CAN_LED(0)                          : [IOP=(6)][IoId=(4)]                
DRV_EN(0)                           : [IOP=(5)][IoId=(2)]                
\TMC6100_SPI:ss_s(0)\               : [IOP=(2)][IoId=(3)]                
\TMC6100_SPI:miso_s(0)\             : [IOP=(2)][IoId=(1)]                
\TMC6100_SPI:sclk_s(0)\             : [IOP=(2)][IoId=(2)]                
\TMC6100_SPI:mosi_s(0)\             : [IOP=(2)][IoId=(0)]                
DIP_1(0)                            : [IOP=(3)][IoId=(4)]                
Pin_Limit_2(0)                      : [IOP=(3)][IoId=(1)]                
Pin_Limit_1(0)                      : [IOP=(3)][IoId=(0)]                
FAULT(0)                            : [IOP=(5)][IoId=(3)]                
Cur_Alert_1(0)                      : [IOP=(6)][IoId=(2)]                
Cur_Alert_2(0)                      : [IOP=(6)][IoId=(1)]                
Cur_Alert_3(0)                      : [IOP=(6)][IoId=(0)]                
DIP_2(0)                            : [IOP=(3)][IoId=(5)]                
DIP_3(0)                            : [IOP=(3)][IoId=(6)]                
DIP_4(0)                            : [IOP=(3)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CAN:CanIP\                         : CAN_[FFB(CAN,1)]                   
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\Current_Sensor_I2C:SCB\            : SCB_[FFB(SCB,2)]                   
\TMC6100_SPI:SCB\                   : SCB_[FFB(SCB,1)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.3099049s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.857ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006273 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   10 :   16 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.67
                   Pterms :            1.33
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       2.00 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_114, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_266
        );
        Output = Net_114 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_116, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1611
        );
        Output = Net_116 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_117, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1612
        );
        Output = Net_117 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_115, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1610
        );
        Output = Net_115 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\Address_Register:sts:sts_reg\
    PORT MAP (
        status_3 => Net_117 ,
        status_2 => Net_116 ,
        status_1 => Net_115 ,
        status_0 => Net_114 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_796_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1365
        );
        Output = Net_796_0 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_796_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1363
        );
        Output = Net_796_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_Rotor_Delay:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Rotor_Delay:TimerUDB:per_zero\ ,
        chain_out => \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    Next in chain : \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\Limit_Register:sts_intr:sts_reg\
    PORT MAP (
        status_1 => Net_796_1 ,
        status_0 => Net_796_0 ,
        interrupt => Net_883 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000011"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\Timer_Rotor_Delay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        control_7 => \Timer_Rotor_Delay:TimerUDB:control_7\ ,
        control_6 => \Timer_Rotor_Delay:TimerUDB:control_6\ ,
        control_5 => \Timer_Rotor_Delay:TimerUDB:control_5\ ,
        control_4 => \Timer_Rotor_Delay:TimerUDB:control_4\ ,
        control_3 => \Timer_Rotor_Delay:TimerUDB:control_3\ ,
        control_2 => \Timer_Rotor_Delay:TimerUDB:control_2\ ,
        control_1 => \Timer_Rotor_Delay:TimerUDB:control_1\ ,
        control_0 => \Timer_Rotor_Delay:TimerUDB:control_0\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT_1)

UDB [UDB=(0,2)] contents:
synccell: Name =ClockBlock_LFClk__SYNC_1
    PORT MAP (
        in => ClockBlock_LFClk ,
        out => ClockBlock_LFClk__SYNC_OUT_1 ,
        clock => ClockBlock_HFClk );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_LFClk__SYNC
    PORT MAP (
        in => ClockBlock_LFClk ,
        out => ClockBlock_LFClk__SYNC_OUT ,
        clock => ClockBlock_HFClk );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Period_Reset:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Period_Reset:TimerUDB:control_7\ * 
              \Timer_Period_Reset:TimerUDB:per_zero\
        );
        Output = \Timer_Period_Reset:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1598, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1496_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Period_Reset:TimerUDB:control_7\ * 
              \Timer_Period_Reset:TimerUDB:per_zero\
        );
        Output = Net_1598 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Period_Reset:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_1496_digital ,
        cs_addr_1 => \Timer_Period_Reset:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Period_Reset:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Period_Reset:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Period_Reset:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Period_Reset:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_Period_Reset:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_1496_digital ,
        status_3 => \Timer_Period_Reset:TimerUDB:status_3\ ,
        status_2 => \Timer_Period_Reset:TimerUDB:status_2\ ,
        status_0 => \Timer_Period_Reset:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Period_Reset:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1496_digital ,
        control_7 => \Timer_Period_Reset:TimerUDB:control_7\ ,
        control_6 => \Timer_Period_Reset:TimerUDB:control_6\ ,
        control_5 => \Timer_Period_Reset:TimerUDB:control_5\ ,
        control_4 => \Timer_Period_Reset:TimerUDB:control_4\ ,
        control_3 => \Timer_Period_Reset:TimerUDB:control_3\ ,
        control_2 => \Timer_Period_Reset:TimerUDB:control_2\ ,
        control_1 => \Timer_Period_Reset:TimerUDB:control_1\ ,
        control_0 => \Timer_Period_Reset:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Rotor_Delay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Rotor_Delay:TimerUDB:control_7\ * 
              \Timer_Rotor_Delay:TimerUDB:per_zero\
        );
        Output = \Timer_Rotor_Delay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1458, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \Timer_Rotor_Delay:TimerUDB:control_7\ * 
              \Timer_Rotor_Delay:TimerUDB:per_zero\
        );
        Output = Net_1458 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_1 => \Timer_Rotor_Delay:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Rotor_Delay:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Rotor_Delay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Rotor_Delay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Rotor_Delay:TimerUDB:status_2\ ,
        chain_in => \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)
    Previous in chain : \Timer_Rotor_Delay:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Rotor_Delay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        status_3 => \Timer_Rotor_Delay:TimerUDB:status_3\ ,
        status_2 => \Timer_Rotor_Delay:TimerUDB:status_2\ ,
        status_0 => \Timer_Rotor_Delay:TimerUDB:status_tc\ ,
        clk_en => ClockBlock_LFClk__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_LFClk__SYNC_OUT)

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Hall
        PORT MAP (
            interrupt => Net_1458 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Limit_1
        PORT MAP (
            interrupt => Net_883 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Period_Reset
        PORT MAP (
            interrupt => Net_1598 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\Current_Sensor_I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_552 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\CAN:isr\
        PORT MAP (
            interrupt => Net_616 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_1(0)__PA ,
        fb => Net_11 ,
        pad => RX_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TX_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_1(0)__PA ,
        pin_input => Net_83 ,
        pad => TX_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = WL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WL(0)__PA ,
        pad => WL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WH(0)__PA ,
        pad => WH(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VL(0)__PA ,
        pad => VL(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VH(0)__PA ,
        pad => VH(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = UL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UL(0)__PA ,
        pad => UL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = UH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UH(0)__PA ,
        pad => UH(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \TMC6100_SPI:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \TMC6100_SPI:mosi_s(0)\__PA ,
        fb => \TMC6100_SPI:mosi_s_wire\ ,
        pad => \TMC6100_SPI:mosi_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \TMC6100_SPI:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \TMC6100_SPI:miso_s(0)\__PA ,
        pin_input => \TMC6100_SPI:miso_s_wire\ ,
        pad => \TMC6100_SPI:miso_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \TMC6100_SPI:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \TMC6100_SPI:sclk_s(0)\__PA ,
        fb => \TMC6100_SPI:sclk_s_wire\ ,
        pad => \TMC6100_SPI:sclk_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \TMC6100_SPI:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \TMC6100_SPI:ss_s(0)\__PA ,
        fb => \TMC6100_SPI:Net_1297\ ,
        pad => \TMC6100_SPI:ss_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = HALL1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HALL1(0)__PA ,
        pad => HALL1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HALL2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HALL2(0)__PA ,
        pad => HALL2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HALL3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HALL3(0)__PA ,
        pad => HALL3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ERROR_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ERROR_LED(0)__PA ,
        pad => ERROR_LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Limit_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Limit_1(0)__PA ,
        fb => Net_1365 ,
        pad => Pin_Limit_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Limit_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Limit_2(0)__PA ,
        fb => Net_1363 ,
        pad => Pin_Limit_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIP_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_1(0)__PA ,
        fb => Net_266 ,
        pad => DIP_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIP_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_2(0)__PA ,
        fb => Net_1610 ,
        pad => DIP_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIP_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_3(0)__PA ,
        fb => Net_1611 ,
        pad => DIP_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIP_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP_4(0)__PA ,
        fb => Net_1612 ,
        pad => DIP_4(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Current_Sensor_I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Current_Sensor_I2C:scl(0)\__PA ,
        fb => Net_568 ,
        pad => \Current_Sensor_I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Current_Sensor_I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Current_Sensor_I2C:sda(0)\__PA ,
        fb => Net_569 ,
        pad => \Current_Sensor_I2C:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DRV_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DRV_EN(0)__PA ,
        pad => DRV_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = FAULT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FAULT(0)__PA ,
        pad => FAULT(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Cur_Alert_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cur_Alert_3(0)__PA ,
        pad => Cur_Alert_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Cur_Alert_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cur_Alert_2(0)__PA ,
        pad => Cur_Alert_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Cur_Alert_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cur_Alert_1(0)__PA ,
        pad => Cur_Alert_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CAN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_LED(0)__PA ,
        pad => CAN_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DEBUG_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DEBUG_LED(0)__PA ,
        pad => DEBUG_LED(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
ARM group 0: empty
CAN group 0: 
    CAN Block @ F(CAN,1): 
    cancell: Name =\CAN:CanIP\
        PORT MAP (
            can_rx => Net_11 ,
            can_tx => Net_83 ,
            can_tx_en => Net_617 ,
            interrupt => Net_616 );
        Properties:
        {
            cy_registers = ""
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \TMC6100_SPI:Net_847_ff2\ ,
            ff_div_3 => \Current_Sensor_I2C:Net_847_ff3\ ,
            ff_div_4 => \UART:Net_847_ff4\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
USB group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff4\ ,
            interrupt => Net_596 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_614 ,
            tr_rx_req => Net_605 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\TMC6100_SPI:SCB\
        PORT MAP (
            clock => \TMC6100_SPI:Net_847_ff2\ ,
            interrupt => Net_574 ,
            uart_tx => \TMC6100_SPI:tx_wire\ ,
            uart_rts => \TMC6100_SPI:rts_wire\ ,
            mosi_m => \TMC6100_SPI:mosi_m_wire\ ,
            select_m_3 => \TMC6100_SPI:select_m_wire_3\ ,
            select_m_2 => \TMC6100_SPI:select_m_wire_2\ ,
            select_m_1 => \TMC6100_SPI:select_m_wire_1\ ,
            select_m_0 => \TMC6100_SPI:select_m_wire_0\ ,
            sclk_m => \TMC6100_SPI:sclk_m_wire\ ,
            mosi_s => \TMC6100_SPI:mosi_s_wire\ ,
            miso_s => \TMC6100_SPI:miso_s_wire\ ,
            select_s => \TMC6100_SPI:Net_1297\ ,
            sclk_s => \TMC6100_SPI:sclk_s_wire\ ,
            tr_tx_req => Net_592 ,
            tr_rx_req => Net_583 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\Current_Sensor_I2C:SCB\
        PORT MAP (
            clock => \Current_Sensor_I2C:Net_847_ff3\ ,
            interrupt => Net_552 ,
            uart_tx => \Current_Sensor_I2C:tx_wire\ ,
            uart_rts => \Current_Sensor_I2C:rts_wire\ ,
            mosi_m => \Current_Sensor_I2C:mosi_m_wire\ ,
            select_m_3 => \Current_Sensor_I2C:select_m_wire_3\ ,
            select_m_2 => \Current_Sensor_I2C:select_m_wire_2\ ,
            select_m_1 => \Current_Sensor_I2C:select_m_wire_1\ ,
            select_m_0 => \Current_Sensor_I2C:select_m_wire_0\ ,
            sclk_m => \Current_Sensor_I2C:sclk_m_wire\ ,
            miso_s => \Current_Sensor_I2C:miso_s_wire\ ,
            i2c_scl => Net_568 ,
            i2c_sda => Net_569 ,
            tr_tx_req => Net_570 ,
            tr_rx_req => Net_561 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_1496_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |                     RX_1(0) | FB(Net_11)
     |   1 |     * |      NONE |         CMOS_OUT |                     TX_1(0) | In(Net_83)
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |                       WL(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                       WH(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                       VL(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                       VH(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                       UL(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                       UH(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |     \TMC6100_SPI:mosi_s(0)\ | FB(\TMC6100_SPI:mosi_s_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |     \TMC6100_SPI:miso_s(0)\ | In(\TMC6100_SPI:miso_s_wire\)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |     \TMC6100_SPI:sclk_s(0)\ | FB(\TMC6100_SPI:sclk_s_wire\)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       \TMC6100_SPI:ss_s(0)\ | FB(\TMC6100_SPI:Net_1297\)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                    HALL1(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |                    HALL2(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                    HALL3(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |                ERROR_LED(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |              Pin_Limit_1(0) | FB(Net_1365)
     |   1 |     * |      NONE |      RES_PULL_UP |              Pin_Limit_2(0) | FB(Net_1363)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                    DIP_1(0) | FB(Net_266)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |                    DIP_2(0) | FB(Net_1610)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                    DIP_3(0) | FB(Net_1611)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |                    DIP_4(0) | FB(Net_1612)
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |                \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |                \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \Current_Sensor_I2C:scl(0)\ | FB(Net_568)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \Current_Sensor_I2C:sda(0)\ | FB(Net_569)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |                   DRV_EN(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |                    FAULT(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |              Cur_Alert_3(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |              Cur_Alert_2(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |              Cur_Alert_1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                  CAN_LED(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |                DEBUG_LED(0) | 
---------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.260ms
Digital Placement phase: Elapsed time ==> 2s.116ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "BLDC_Motor_Board_r.vh2" --pcf-path "BLDC_Motor_Board.pco" --des-name "BLDC_Motor_Board" --dsf-path "BLDC_Motor_Board.dsf" --sdc-path "BLDC_Motor_Board.sdc" --lib-path "BLDC_Motor_Board_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.987ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BLDC_Motor_Board_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.970ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.217ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.877ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.877ms
API generation phase: Elapsed time ==> 3s.272ms
Dependency generation phase: Elapsed time ==> 0s.034ms
Cleanup phase: Elapsed time ==> 0s.000ms
