

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sat Aug 10 22:38:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_u3_ap_r3_r3_ap_d3r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.926|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    288|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     15|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     120|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     120|    425|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+-------+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |cnn_mux_332_14_1_1_U55  |cnn_mux_332_14_1_1  |        0|      0|  0|  15|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Total                   |                    |        0|      0|  0|  15|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_fu_373_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln10_fu_242_p2       |     +    |      0|  0|  15|           7|           4|
    |add_ln13_fu_302_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln1494_2_fu_450_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln1494_3_fu_467_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_270_p2     |     +    |      0|  0|  12|           3|           3|
    |add_ln203_3_fu_415_p2    |     +    |      0|  0|   8|          11|          11|
    |add_ln203_fu_383_p2      |     +    |      0|  0|  15|           8|           8|
    |c_fu_334_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_254_p2              |     +    |      0|  0|  12|           3|           1|
    |i_fu_364_p2              |     +    |      0|  0|  15|           5|           5|
    |j_fu_441_p2              |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_435_p2            |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_358_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_314_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln203_fu_409_p2      |     -    |      0|  0|   8|          11|          11|
    |icmp_ln10_fu_248_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_308_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1494_1_fu_264_p2  |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln1494_fu_490_p2    |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln16_fu_328_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_352_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_429_p2      |   icmp   |      0|  0|   9|           2|           3|
    |select_ln1494_fu_276_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_fu_496_p3    |  select  |      0|  0|  14|           1|          14|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 288|         134|         131|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |c_0_reg_183       |   9|          2|    4|          8|
    |f_0_reg_138       |   9|          2|    3|          6|
    |max_0_reg_195     |   9|          2|   14|         28|
    |max_1_reg_219     |   9|          2|   14|         28|
    |mpc_0_reg_231     |   9|          2|    2|          4|
    |mpr_0_reg_208     |   9|          2|    2|          4|
    |phi_mul2_reg_149  |   9|          2|    7|         14|
    |phi_mul_reg_171   |   9|          2|    8|         16|
    |r_0_reg_160       |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             | 122|         26|   59|        124|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln10_reg_504       |   7|   0|    7|          0|
    |add_ln13_reg_532       |   8|   0|    8|          0|
    |ap_CS_fsm              |   7|   0|    7|          0|
    |c_0_reg_183            |   4|   0|    4|          0|
    |c_reg_553              |   4|   0|    4|          0|
    |f_0_reg_138            |   3|   0|    3|          0|
    |f_reg_512              |   3|   0|    3|          0|
    |max_0_reg_195          |  14|   0|   14|          0|
    |max_1_reg_219          |  14|   0|   14|          0|
    |mpc_0_reg_231          |   2|   0|    2|          0|
    |mpc_reg_579            |   2|   0|    2|          0|
    |mpr_0_reg_208          |   2|   0|    2|          0|
    |mpr_reg_566            |   2|   0|    2|          0|
    |mul_ln1494_reg_571     |   9|   0|   10|          1|
    |phi_mul2_reg_149       |   7|   0|    7|          0|
    |phi_mul_reg_171        |   8|   0|    8|          0|
    |r_0_reg_160            |   4|   0|    4|          0|
    |r_reg_540              |   4|   0|    4|          0|
    |shl_ln2_reg_558        |   4|   0|    5|          1|
    |shl_ln_reg_545         |   4|   0|    5|          1|
    |zext_ln13_reg_527      |   2|   0|   12|         10|
    |zext_ln1494_1_reg_522  |   3|   0|   32|         29|
    |zext_ln1494_reg_517    |   3|   0|   11|          8|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 120|   0|  170|         50|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_0_V_address0    | out |   11|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_ce0         | out |    1|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_0_V_q0          |  in |   14|  ap_memory |  conv_out_0_V  |     array    |
|conv_out_1_V_address0    | out |   11|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_ce0         | out |    1|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_1_V_q0          |  in |   14|  ap_memory |  conv_out_1_V  |     array    |
|conv_out_2_V_address0    | out |   11|  ap_memory |  conv_out_2_V  |     array    |
|conv_out_2_V_ce0         | out |    1|  ap_memory |  conv_out_2_V  |     array    |
|conv_out_2_V_q0          |  in |   14|  ap_memory |  conv_out_2_V  |     array    |
|max_pool_out_V_address0  | out |   10|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

