"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[5718],{7735:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>a,contentTitle:()=>i,default:()=>d,frontMatter:()=>o,metadata:()=>c,toc:()=>u});const c=JSON.parse('{"id":"projects/project-mcu-datalogger/fix-2layer-pcb-bugs","title":"Fix the Bugs in the 2 Layer PCB","description":"","source":"@site/docs/09_projects/02_project-mcu-datalogger/fix-2layer-pcb-bugs.md","sourceDirName":"09_projects/02_project-mcu-datalogger","slug":"/projects/project-mcu-datalogger/fix-2layer-pcb-bugs","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/fix-2layer-pcb-bugs","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/tree/edit/main/webpage/docs/09_projects/02_project-mcu-datalogger/fix-2layer-pcb-bugs.md","tags":[],"version":"current","frontMatter":{},"sidebar":"projectsSidebar","previous":{"title":"Schema 6 - Electrical Rules Check","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/erc"},"next":{"title":"Fix the Bugs in the 4 Layer PCB","permalink":"/PCB-Design-with-KiCad/docs/projects/project-mcu-datalogger/fix-4layer-pcb-bugs"}}');var s=r(4848),n=r(8453);const o={},i="Fix the Bugs in the 2 Layer PCB",a={},u=[];function p(e){const t={h1:"h1",header:"header",...(0,n.R)(),...e.components};return(0,s.jsx)(t.header,{children:(0,s.jsx)(t.h1,{id:"fix-the-bugs-in-the-2-layer-pcb",children:"Fix the Bugs in the 2 Layer PCB"})})}function d(e={}){const{wrapper:t}={...(0,n.R)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(p,{...e})}):p(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>o,x:()=>i});var c=r(6540);const s={},n=c.createContext(s);function o(e){const t=c.useContext(n);return c.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function i(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:o(e.components),c.createElement(n.Provider,{value:t},e.children)}}}]);