PROCESSOR   : (
    {
        LABEL = "CPU0";
        @include "processor.cfg"
        CONNECTED_DATA_CACHE = "L1_DATA_CACHE0";
        CONNECTED_INST_CACHE = "L1_INST_CACHE0";
    },

    {
        LABEL = "CPU1";
        @include "processor.cfg"
        CONNECTED_DATA_CACHE = "L1_DATA_CACHE1";
        CONNECTED_INST_CACHE = "L1_INST_CACHE1";
    }
);

CACHE_MEMORY    : (
    {
        LABEL = "L1_DATA_CACHE0";
        @include "L1_data_cache.cfg"
        LOWER_LEVEL_CACHE = ("L2_DATA_CACHE0");
    },
    {
        LABEL = "L1_INST_CACHE0";
        @include "L1_inst_cache.cfg"
        LOWER_LEVEL_CACHE = ("L2_DATA_CACHE0");
    },
    {
        LABEL = "L1_DATA_CACHE1";
        @include "L1_data_cache.cfg"
        LOWER_LEVEL_CACHE = ("L2_DATA_CACHE1");
    },
    {
        LABEL = "L1_INST_CACHE1";
        @include "L1_inst_cache.cfg"
        LOWER_LEVEL_CACHE = ("L2_DATA_CACHE1");
    },
    {
        LABEL = "L2_DATA_CACHE0";
        @include "L2_cache.cfg"
        LOWER_LEVEL_CACHE = ();
    },
    {
        LABEL = "L2_DATA_CACHE1";
        @include "L2_cache.cfg"
        LOWER_LEVEL_CACHE = ();
    }
);

MEMORY_CONTROLLER     : (
    {   LABEL = "MEMORY_CONTROLLER0";
        CONTROLLER_NUMBER = 0;
        TOTAL_CONTROLLERS = 1;
        @include "memory_controller.cfg"
    }
);

INTERCONNECTION_ROUTER      : (
    {
        LABEL = "ROUTER0";
        SELECTION_POLICY = "ROUND_ROBIN";
        INTERCONNECTION_LATENCY = 1;
        INTERCONNECTION_WIDTH = 64;
        INPUT_BUFFER_SIZE = 2;
        CONNECTED_COMPONENT = ("L1_DATA_CACHE0", "L1_INST_CACHE0", "L2_DATA_CACHE0");
    },
    {
        LABEL = "ROUTER1";
        SELECTION_POLICY = "ROUND_ROBIN";
        INTERCONNECTION_LATENCY = 1;
        INTERCONNECTION_WIDTH = 64;
        INPUT_BUFFER_SIZE = 2;
        CONNECTED_COMPONENT = ("L1_DATA_CACHE1", "L1_INST_CACHE1", "L2_DATA_CACHE1");
    },

    {
        LABEL = "ROUTER256";
        SELECTION_POLICY = "ROUND_ROBIN";
        INTERCONNECTION_LATENCY = 1;
        INTERCONNECTION_WIDTH = 64;
        INPUT_BUFFER_SIZE = 4;
        CONNECTED_COMPONENT = ("L2_DATA_CACHE0", "L2_DATA_CACHE1", "MEMORY_CONTROLLER0");
    }
);


DIRECTORY_CONTROLLER    : {
    COHERENCE_PROTOCOL  = "MOESI";
    INCLUSIVENESS = "INCLUSIVE_ALL";
    GENERATE_LLC_WRITEBACK = TRUE;
    GENERATE_NON_LLC_WRITEBACK = TRUE;
    FINAL_WRITE_BACK_ALL = FALSE;
};

INTERCONNECTION_CONTROLLER  : {
    ROUTING_ALGORITHM = "FLOYD_WARSHALL";
};
