
svip_pma.h,4757
#define __SVIP_PMA_H__33,1074
typedef struct posted_read_reg_ posted_read_reg_36,1118
} posted_read_reg_t;posted_read_reg_t39,1217
#define PAD 42,1240
typedef struct pma_asic_ pma_asic_44,1267
} pma_asic;pma_asic70,2530
typedef struct pma_err_parse_ pma_err_parse_74,2555
} pma_err_parse;pma_err_parse78,2659
#define PMA_ASIC 86,2743
#define KSEG1_PMA_ASIC 87,2800
#define PMA_REG_ADDRESS(PMA_REG_ADDRESS88,2870
#define PMA_ERR_REG_UPPER 94,2994
#define PMA_ERR_REG_LOWER 95,3066
#define PMA_CONFIG1_REG_UPPER 96,3137
#define PMA_CONFIG1_REG_LOWER 97,3214
#define PMA_INTR_MASK_REG 98,3291
#define PMA_DEV_VENDOR_ID 99,3365
#define PMA_PCI_STAT_CMD 100,3441
#define PMA_CLASS_CODE_REV_ID 101,3513
#define PMA_BIST_HDR_TYPE 103,3663
#define PMA_PCI_MEM_LOC 106,3883
#define PMA_PCI_IO_LOC 107,3957
#define PMA_TIMER_CNTR 108,4030
#define PMA_POSTED_READ_REG0 109,4101
#define PMA_PR0_OFFSET 110,4179
#define PMA_POSTED_READ_REG1 111,4259
#define PMA_PR1_OFFSET 112,4337
#define PMA_POSTED_READ_REG2 113,4417
#define PMA_PR2_OFFSET 114,4495
#define PMA_POSTED_READ_REG3 115,4575
#define PMA_PR3_OFFSET 116,4653
#define PMA_POSTED_READ_REG4 117,4733
#define PMA_PR4_OFFSET 118,4811
#define PMA_POSTED_READ_REG5 119,4891
#define PMA_PR5_OFFSET 120,4969
#define PMA_POSTED_READ_REG6 121,5049
#define PMA_PR6_OFFSET 122,5127
#define PMA_POSTED_READ_REG7 123,5207
#define PMA_PR7_OFFSET 124,5285
#define PMA_POSTED_READ_REG8 125,5365
#define PMA_PR8_OFFSET 126,5443
#define PMA_POSTED_READ_REG9 127,5523
#define PMA_PR9_OFFSET 128,5601
#define PMA_POSTED_READ_REG10 129,5681
#define PMA_PR10_OFFSET 130,5761
#define PMA_POSTED_READ_REG11 131,5841
#define PMA_PR11_OFFSET 132,5921
#define PMA_POSTED_READ_REG12 133,6001
#define PMA_PR12_OFFSET 134,6081
#define PMA_POSTED_READ_REG13 135,6161
#define PMA_PR13_OFFSET 136,6241
#define PMA_POSTED_READ_REG14 137,6321
#define PMA_PR14_OFFSET 138,6401
#define PMA_POSTED_READ_REG15 139,6481
#define PMA_PR15_OFFSET 140,6561
#define PMA_PCI_CONFIG_ADDR	141,6641
#define PMA_PCI_CONFIG_DATA	143,6788
#define ERRU_PCI_TX_ERR 150,6974
#define ERRU_MTARGET_ABRT 151,7051
#define ERRU_PCI_MASTER_ADDR 152,7128
#define ERRL_PBUS_PERR 157,7245
#define ERRL_PCI_PERR 158,7318
#define ERRL_PCI_RETRY_TMOUT 159,7384
#define ERRL_TRDY_TMOUT 160,7454
#define ERRL_IRDY_TMOUT 161,7519
#define ERRL_DEVSEL_TMOUT 162,7584
#define ERRL_GNT_TMOUT 163,7651
#define ERRL_PCI_TADDR_TOOBIG 164,7715
#define ERRL_PCI_SERR 165,7794
#define ERRL_PKTMEM_PERR 166,7854
#define ERRL_UNUSED 167,7927
#define ERRL_PBUS_ADDR_TOOBIG 168,7969
#define ERRL_PCI_MA_ERR2 169,8048
#define ERRL_PBUS_TMOUT_CYA 170,8125
#define ERRL_PBUS_TMOUT_CPU 171,8199
#define ERRL_PBUS_SM_ERR 172,8273
#define ERRL_ILEG_CPU_BWRITE 173,8353
#define ERRL_PCI_MA_ERR1 174,8428
#define CR1U_PBUS_SM_STATE 181,8560
#define CR1U_CYA_TMOUT_CNTR_MASK 182,8640
#define CR1U_CPU_TMOUT_CNTR_MASK 183,8714
#define PMA_CR1U_DEFAULT 184,8788
#define CR1L_SRAM_SIZE_MASK 190,8918
#define CR1L_SRAM_BANK_SIZE_MASK 191,8980
#define CR1L_RESET_PCI_MASTER 192,9047
#define CR1L_RESET_PMA 193,9126
#define CR1L_EN_DIAG_MODE 194,9188
#define CR1L_EN_CYA_POSTED_RD 195,9268
#define CR1L_POSTED_RD_LOOPBACK 196,9348
#define CR1L_SRAM_SIZE_16M 198,9422
#define CR1L_SRAM_SIZE_8M 199,9467
#define CR1L_SRAM_SIZE_4M 200,9512
#define CR1L_SRAM_SIZE_2M 201,9557
#define CR1L_SRAM_SIZE_1M 202,9602
#define CR1L_SRAM_SIZE_512K 203,9647
#define CR1L_SRAM_BANK_16M 205,9693
#define CR1L_SRAM_BANK_8M 206,9738
#define CR1L_SRAM_BANK_4M 207,9783
#define CR1L_SRAM_BANK_2M 208,9828
#define CR1L_SRAM_BANK_1M 209,9873
#define CR1L_SRAM_BANK_512K 210,9918
#define CR1L_SRAM_BANK_256K 211,9963
#define PMA_CR1L_DEFAULT 213,10009
#define PMA_PR_ADDR_MASK 218,10073
#define PMA_IO_PR_ACCESS 219,10118
#define PMA_MEM_PR_ACCESS 220,10163
#define INTM_PBUS_GT_SRAM 225,10267
#define INTM_PCI_MA_ACC_TO_BERR 226,10333
#define INTM_PBUS_PERR 227,10407
#define INTM_CYA_STALL_TMOUT 228,10478
#define INTM_CPU_STALL_TMOUT 229,10550
#define INTM_PCI_TX_PAR_TMOUT 230,10622
#define INTM_PERR_TMOUT 231,10698
#define INTM_RETRY_TMOUT 232,10765
#define INTM_TRDY_TMOUT 233,10833
#define INTM_IRDY_TMOUT 234,10900
#define INTM_DEVSEL_TMOUT 235,10967
#define INTM_GNT_TMOUT 236,11036
#define INTM_PCI_GT_SRAM_SIZ 237,11102
#define INTM_PCI_SERR 238,11170
#define INTM_PKTMEM_PERR 239,11231
#define INTM_PBUS_STATE_MACH_ERR 240,11310
#define INTM_PBUS_BW_ALIGN_ERR 241,11390
#define INTM_PCI_MASTER_ACC_ERR 242,11470
#define PMA_INTR_MASK_REG_DEFAULT 245,11548
#define PMA_PCI_STAT_CMD_DEFAULT 247,11626
#define PCI_LATENCY_TIME_DEFAULT 248,11671
#define PMA_TIMER_CNTR_DEFAULT 249,11751
