
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000018  00800100  00002440  000024d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002440  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003b  00800118  00800118  000024ec  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000024ec  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000251c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000338  00000000  00000000  0000255c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000558c  00000000  00000000  00002894  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000018be  00000000  00000000  00007e20  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004a71  00000000  00000000  000096de  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001064  00000000  00000000  0000e150  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0001337e  00000000  00000000  0000f1b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004a03  00000000  00000000  00022532  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c8  00000000  00000000  00026f35  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00001945  00000000  00000000  000271fd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	3d c2       	rjmp	.+1146   	; 0x47c <__ctors_end>
       2:	00 00       	nop
       4:	78 c6       	rjmp	.+3312   	; 0xcf6 <__vector_1>
       6:	00 00       	nop
       8:	99 c6       	rjmp	.+3378   	; 0xd3c <__vector_2>
       a:	00 00       	nop
       c:	ba c6       	rjmp	.+3444   	; 0xd82 <__vector_3>
       e:	00 00       	nop
      10:	db c6       	rjmp	.+3510   	; 0xdc8 <__vector_4>
      12:	00 00       	nop
      14:	fc c6       	rjmp	.+3576   	; 0xe0e <__vector_5>
      16:	00 00       	nop
      18:	1d c7       	rjmp	.+3642   	; 0xe54 <__vector_6>
      1a:	00 00       	nop
      1c:	3e c7       	rjmp	.+3708   	; 0xe9a <__vector_7>
      1e:	00 00       	nop
      20:	5f c7       	rjmp	.+3774   	; 0xee0 <__vector_8>
      22:	00 00       	nop
      24:	80 c7       	rjmp	.+3840   	; 0xf26 <__vector_9>
      26:	00 00       	nop
      28:	a1 c7       	rjmp	.+3906   	; 0xf6c <__vector_10>
      2a:	00 00       	nop
      2c:	c2 c7       	rjmp	.+3972   	; 0xfb2 <__vector_11>
      2e:	00 00       	nop
      30:	e3 c7       	rjmp	.+4038   	; 0xff8 <__vector_12>
      32:	00 00       	nop
      34:	0c 94 1f 08 	jmp	0x103e	; 0x103e <__vector_13>
      38:	0c 94 2a 08 	jmp	0x1054	; 0x1054 <__vector_14>
      3c:	0c 94 4d 08 	jmp	0x109a	; 0x109a <__vector_15>
      40:	0c 94 70 08 	jmp	0x10e0	; 0x10e0 <__vector_16>
      44:	0c 94 93 08 	jmp	0x1126	; 0x1126 <__vector_17>
      48:	0c 94 b6 08 	jmp	0x116c	; 0x116c <__vector_18>
      4c:	0c 94 d9 08 	jmp	0x11b2	; 0x11b2 <__vector_19>
      50:	0c 94 fc 08 	jmp	0x11f8	; 0x11f8 <__vector_20>
      54:	0c 94 84 09 	jmp	0x1308	; 0x1308 <__vector_21>
      58:	0c 94 cd 09 	jmp	0x139a	; 0x139a <__vector_22>
      5c:	0c 94 f0 09 	jmp	0x13e0	; 0x13e0 <__vector_23>
      60:	0c 94 13 0a 	jmp	0x1426	; 0x1426 <__vector_24>
      64:	0c 94 3f 0a 	jmp	0x147e	; 0x147e <__vector_25>
      68:	7f 0d       	add	r23, r15
      6a:	48 0e       	add	r4, r24
      6c:	48 0e       	add	r4, r24
      6e:	48 0e       	add	r4, r24
      70:	48 0e       	add	r4, r24
      72:	48 0e       	add	r4, r24
      74:	48 0e       	add	r4, r24
      76:	48 0e       	add	r4, r24
      78:	84 0d       	add	r24, r4
      7a:	48 0e       	add	r4, r24
      7c:	48 0e       	add	r4, r24
      7e:	48 0e       	add	r4, r24
      80:	48 0e       	add	r4, r24
      82:	48 0e       	add	r4, r24
      84:	48 0e       	add	r4, r24
      86:	48 0e       	add	r4, r24
      88:	84 0d       	add	r24, r4
      8a:	48 0e       	add	r4, r24
      8c:	48 0e       	add	r4, r24
      8e:	48 0e       	add	r4, r24
      90:	48 0e       	add	r4, r24
      92:	48 0e       	add	r4, r24
      94:	48 0e       	add	r4, r24
      96:	48 0e       	add	r4, r24
      98:	90 0d       	add	r25, r0
      9a:	48 0e       	add	r4, r24
      9c:	48 0e       	add	r4, r24
      9e:	48 0e       	add	r4, r24
      a0:	48 0e       	add	r4, r24
      a2:	48 0e       	add	r4, r24
      a4:	48 0e       	add	r4, r24
      a6:	48 0e       	add	r4, r24
      a8:	93 0d       	add	r25, r3
      aa:	48 0e       	add	r4, r24
      ac:	48 0e       	add	r4, r24
      ae:	48 0e       	add	r4, r24
      b0:	48 0e       	add	r4, r24
      b2:	48 0e       	add	r4, r24
      b4:	48 0e       	add	r4, r24
      b6:	48 0e       	add	r4, r24
      b8:	ab 0d       	add	r26, r11
      ba:	48 0e       	add	r4, r24
      bc:	48 0e       	add	r4, r24
      be:	48 0e       	add	r4, r24
      c0:	48 0e       	add	r4, r24
      c2:	48 0e       	add	r4, r24
      c4:	48 0e       	add	r4, r24
      c6:	48 0e       	add	r4, r24
      c8:	b1 0d       	add	r27, r1
      ca:	48 0e       	add	r4, r24
      cc:	48 0e       	add	r4, r24
      ce:	48 0e       	add	r4, r24
      d0:	48 0e       	add	r4, r24
      d2:	48 0e       	add	r4, r24
      d4:	48 0e       	add	r4, r24
      d6:	48 0e       	add	r4, r24
      d8:	48 0e       	add	r4, r24
      da:	48 0e       	add	r4, r24
      dc:	48 0e       	add	r4, r24
      de:	48 0e       	add	r4, r24
      e0:	48 0e       	add	r4, r24
      e2:	48 0e       	add	r4, r24
      e4:	48 0e       	add	r4, r24
      e6:	48 0e       	add	r4, r24
      e8:	48 0e       	add	r4, r24
      ea:	48 0e       	add	r4, r24
      ec:	48 0e       	add	r4, r24
      ee:	48 0e       	add	r4, r24
      f0:	48 0e       	add	r4, r24
      f2:	48 0e       	add	r4, r24
      f4:	48 0e       	add	r4, r24
      f6:	48 0e       	add	r4, r24
      f8:	48 0e       	add	r4, r24
      fa:	48 0e       	add	r4, r24
      fc:	48 0e       	add	r4, r24
      fe:	48 0e       	add	r4, r24
     100:	48 0e       	add	r4, r24
     102:	48 0e       	add	r4, r24
     104:	48 0e       	add	r4, r24
     106:	48 0e       	add	r4, r24
     108:	48 0e       	add	r4, r24
     10a:	48 0e       	add	r4, r24
     10c:	48 0e       	add	r4, r24
     10e:	48 0e       	add	r4, r24
     110:	48 0e       	add	r4, r24
     112:	48 0e       	add	r4, r24
     114:	48 0e       	add	r4, r24
     116:	48 0e       	add	r4, r24
     118:	b4 0d       	add	r27, r4
     11a:	48 0e       	add	r4, r24
     11c:	48 0e       	add	r4, r24
     11e:	48 0e       	add	r4, r24
     120:	48 0e       	add	r4, r24
     122:	48 0e       	add	r4, r24
     124:	48 0e       	add	r4, r24
     126:	48 0e       	add	r4, r24
     128:	b4 0d       	add	r27, r4
     12a:	48 0e       	add	r4, r24
     12c:	48 0e       	add	r4, r24
     12e:	48 0e       	add	r4, r24
     130:	48 0e       	add	r4, r24
     132:	48 0e       	add	r4, r24
     134:	48 0e       	add	r4, r24
     136:	48 0e       	add	r4, r24
     138:	bc 0d       	add	r27, r12
     13a:	48 0e       	add	r4, r24
     13c:	48 0e       	add	r4, r24
     13e:	48 0e       	add	r4, r24
     140:	48 0e       	add	r4, r24
     142:	48 0e       	add	r4, r24
     144:	48 0e       	add	r4, r24
     146:	48 0e       	add	r4, r24
     148:	bc 0d       	add	r27, r12
     14a:	48 0e       	add	r4, r24
     14c:	48 0e       	add	r4, r24
     14e:	48 0e       	add	r4, r24
     150:	48 0e       	add	r4, r24
     152:	48 0e       	add	r4, r24
     154:	48 0e       	add	r4, r24
     156:	48 0e       	add	r4, r24
     158:	c4 0d       	add	r28, r4
     15a:	48 0e       	add	r4, r24
     15c:	48 0e       	add	r4, r24
     15e:	48 0e       	add	r4, r24
     160:	48 0e       	add	r4, r24
     162:	48 0e       	add	r4, r24
     164:	48 0e       	add	r4, r24
     166:	48 0e       	add	r4, r24
     168:	f5 0d       	add	r31, r5
     16a:	48 0e       	add	r4, r24
     16c:	48 0e       	add	r4, r24
     16e:	48 0e       	add	r4, r24
     170:	48 0e       	add	r4, r24
     172:	48 0e       	add	r4, r24
     174:	48 0e       	add	r4, r24
     176:	48 0e       	add	r4, r24
     178:	c4 0d       	add	r28, r4
     17a:	48 0e       	add	r4, r24
     17c:	48 0e       	add	r4, r24
     17e:	48 0e       	add	r4, r24
     180:	48 0e       	add	r4, r24
     182:	48 0e       	add	r4, r24
     184:	48 0e       	add	r4, r24
     186:	48 0e       	add	r4, r24
     188:	f5 0d       	add	r31, r5
     18a:	48 0e       	add	r4, r24
     18c:	48 0e       	add	r4, r24
     18e:	48 0e       	add	r4, r24
     190:	48 0e       	add	r4, r24
     192:	48 0e       	add	r4, r24
     194:	48 0e       	add	r4, r24
     196:	48 0e       	add	r4, r24
     198:	01 0e       	add	r0, r17
     19a:	48 0e       	add	r4, r24
     19c:	48 0e       	add	r4, r24
     19e:	48 0e       	add	r4, r24
     1a0:	48 0e       	add	r4, r24
     1a2:	48 0e       	add	r4, r24
     1a4:	48 0e       	add	r4, r24
     1a6:	48 0e       	add	r4, r24
     1a8:	0a 0e       	add	r0, r26
     1aa:	48 0e       	add	r4, r24
     1ac:	48 0e       	add	r4, r24
     1ae:	48 0e       	add	r4, r24
     1b0:	48 0e       	add	r4, r24
     1b2:	48 0e       	add	r4, r24
     1b4:	48 0e       	add	r4, r24
     1b6:	48 0e       	add	r4, r24
     1b8:	0a 0e       	add	r0, r26
     1ba:	48 0e       	add	r4, r24
     1bc:	48 0e       	add	r4, r24
     1be:	48 0e       	add	r4, r24
     1c0:	48 0e       	add	r4, r24
     1c2:	48 0e       	add	r4, r24
     1c4:	48 0e       	add	r4, r24
     1c6:	48 0e       	add	r4, r24
     1c8:	22 0e       	add	r2, r18
     1ca:	48 0e       	add	r4, r24
     1cc:	48 0e       	add	r4, r24
     1ce:	48 0e       	add	r4, r24
     1d0:	48 0e       	add	r4, r24
     1d2:	48 0e       	add	r4, r24
     1d4:	48 0e       	add	r4, r24
     1d6:	48 0e       	add	r4, r24
     1d8:	3b 0e       	add	r3, r27
     1da:	48 0e       	add	r4, r24
     1dc:	48 0e       	add	r4, r24
     1de:	48 0e       	add	r4, r24
     1e0:	48 0e       	add	r4, r24
     1e2:	48 0e       	add	r4, r24
     1e4:	48 0e       	add	r4, r24
     1e6:	48 0e       	add	r4, r24
     1e8:	44 0e       	add	r4, r20

000001ea <__trampolines_end>:
     1ea:	00 00       	nop
     1ec:	00 00       	nop
     1ee:	00 00       	nop
     1f0:	00 20       	and	r0, r0
     1f2:	20 20       	and	r2, r0
     1f4:	20 20       	and	r2, r0
     1f6:	00 20       	and	r0, r0
     1f8:	50 50       	subi	r21, 0x00	; 0
     1fa:	50 00       	.word	0x0050	; ????
     1fc:	00 00       	nop
     1fe:	00 50       	subi	r16, 0x00	; 0
     200:	50 f8       	bld	r5, 0
     202:	50 f8       	bld	r5, 0
     204:	50 50       	subi	r21, 0x00	; 0
     206:	20 78       	andi	r18, 0x80	; 128
     208:	a0 70       	andi	r26, 0x00	; 0
     20a:	28 f0       	brcs	.+10     	; 0x216 <__trampolines_end+0x2c>
     20c:	20 c0       	rjmp	.+64     	; 0x24e <__trampolines_end+0x64>
     20e:	c8 10       	cpse	r12, r8
     210:	20 40       	sbci	r18, 0x00	; 0
     212:	98 18       	sub	r9, r8
     214:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3f4d>
     218:	a8 90       	.word	0x90a8	; ????
     21a:	68 60       	ori	r22, 0x08	; 8
     21c:	20 40       	sbci	r18, 0x00	; 0
     21e:	00 00       	nop
     220:	00 00       	nop
     222:	10 20       	and	r1, r0
     224:	40 40       	sbci	r20, 0x00	; 0
     226:	40 20       	and	r4, r0
     228:	10 40       	sbci	r17, 0x00	; 0
     22a:	20 10       	cpse	r2, r0
     22c:	10 10       	cpse	r1, r0
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 50       	subi	r16, 0x00	; 0
     232:	20 f8       	bld	r2, 0
     234:	20 50       	subi	r18, 0x00	; 0
     236:	00 00       	nop
     238:	20 20       	and	r2, r0
     23a:	f8 20       	and	r15, r8
     23c:	20 00       	.word	0x0020	; ????
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	60 20       	and	r6, r0
     244:	40 00       	.word	0x0040	; ????
     246:	00 00       	nop
     248:	f8 00       	.word	0x00f8	; ????
     24a:	00 00       	nop
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 60       	ori	r16, 0x00	; 0
     252:	60 00       	.word	0x0060	; ????
     254:	08 10       	cpse	r0, r8
     256:	20 40       	sbci	r18, 0x00	; 0
     258:	80 00       	.word	0x0080	; ????
     25a:	70 88       	ldd	r7, Z+16	; 0x10
     25c:	98 a8       	ldd	r9, Y+48	; 0x30
     25e:	c8 88       	ldd	r12, Y+16	; 0x10
     260:	70 20       	and	r7, r0
     262:	60 20       	and	r6, r0
     264:	20 20       	and	r2, r0
     266:	20 70       	andi	r18, 0x00	; 0
     268:	70 88       	ldd	r7, Z+16	; 0x10
     26a:	08 10       	cpse	r0, r8
     26c:	20 40       	sbci	r18, 0x00	; 0
     26e:	f8 f8       	.word	0xf8f8	; ????
     270:	10 20       	and	r1, r0
     272:	10 08       	sbc	r1, r0
     274:	88 70       	andi	r24, 0x08	; 8
     276:	10 30       	cpi	r17, 0x00	; 0
     278:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xfa5>
     27c:	10 f8       	bld	r1, 0
     27e:	80 f0       	brcs	.+32     	; 0x2a0 <__trampolines_end+0xb6>
     280:	08 08       	sbc	r0, r8
     282:	88 70       	andi	r24, 0x08	; 8
     284:	30 40       	sbci	r19, 0x00	; 0
     286:	80 f0       	brcs	.+32     	; 0x2a8 <__trampolines_end+0xbe>
     288:	88 88       	ldd	r8, Y+16	; 0x10
     28a:	70 f8       	bld	r7, 0
     28c:	08 10       	cpse	r0, r8
     28e:	20 40       	sbci	r18, 0x00	; 0
     290:	40 40       	sbci	r20, 0x00	; 0
     292:	70 88       	ldd	r7, Z+16	; 0x10
     294:	88 70       	andi	r24, 0x08	; 8
     296:	88 88       	ldd	r8, Y+16	; 0x10
     298:	70 70       	andi	r23, 0x00	; 0
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	78 08       	sbc	r7, r8
     29e:	10 60       	ori	r17, 0x00	; 0
     2a0:	00 60       	ori	r16, 0x00	; 0
     2a2:	60 00       	.word	0x0060	; ????
     2a4:	60 60       	ori	r22, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	60 60       	ori	r22, 0x00	; 0
     2aa:	00 60       	ori	r16, 0x00	; 0
     2ac:	20 40       	sbci	r18, 0x00	; 0
     2ae:	08 10       	cpse	r0, r8
     2b0:	20 40       	sbci	r18, 0x00	; 0
     2b2:	20 10       	cpse	r2, r0
     2b4:	08 00       	.word	0x0008	; ????
     2b6:	00 f8       	bld	r0, 0
     2b8:	00 f8       	bld	r0, 0
     2ba:	00 00       	nop
     2bc:	80 40       	sbci	r24, 0x00	; 0
     2be:	20 10       	cpse	r2, r0
     2c0:	20 40       	sbci	r18, 0x00	; 0
     2c2:	80 70       	andi	r24, 0x00	; 0
     2c4:	88 08       	sbc	r8, r8
     2c6:	10 20       	and	r1, r0
     2c8:	00 20       	and	r0, r0
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	08 68       	ori	r16, 0x88	; 136
     2ce:	a8 a8       	ldd	r10, Y+48	; 0x30
     2d0:	70 70       	andi	r23, 0x00	; 0
     2d2:	88 88       	ldd	r8, Y+16	; 0x10
     2d4:	88 f8       	.word	0xf888	; ????
     2d6:	88 88       	ldd	r8, Y+16	; 0x10
     2d8:	f0 88       	ldd	r15, Z+16	; 0x10
     2da:	88 f0       	brcs	.+34     	; 0x2fe <__trampolines_end+0x114>
     2dc:	88 88       	ldd	r8, Y+16	; 0x10
     2de:	f0 70       	andi	r31, 0x00	; 0
     2e0:	88 80       	ld	r8, Y
     2e2:	80 80       	ld	r8, Z
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x8735>
     2ea:	88 90       	.word	0x9088	; ????
     2ec:	e0 f8       	bld	r14, 0
     2ee:	80 80       	ld	r8, Z
     2f0:	f0 80       	ld	r15, Z
     2f2:	80 f8       	bld	r8, 0
     2f4:	f8 80       	ld	r15, Y
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	80 80       	ld	r8, Z
     2fa:	80 70       	andi	r24, 0x00	; 0
     2fc:	88 80       	ld	r8, Y
     2fe:	80 98       	cbi	0x10, 0	; 16
     300:	88 70       	andi	r24, 0x08	; 8
     302:	88 88       	ldd	r8, Y+16	; 0x10
     304:	88 f8       	.word	0xf888	; ????
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	88 70       	andi	r24, 0x08	; 8
     30a:	20 20       	and	r2, r0
     30c:	20 20       	and	r2, r0
     30e:	20 70       	andi	r18, 0x00	; 0
     310:	38 10       	cpse	r3, r8
     312:	10 10       	cpse	r1, r0
     314:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x870d>
     318:	90 a0       	ldd	r9, Z+32	; 0x20
     31a:	c0 a0       	ldd	r12, Z+32	; 0x20
     31c:	90 88       	ldd	r9, Z+16	; 0x10
     31e:	80 80       	ld	r8, Z
     320:	80 80       	ld	r8, Z
     322:	80 80       	ld	r8, Z
     324:	f8 88       	ldd	r15, Y+16	; 0x10
     326:	d8 a8       	ldd	r13, Y+48	; 0x30
     328:	88 88       	ldd	r8, Y+16	; 0x10
     32a:	88 88       	ldd	r8, Y+16	; 0x10
     32c:	88 88       	ldd	r8, Y+16	; 0x10
     32e:	c8 a8       	ldd	r12, Y+48	; 0x30
     330:	98 88       	ldd	r9, Y+16	; 0x10
     332:	88 70       	andi	r24, 0x08	; 8
     334:	88 88       	ldd	r8, Y+16	; 0x10
     336:	88 88       	ldd	r8, Y+16	; 0x10
     338:	88 70       	andi	r24, 0x08	; 8
     33a:	f0 88       	ldd	r15, Z+16	; 0x10
     33c:	88 f0       	brcs	.+34     	; 0x360 <__trampolines_end+0x176>
     33e:	80 80       	ld	r8, Z
     340:	80 70       	andi	r24, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 a8       	ldd	r8, Y+48	; 0x30
     346:	90 68       	ori	r25, 0x80	; 128
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x184>
     34c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x7735>
     350:	80 80       	ld	r8, Z
     352:	70 08       	sbc	r7, r0
     354:	08 f0       	brcs	.+2      	; 0x358 <__trampolines_end+0x16e>
     356:	f8 20       	and	r15, r8
     358:	20 20       	and	r2, r0
     35a:	20 20       	and	r2, r0
     35c:	20 88       	ldd	r2, Z+16	; 0x10
     35e:	88 88       	ldd	r8, Y+16	; 0x10
     360:	88 88       	ldd	r8, Y+16	; 0x10
     362:	88 70       	andi	r24, 0x08	; 8
     364:	88 88       	ldd	r8, Y+16	; 0x10
     366:	88 88       	ldd	r8, Y+16	; 0x10
     368:	88 50       	subi	r24, 0x08	; 8
     36a:	20 88       	ldd	r2, Z+16	; 0x10
     36c:	88 88       	ldd	r8, Y+16	; 0x10
     36e:	a8 a8       	ldd	r10, Y+48	; 0x30
     370:	d8 88       	ldd	r13, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	50 20       	and	r5, r0
     376:	50 88       	ldd	r5, Z+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 20       	and	r2, r0
     37e:	20 20       	and	r2, r0
     380:	f8 08       	sbc	r15, r8
     382:	10 20       	and	r1, r0
     384:	40 80       	ld	r4, Z
     386:	f8 38       	cpi	r31, 0x88	; 136
     388:	20 20       	and	r2, r0
     38a:	20 20       	and	r2, r0
     38c:	20 38       	cpi	r18, 0x80	; 128
     38e:	00 80       	ld	r0, Z
     390:	40 20       	and	r4, r0
     392:	10 08       	sbc	r1, r0
     394:	00 e0       	ldi	r16, 0x00	; 0
     396:	20 20       	and	r2, r0
     398:	20 20       	and	r2, r0
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	20 50       	subi	r18, 0x00	; 0
     39e:	88 00       	.word	0x0088	; ????
	...
     3a8:	00 f8       	bld	r0, 0
     3aa:	40 20       	and	r4, r0
     3ac:	10 00       	.word	0x0010	; ????
     3ae:	00 00       	nop
     3b0:	00 00       	nop
     3b2:	00 70       	andi	r16, 0x00	; 0
     3b4:	08 78       	andi	r16, 0x88	; 136
     3b6:	88 78       	andi	r24, 0x88	; 136
     3b8:	80 80       	ld	r8, Z
     3ba:	b0 c8       	rjmp	.-3744   	; 0xfffff51c <__eeprom_end+0xff7ef51c>
     3bc:	88 88       	ldd	r8, Y+16	; 0x10
     3be:	f0 00       	.word	0x00f0	; ????
     3c0:	00 70       	andi	r16, 0x00	; 0
     3c2:	80 80       	ld	r8, Z
     3c4:	88 70       	andi	r24, 0x08	; 8
     3c6:	08 08       	sbc	r0, r8
     3c8:	68 98       	cbi	0x0d, 0	; 13
     3ca:	88 88       	ldd	r8, Y+16	; 0x10
     3cc:	78 00       	.word	0x0078	; ????
     3ce:	00 70       	andi	r16, 0x00	; 0
     3d0:	88 f8       	.word	0xf888	; ????
     3d2:	80 70       	andi	r24, 0x00	; 0
     3d4:	30 48       	sbci	r19, 0x80	; 128
     3d6:	40 e0       	ldi	r20, 0x00	; 0
     3d8:	40 40       	sbci	r20, 0x00	; 0
     3da:	40 00       	.word	0x0040	; ????
     3dc:	00 78       	andi	r16, 0x80	; 128
     3de:	88 78       	andi	r24, 0x88	; 136
     3e0:	08 30       	cpi	r16, 0x08	; 8
     3e2:	80 80       	ld	r8, Z
     3e4:	b0 c8       	rjmp	.-3744   	; 0xfffff546 <__eeprom_end+0xff7ef546>
     3e6:	88 88       	ldd	r8, Y+16	; 0x10
     3e8:	88 20       	and	r8, r8
     3ea:	00 60       	ori	r16, 0x00	; 0
     3ec:	20 20       	and	r2, r0
     3ee:	20 70       	andi	r18, 0x00	; 0
     3f0:	10 00       	.word	0x0010	; ????
     3f2:	30 10       	cpse	r3, r0
     3f4:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3f0d>
     3f8:	40 48       	sbci	r20, 0x80	; 128
     3fa:	50 60       	ori	r21, 0x00	; 0
     3fc:	50 48       	sbci	r21, 0x80	; 128
     3fe:	60 20       	and	r6, r0
     400:	20 20       	and	r2, r0
     402:	20 20       	and	r2, r0
     404:	70 00       	.word	0x0070	; ????
     406:	00 d0       	rcall	.+0      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     408:	a8 a8       	ldd	r10, Y+48	; 0x30
     40a:	88 88       	ldd	r8, Y+16	; 0x10
     40c:	00 00       	nop
     40e:	b0 c8       	rjmp	.-3744   	; 0xfffff570 <__eeprom_end+0xff7ef570>
     410:	88 88       	ldd	r8, Y+16	; 0x10
     412:	88 00       	.word	0x0088	; ????
     414:	00 70       	andi	r16, 0x00	; 0
     416:	88 88       	ldd	r8, Y+16	; 0x10
     418:	88 70       	andi	r24, 0x08	; 8
     41a:	00 00       	nop
     41c:	f0 88       	ldd	r15, Z+16	; 0x10
     41e:	f0 80       	ld	r15, Z
     420:	80 00       	.word	0x0080	; ????
     422:	00 68       	ori	r16, 0x80	; 128
     424:	98 78       	andi	r25, 0x88	; 136
     426:	08 08       	sbc	r0, r8
     428:	00 00       	nop
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	80 80       	ld	r8, Z
     42e:	80 00       	.word	0x0080	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 70       	andi	r24, 0x00	; 0
     434:	08 f0       	brcs	.+2      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     436:	40 40       	sbci	r20, 0x00	; 0
     438:	e0 40       	sbci	r30, 0x00	; 0
     43a:	40 48       	sbci	r20, 0x80	; 128
     43c:	30 00       	.word	0x0030	; ????
     43e:	00 88       	ldd	r0, Z+16	; 0x10
     440:	88 88       	ldd	r8, Y+16	; 0x10
     442:	98 68       	ori	r25, 0x88	; 136
     444:	00 00       	nop
     446:	88 88       	ldd	r8, Y+16	; 0x10
     448:	88 50       	subi	r24, 0x08	; 8
     44a:	20 00       	.word	0x0020	; ????
     44c:	00 88       	ldd	r0, Z+16	; 0x10
     44e:	88 a8       	ldd	r8, Y+48	; 0x30
     450:	a8 50       	subi	r26, 0x08	; 8
     452:	00 00       	nop
     454:	88 50       	subi	r24, 0x08	; 8
     456:	20 50       	subi	r18, 0x00	; 0
     458:	88 00       	.word	0x0088	; ????
     45a:	00 88       	ldd	r0, Z+16	; 0x10
     45c:	88 78       	andi	r24, 0x88	; 136
     45e:	08 70       	andi	r16, 0x08	; 8
     460:	00 00       	nop
     462:	f8 10       	cpse	r15, r8
     464:	20 40       	sbci	r18, 0x00	; 0
     466:	f8 10       	cpse	r15, r8
     468:	20 20       	and	r2, r0
     46a:	40 20       	and	r4, r0
     46c:	20 10       	cpse	r2, r0
     46e:	20 20       	and	r2, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	20 40       	sbci	r18, 0x00	; 0
     476:	20 20       	and	r2, r0
     478:	10 20       	and	r1, r0
     47a:	20 40       	sbci	r18, 0x00	; 0

0000047c <__ctors_end>:
     47c:	11 24       	eor	r1, r1
     47e:	1f be       	out	0x3f, r1	; 63
     480:	cf ef       	ldi	r28, 0xFF	; 255
     482:	d8 e0       	ldi	r29, 0x08	; 8
     484:	de bf       	out	0x3e, r29	; 62
     486:	cd bf       	out	0x3d, r28	; 61

00000488 <__do_copy_data>:
     488:	11 e0       	ldi	r17, 0x01	; 1
     48a:	a0 e0       	ldi	r26, 0x00	; 0
     48c:	b1 e0       	ldi	r27, 0x01	; 1
     48e:	e0 e4       	ldi	r30, 0x40	; 64
     490:	f4 e2       	ldi	r31, 0x24	; 36
     492:	02 c0       	rjmp	.+4      	; 0x498 <__do_copy_data+0x10>
     494:	05 90       	lpm	r0, Z+
     496:	0d 92       	st	X+, r0
     498:	a8 31       	cpi	r26, 0x18	; 24
     49a:	b1 07       	cpc	r27, r17
     49c:	d9 f7       	brne	.-10     	; 0x494 <__do_copy_data+0xc>

0000049e <__do_clear_bss>:
     49e:	21 e0       	ldi	r18, 0x01	; 1
     4a0:	a8 e1       	ldi	r26, 0x18	; 24
     4a2:	b1 e0       	ldi	r27, 0x01	; 1
     4a4:	01 c0       	rjmp	.+2      	; 0x4a8 <.do_clear_bss_start>

000004a6 <.do_clear_bss_loop>:
     4a6:	1d 92       	st	X+, r1

000004a8 <.do_clear_bss_start>:
     4a8:	a3 35       	cpi	r26, 0x53	; 83
     4aa:	b2 07       	cpc	r27, r18
     4ac:	e1 f7       	brne	.-8      	; 0x4a6 <.do_clear_bss_loop>
     4ae:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <main>
     4b2:	0c 94 1e 12 	jmp	0x243c	; 0x243c <_exit>

000004b6 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     4b6:	cf 93       	push	r28
     4b8:	df 93       	push	r29
     4ba:	1f 92       	push	r1
     4bc:	cd b7       	in	r28, 0x3d	; 61
     4be:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     4c0:	8f ef       	ldi	r24, 0xFF	; 255
     4c2:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4c6:	8f b7       	in	r24, 0x3f	; 63
     4c8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     4ca:	f8 94       	cli
	return flags;
     4cc:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     4ce:	5f 93       	push	r21
     4d0:	50 e8       	ldi	r21, 0x80	; 128
     4d2:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     4d6:	50 e0       	ldi	r21, 0x00	; 0
     4d8:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     4dc:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4de:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     4e0:	0f 90       	pop	r0
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	08 95       	ret

000004e8 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     4e8:	cf 93       	push	r28
     4ea:	df 93       	push	r29
     4ec:	1f 92       	push	r1
     4ee:	cd b7       	in	r28, 0x3d	; 61
     4f0:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4f2:	9f b7       	in	r25, 0x3f	; 63
     4f4:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     4f6:	f8 94       	cli
	return flags;
     4f8:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     4fa:	81 11       	cpse	r24, r1
     4fc:	06 c0       	rjmp	.+12     	; 0x50a <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     4fe:	e4 e6       	ldi	r30, 0x64	; 100
     500:	f0 e0       	ldi	r31, 0x00	; 0
     502:	60 95       	com	r22
     504:	80 81       	ld	r24, Z
     506:	68 23       	and	r22, r24
     508:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     50a:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     50c:	0f 90       	pop	r0
     50e:	df 91       	pop	r29
     510:	cf 91       	pop	r28
     512:	08 95       	ret

00000514 <gfx_mono_generic_draw_horizontal_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     514:	ff 92       	push	r15
     516:	0f 93       	push	r16
     518:	1f 93       	push	r17
     51a:	cf 93       	push	r28
     51c:	df 93       	push	r29
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     51e:	e4 2f       	mov	r30, r20
     520:	f0 e0       	ldi	r31, 0x00	; 0
     522:	e8 0f       	add	r30, r24
     524:	f1 1d       	adc	r31, r1
     526:	e1 3f       	cpi	r30, 0xF1	; 241
     528:	f1 05       	cpc	r31, r1
     52a:	1c f0       	brlt	.+6      	; 0x532 <gfx_mono_generic_draw_horizontal_line+0x1e>
		length = GFX_MONO_LCD_WIDTH - x;
     52c:	c0 ef       	ldi	r28, 0xF0	; 240
     52e:	4c 2f       	mov	r20, r28
     530:	48 1b       	sub	r20, r24
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     532:	44 23       	and	r20, r20
     534:	09 f4       	brne	.+2      	; 0x538 <gfx_mono_generic_draw_horizontal_line+0x24>
     536:	53 c0       	rjmp	.+166    	; 0x5de <gfx_mono_generic_draw_horizontal_line+0xca>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     538:	d6 2f       	mov	r29, r22
     53a:	d6 95       	lsr	r29
     53c:	d6 95       	lsr	r29
     53e:	d6 95       	lsr	r29
	pixelmask = (1 << (y - (page * 8)));
     540:	ed 2f       	mov	r30, r29
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	f1 95       	neg	r31
     546:	e1 95       	neg	r30
     548:	f1 09       	sbc	r31, r1
     54a:	ee 0f       	add	r30, r30
     54c:	ff 1f       	adc	r31, r31
     54e:	ee 0f       	add	r30, r30
     550:	ff 1f       	adc	r31, r31
     552:	ee 0f       	add	r30, r30
     554:	ff 1f       	adc	r31, r31
     556:	df 01       	movw	r26, r30
     558:	a6 0f       	add	r26, r22
     55a:	b1 1d       	adc	r27, r1
     55c:	bd 01       	movw	r22, r26
     55e:	e1 e0       	ldi	r30, 0x01	; 1
     560:	f0 e0       	ldi	r31, 0x00	; 0
     562:	df 01       	movw	r26, r30
     564:	02 c0       	rjmp	.+4      	; 0x56a <gfx_mono_generic_draw_horizontal_line+0x56>
     566:	aa 0f       	add	r26, r26
     568:	bb 1f       	adc	r27, r27
     56a:	6a 95       	dec	r22
     56c:	e2 f7       	brpl	.-8      	; 0x566 <gfx_mono_generic_draw_horizontal_line+0x52>
     56e:	fa 2e       	mov	r15, r26
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     570:	21 30       	cpi	r18, 0x01	; 1
     572:	21 f0       	breq	.+8      	; 0x57c <gfx_mono_generic_draw_horizontal_line+0x68>
     574:	98 f0       	brcs	.+38     	; 0x59c <gfx_mono_generic_draw_horizontal_line+0x88>
     576:	22 30       	cpi	r18, 0x02	; 2
     578:	19 f1       	breq	.+70     	; 0x5c0 <gfx_mono_generic_draw_horizontal_line+0xac>
     57a:	31 c0       	rjmp	.+98     	; 0x5de <gfx_mono_generic_draw_horizontal_line+0xca>
     57c:	c4 2f       	mov	r28, r20
     57e:	1f ef       	ldi	r17, 0xFF	; 255
     580:	18 0f       	add	r17, r24
     582:	01 2f       	mov	r16, r17
     584:	0c 0f       	add	r16, r28
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     586:	60 2f       	mov	r22, r16
     588:	8d 2f       	mov	r24, r29
     58a:	e0 d2       	rcall	.+1472   	; 0xb4c <gfx_mono_lcd_uc1608_get_byte>
			temp |= pixelmask;
     58c:	48 2f       	mov	r20, r24
     58e:	4f 29       	or	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     590:	60 2f       	mov	r22, r16
     592:	8d 2f       	mov	r24, r29
     594:	cb d2       	rcall	.+1430   	; 0xb2c <gfx_mono_lcd_uc1608_put_byte>
     596:	c1 50       	subi	r28, 0x01	; 1
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     598:	a1 f7       	brne	.-24     	; 0x582 <gfx_mono_generic_draw_horizontal_line+0x6e>
     59a:	21 c0       	rjmp	.+66     	; 0x5de <gfx_mono_generic_draw_horizontal_line+0xca>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     59c:	c4 2f       	mov	r28, r20
     59e:	1f ef       	ldi	r17, 0xFF	; 255
     5a0:	18 0f       	add	r17, r24
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
			temp &= ~pixelmask;
     5a2:	fa 2e       	mov	r15, r26
     5a4:	f0 94       	com	r15
     5a6:	01 2f       	mov	r16, r17
     5a8:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     5aa:	60 2f       	mov	r22, r16
     5ac:	8d 2f       	mov	r24, r29
     5ae:	ce d2       	rcall	.+1436   	; 0xb4c <gfx_mono_lcd_uc1608_get_byte>
			temp &= ~pixelmask;
     5b0:	48 2f       	mov	r20, r24
     5b2:	4f 21       	and	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     5b4:	60 2f       	mov	r22, r16
     5b6:	8d 2f       	mov	r24, r29
     5b8:	b9 d2       	rcall	.+1394   	; 0xb2c <gfx_mono_lcd_uc1608_put_byte>
     5ba:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     5bc:	a1 f7       	brne	.-24     	; 0x5a6 <gfx_mono_generic_draw_horizontal_line+0x92>
     5be:	0f c0       	rjmp	.+30     	; 0x5de <gfx_mono_generic_draw_horizontal_line+0xca>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     5c0:	c4 2f       	mov	r28, r20
     5c2:	1f ef       	ldi	r17, 0xFF	; 255
     5c4:	18 0f       	add	r17, r24
     5c6:	01 2f       	mov	r16, r17
     5c8:	0c 0f       	add	r16, r28
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     5ca:	60 2f       	mov	r22, r16
     5cc:	8d 2f       	mov	r24, r29
     5ce:	be d2       	rcall	.+1404   	; 0xb4c <gfx_mono_lcd_uc1608_get_byte>
			temp ^= pixelmask;
     5d0:	48 2f       	mov	r20, r24
     5d2:	4f 25       	eor	r20, r15
			gfx_mono_put_byte(page, x + length, temp);
     5d4:	60 2f       	mov	r22, r16
     5d6:	8d 2f       	mov	r24, r29
     5d8:	a9 d2       	rcall	.+1362   	; 0xb2c <gfx_mono_lcd_uc1608_put_byte>
     5da:	c1 50       	subi	r28, 0x01	; 1
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     5dc:	a1 f7       	brne	.-24     	; 0x5c6 <gfx_mono_generic_draw_horizontal_line+0xb2>
		break;

	default:
		break;
	}
}
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	1f 91       	pop	r17
     5e4:	0f 91       	pop	r16
     5e6:	ff 90       	pop	r15
     5e8:	08 95       	ret

000005ea <gfx_mono_generic_draw_vertical_line>:
 * \param  length     Length of the line in pixels.
 * \param  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     5ea:	ef 92       	push	r14
     5ec:	ff 92       	push	r15
     5ee:	0f 93       	push	r16
     5f0:	1f 93       	push	r17
     5f2:	cf 93       	push	r28
     5f4:	df 93       	push	r29
	if (length == 0) {
     5f6:	44 23       	and	r20, r20
     5f8:	09 f4       	brne	.+2      	; 0x5fc <gfx_mono_generic_draw_vertical_line+0x12>
     5fa:	46 c0       	rjmp	.+140    	; 0x688 <gfx_mono_generic_draw_vertical_line+0x9e>
     5fc:	12 2f       	mov	r17, r18
     5fe:	d8 2f       	mov	r29, r24
     600:	9f ef       	ldi	r25, 0xFF	; 255
     602:	96 0f       	add	r25, r22
		return;
	}

	gfx_coord_t y2 = y + length - 1;
     604:	94 0f       	add	r25, r20

	if (y == y2) {
     606:	69 13       	cpse	r22, r25
     608:	03 c0       	rjmp	.+6      	; 0x610 <gfx_mono_generic_draw_vertical_line+0x26>
		gfx_mono_draw_pixel(x, y, color);
     60a:	42 2f       	mov	r20, r18
     60c:	d2 d2       	rcall	.+1444   	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     60e:	3c c0       	rjmp	.+120    	; 0x688 <gfx_mono_generic_draw_vertical_line+0x9e>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
     610:	9f 37       	cpi	r25, 0x7F	; 127
     612:	08 f0       	brcs	.+2      	; 0x616 <gfx_mono_generic_draw_vertical_line+0x2c>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
     614:	9f e7       	ldi	r25, 0x7F	; 127
	}

	gfx_coord_t y1page = y / 8;
     616:	c6 2f       	mov	r28, r22
     618:	c6 95       	lsr	r28
     61a:	c6 95       	lsr	r28
     61c:	c6 95       	lsr	r28
	gfx_coord_t y2page = y2 / 8;
     61e:	09 2f       	mov	r16, r25
     620:	06 95       	lsr	r16
     622:	06 95       	lsr	r16
     624:	06 95       	lsr	r16

	uint8_t y1bitpos = y & 0x07;
     626:	67 70       	andi	r22, 0x07	; 7
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
     628:	2f ef       	ldi	r18, 0xFF	; 255
     62a:	30 e0       	ldi	r19, 0x00	; 0
     62c:	a9 01       	movw	r20, r18
     62e:	02 c0       	rjmp	.+4      	; 0x634 <gfx_mono_generic_draw_vertical_line+0x4a>
     630:	44 0f       	add	r20, r20
     632:	55 1f       	adc	r21, r21
     634:	6a 95       	dec	r22
     636:	e2 f7       	brpl	.-8      	; 0x630 <gfx_mono_generic_draw_vertical_line+0x46>

	gfx_coord_t y1page = y / 8;
	gfx_coord_t y2page = y2 / 8;

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;
     638:	97 70       	andi	r25, 0x07	; 7

	uint8_t y1pixelmask = 0xFF << y1bitpos;
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
     63a:	67 e0       	ldi	r22, 0x07	; 7
     63c:	70 e0       	ldi	r23, 0x00	; 0
     63e:	fb 01       	movw	r30, r22
     640:	e9 1b       	sub	r30, r25
     642:	f1 09       	sbc	r31, r1
     644:	79 01       	movw	r14, r18
     646:	02 c0       	rjmp	.+4      	; 0x64c <gfx_mono_generic_draw_vertical_line+0x62>
     648:	f5 94       	asr	r15
     64a:	e7 94       	ror	r14
     64c:	ea 95       	dec	r30
     64e:	e2 f7       	brpl	.-8      	; 0x648 <gfx_mono_generic_draw_vertical_line+0x5e>

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
     650:	c0 13       	cpse	r28, r16
     652:	06 c0       	rjmp	.+12     	; 0x660 <gfx_mono_generic_draw_vertical_line+0x76>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
     654:	4e 21       	and	r20, r14
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
     656:	21 2f       	mov	r18, r17
     658:	6d 2f       	mov	r22, r29
     65a:	8c 2f       	mov	r24, r28
     65c:	87 d2       	rcall	.+1294   	; 0xb6c <gfx_mono_lcd_uc1608_mask_byte>
     65e:	14 c0       	rjmp	.+40     	; 0x688 <gfx_mono_generic_draw_vertical_line+0x9e>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
     660:	21 2f       	mov	r18, r17
     662:	6d 2f       	mov	r22, r29
     664:	8c 2f       	mov	r24, r28
     666:	82 d2       	rcall	.+1284   	; 0xb6c <gfx_mono_lcd_uc1608_mask_byte>

		while (++y1page < y2page) {
     668:	cf 5f       	subi	r28, 0xFF	; 255
     66a:	c0 17       	cp	r28, r16
     66c:	40 f4       	brcc	.+16     	; 0x67e <gfx_mono_generic_draw_vertical_line+0x94>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
     66e:	21 2f       	mov	r18, r17
     670:	4f ef       	ldi	r20, 0xFF	; 255
     672:	6d 2f       	mov	r22, r29
     674:	8c 2f       	mov	r24, r28
     676:	7a d2       	rcall	.+1268   	; 0xb6c <gfx_mono_lcd_uc1608_mask_byte>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);

		while (++y1page < y2page) {
     678:	cf 5f       	subi	r28, 0xFF	; 255
     67a:	c0 17       	cp	r28, r16
     67c:	c0 f3       	brcs	.-16     	; 0x66e <gfx_mono_generic_draw_vertical_line+0x84>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
     67e:	21 2f       	mov	r18, r17
     680:	4e 2d       	mov	r20, r14
     682:	6d 2f       	mov	r22, r29
     684:	80 2f       	mov	r24, r16
     686:	72 d2       	rcall	.+1252   	; 0xb6c <gfx_mono_lcd_uc1608_mask_byte>
	}
}
     688:	df 91       	pop	r29
     68a:	cf 91       	pop	r28
     68c:	1f 91       	pop	r17
     68e:	0f 91       	pop	r16
     690:	ff 90       	pop	r15
     692:	ef 90       	pop	r14
     694:	08 95       	ret

00000696 <gfx_mono_generic_draw_line>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
     696:	8f 92       	push	r8
     698:	9f 92       	push	r9
     69a:	af 92       	push	r10
     69c:	bf 92       	push	r11
     69e:	cf 92       	push	r12
     6a0:	df 92       	push	r13
     6a2:	ef 92       	push	r14
     6a4:	ff 92       	push	r15
     6a6:	0f 93       	push	r16
     6a8:	1f 93       	push	r17
     6aa:	cf 93       	push	r28
     6ac:	df 93       	push	r29
     6ae:	c8 2f       	mov	r28, r24
     6b0:	d6 2f       	mov	r29, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     6b2:	48 17       	cp	r20, r24
     6b4:	28 f4       	brcc	.+10     	; 0x6c0 <gfx_mono_generic_draw_line+0x2a>
		dx = x1;
		x1 = x2;
		x2 = dx;
		dy = y1;
		y1 = y2;
     6b6:	d2 2f       	mov	r29, r18
		y2 = dy;
     6b8:	26 2f       	mov	r18, r22
	int16_t dx;
	int16_t dy;
	int16_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
     6ba:	8c 2f       	mov	r24, r28
		dx = x1;
		x1 = x2;
     6bc:	c4 2f       	mov	r28, r20
		x2 = dx;
     6be:	48 2f       	mov	r20, r24
		dy = y1;
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
     6c0:	e4 2e       	mov	r14, r20
     6c2:	f1 2c       	mov	r15, r1
     6c4:	ec 1a       	sub	r14, r28
     6c6:	f1 08       	sbc	r15, r1
	dy = y2 - y1;
     6c8:	a2 2e       	mov	r10, r18
     6ca:	b1 2c       	mov	r11, r1
     6cc:	ad 1a       	sub	r10, r29
     6ce:	b1 08       	sbc	r11, r1

	x = x1;
	y = y1;

	if (dx < 0) {
     6d0:	ff 20       	and	r15, r15
     6d2:	2c f4       	brge	.+10     	; 0x6de <gfx_mono_generic_draw_line+0x48>
		xinc = -1;
		dx = -dx;
     6d4:	f1 94       	neg	r15
     6d6:	e1 94       	neg	r14
     6d8:	f1 08       	sbc	r15, r1

	x = x1;
	y = y1;

	if (dx < 0) {
		xinc = -1;
     6da:	1f ef       	ldi	r17, 0xFF	; 255
     6dc:	01 c0       	rjmp	.+2      	; 0x6e0 <gfx_mono_generic_draw_line+0x4a>
		dx = -dx;
	} else {
		xinc = 1;
     6de:	11 e0       	ldi	r17, 0x01	; 1
	}

	if (dy < 0) {
     6e0:	bb 20       	and	r11, r11
     6e2:	0c f0       	brlt	.+2      	; 0x6e6 <gfx_mono_generic_draw_line+0x50>
     6e4:	48 c0       	rjmp	.+144    	; 0x776 <gfx_mono_generic_draw_line+0xe0>
		yinc = -1;
		dy = -dy;
     6e6:	88 24       	eor	r8, r8
     6e8:	99 24       	eor	r9, r9
     6ea:	8a 18       	sub	r8, r10
     6ec:	9b 08       	sbc	r9, r11
	} else {
		yinc = 1;
	}

	if (dx > dy) {
     6ee:	8e 14       	cp	r8, r14
     6f0:	9f 04       	cpc	r9, r15
     6f2:	fc f4       	brge	.+62     	; 0x732 <gfx_mono_generic_draw_line+0x9c>
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
     6f4:	54 01       	movw	r10, r8
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     6f6:	88 24       	eor	r8, r8
     6f8:	8a 94       	dec	r8
     6fa:	02 c0       	rjmp	.+4      	; 0x700 <gfx_mono_generic_draw_line+0x6a>
		dy = -dy;
	} else {
		yinc = 1;
     6fc:	88 24       	eor	r8, r8
     6fe:	83 94       	inc	r8
	}

	if (dx > dy) {
		e = dy - dx;
     700:	65 01       	movw	r12, r10
     702:	ce 18       	sub	r12, r14
     704:	df 08       	sbc	r13, r15
		for (i = 0; i <= dx; i++) {
     706:	ff 20       	and	r15, r15
     708:	dc f1       	brlt	.+118    	; 0x780 <gfx_mono_generic_draw_line+0xea>
     70a:	91 2c       	mov	r9, r1
			gfx_mono_draw_pixel(x, y, color);
     70c:	40 2f       	mov	r20, r16
     70e:	6d 2f       	mov	r22, r29
     710:	8c 2f       	mov	r24, r28
     712:	4f d2       	rcall	.+1182   	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     714:	dd 20       	and	r13, r13
     716:	1c f0       	brlt	.+6      	; 0x71e <gfx_mono_generic_draw_line+0x88>
				e -= dx;
     718:	ce 18       	sub	r12, r14
     71a:	df 08       	sbc	r13, r15
				y += yinc;
     71c:	d8 0d       	add	r29, r8
			}

			e += dy;
     71e:	ca 0c       	add	r12, r10
     720:	db 1c       	adc	r13, r11
     722:	c1 0f       	add	r28, r17
		yinc = 1;
	}

	if (dx > dy) {
		e = dy - dx;
		for (i = 0; i <= dx; i++) {
     724:	93 94       	inc	r9
     726:	89 2d       	mov	r24, r9
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	e8 16       	cp	r14, r24
     72c:	f9 06       	cpc	r15, r25
     72e:	74 f7       	brge	.-36     	; 0x70c <gfx_mono_generic_draw_line+0x76>
     730:	27 c0       	rjmp	.+78     	; 0x780 <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     732:	67 01       	movw	r12, r14
     734:	ca 0c       	add	r12, r10
     736:	db 1c       	adc	r13, r11
		for (i = 0; i <= dy; i++) {
     738:	99 20       	and	r9, r9
     73a:	14 f1       	brlt	.+68     	; 0x780 <gfx_mono_generic_draw_line+0xea>
	} else {
		xinc = 1;
	}

	if (dy < 0) {
		yinc = -1;
     73c:	aa 24       	eor	r10, r10
     73e:	aa 94       	dec	r10
		dy = -dy;
	} else {
		yinc = 1;
     740:	b1 2c       	mov	r11, r1
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
			gfx_mono_draw_pixel(x, y, color);
     742:	40 2f       	mov	r20, r16
     744:	6d 2f       	mov	r22, r29
     746:	8c 2f       	mov	r24, r28
     748:	34 d2       	rcall	.+1128   	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
			if (e >= 0) {
     74a:	dd 20       	and	r13, r13
     74c:	1c f0       	brlt	.+6      	; 0x754 <gfx_mono_generic_draw_line+0xbe>
				e -= dy;
     74e:	c8 18       	sub	r12, r8
     750:	d9 08       	sbc	r13, r9
				x += xinc;
     752:	c1 0f       	add	r28, r17
			}

			e += dx;
     754:	ce 0c       	add	r12, r14
     756:	df 1c       	adc	r13, r15
     758:	da 0d       	add	r29, r10
			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
		for (i = 0; i <= dy; i++) {
     75a:	b3 94       	inc	r11
     75c:	8b 2d       	mov	r24, r11
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	88 16       	cp	r8, r24
     762:	99 06       	cpc	r9, r25
     764:	74 f7       	brge	.-36     	; 0x742 <gfx_mono_generic_draw_line+0xac>
     766:	0c c0       	rjmp	.+24     	; 0x780 <gfx_mono_generic_draw_line+0xea>

			e += dy;
			x += xinc;
		}
	} else {
		e = dx - dy;
     768:	67 01       	movw	r12, r14
     76a:	ca 18       	sub	r12, r10
     76c:	db 08       	sbc	r13, r11
		y1 = y2;
		y2 = dy;
	}

	dx = x2 - x1;
	dy = y2 - y1;
     76e:	45 01       	movw	r8, r10

	if (dy < 0) {
		yinc = -1;
		dy = -dy;
	} else {
		yinc = 1;
     770:	aa 24       	eor	r10, r10
     772:	a3 94       	inc	r10
     774:	e5 cf       	rjmp	.-54     	; 0x740 <gfx_mono_generic_draw_line+0xaa>
	}

	if (dx > dy) {
     776:	ae 14       	cp	r10, r14
     778:	bf 04       	cpc	r11, r15
     77a:	0c f4       	brge	.+2      	; 0x77e <gfx_mono_generic_draw_line+0xe8>
     77c:	bf cf       	rjmp	.-130    	; 0x6fc <gfx_mono_generic_draw_line+0x66>
     77e:	f4 cf       	rjmp	.-24     	; 0x768 <gfx_mono_generic_draw_line+0xd2>

			e += dx;
			y += yinc;
		}
	}
}
     780:	df 91       	pop	r29
     782:	cf 91       	pop	r28
     784:	1f 91       	pop	r17
     786:	0f 91       	pop	r16
     788:	ff 90       	pop	r15
     78a:	ef 90       	pop	r14
     78c:	df 90       	pop	r13
     78e:	cf 90       	pop	r12
     790:	bf 90       	pop	r11
     792:	af 90       	pop	r10
     794:	9f 90       	pop	r9
     796:	8f 90       	pop	r8
     798:	08 95       	ret

0000079a <gfx_mono_generic_draw_rect>:
 * \param  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     79a:	ff 92       	push	r15
     79c:	0f 93       	push	r16
     79e:	1f 93       	push	r17
     7a0:	cf 93       	push	r28
     7a2:	df 93       	push	r29
     7a4:	d8 2f       	mov	r29, r24
     7a6:	16 2f       	mov	r17, r22
     7a8:	c4 2f       	mov	r28, r20
     7aa:	f2 2e       	mov	r15, r18
	gfx_mono_draw_horizontal_line(x, y, width, color);
     7ac:	20 2f       	mov	r18, r16
     7ae:	b2 de       	rcall	.-668    	; 0x514 <gfx_mono_generic_draw_horizontal_line>
     7b0:	6f ef       	ldi	r22, 0xFF	; 255
     7b2:	6f 0d       	add	r22, r15
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
     7b4:	61 0f       	add	r22, r17
     7b6:	20 2f       	mov	r18, r16
     7b8:	4c 2f       	mov	r20, r28
     7ba:	8d 2f       	mov	r24, r29
     7bc:	ab de       	rcall	.-682    	; 0x514 <gfx_mono_generic_draw_horizontal_line>

	gfx_mono_draw_vertical_line(x, y, height, color);
     7be:	20 2f       	mov	r18, r16
     7c0:	4f 2d       	mov	r20, r15
     7c2:	61 2f       	mov	r22, r17
     7c4:	8d 2f       	mov	r24, r29
     7c6:	11 df       	rcall	.-478    	; 0x5ea <gfx_mono_generic_draw_vertical_line>
     7c8:	8f ef       	ldi	r24, 0xFF	; 255
     7ca:	8c 0f       	add	r24, r28
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
     7cc:	20 2f       	mov	r18, r16
     7ce:	4f 2d       	mov	r20, r15
     7d0:	61 2f       	mov	r22, r17
     7d2:	8d 0f       	add	r24, r29
     7d4:	0a df       	rcall	.-492    	; 0x5ea <gfx_mono_generic_draw_vertical_line>
}
     7d6:	df 91       	pop	r29
     7d8:	cf 91       	pop	r28
     7da:	1f 91       	pop	r17
     7dc:	0f 91       	pop	r16
     7de:	ff 90       	pop	r15
     7e0:	08 95       	ret

000007e2 <gfx_mono_generic_draw_filled_rect>:
 * \param  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     7e2:	ff 92       	push	r15
     7e4:	0f 93       	push	r16
     7e6:	1f 93       	push	r17
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
	if (height == 0) {
     7ec:	22 23       	and	r18, r18
     7ee:	69 f0       	breq	.+26     	; 0x80a <gfx_mono_generic_draw_filled_rect+0x28>
     7f0:	c2 2f       	mov	r28, r18
     7f2:	f4 2e       	mov	r15, r20
     7f4:	18 2f       	mov	r17, r24
     7f6:	df ef       	ldi	r29, 0xFF	; 255
     7f8:	d6 0f       	add	r29, r22
     7fa:	6d 2f       	mov	r22, r29
     7fc:	6c 0f       	add	r22, r28
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     7fe:	20 2f       	mov	r18, r16
     800:	4f 2d       	mov	r20, r15
     802:	81 2f       	mov	r24, r17
     804:	87 de       	rcall	.-754    	; 0x514 <gfx_mono_generic_draw_horizontal_line>
     806:	c1 50       	subi	r28, 0x01	; 1
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     808:	c1 f7       	brne	.-16     	; 0x7fa <gfx_mono_generic_draw_filled_rect+0x18>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     80a:	df 91       	pop	r29
     80c:	cf 91       	pop	r28
     80e:	1f 91       	pop	r17
     810:	0f 91       	pop	r16
     812:	ff 90       	pop	r15
     814:	08 95       	ret

00000816 <gfx_mono_generic_draw_circle>:
 * \param  octant_mask Bitmask indicating which octants to draw.
 */
void gfx_mono_generic_draw_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t octant_mask)
{
     816:	2f 92       	push	r2
     818:	3f 92       	push	r3
     81a:	4f 92       	push	r4
     81c:	5f 92       	push	r5
     81e:	6f 92       	push	r6
     820:	7f 92       	push	r7
     822:	8f 92       	push	r8
     824:	9f 92       	push	r9
     826:	af 92       	push	r10
     828:	bf 92       	push	r11
     82a:	cf 92       	push	r12
     82c:	df 92       	push	r13
     82e:	ef 92       	push	r14
     830:	ff 92       	push	r15
     832:	0f 93       	push	r16
     834:	1f 93       	push	r17
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
     83a:	00 d0       	rcall	.+0      	; 0x83c <gfx_mono_generic_draw_circle+0x26>
     83c:	1f 92       	push	r1
     83e:	cd b7       	in	r28, 0x3d	; 61
     840:	de b7       	in	r29, 0x3e	; 62
     842:	88 2e       	mov	r8, r24
     844:	96 2e       	mov	r9, r22
     846:	4a 83       	std	Y+2, r20	; 0x02
     848:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     84a:	41 11       	cpse	r20, r1
     84c:	03 c0       	rjmp	.+6      	; 0x854 <gfx_mono_generic_draw_circle+0x3e>
		gfx_mono_draw_pixel(x, y, color);
     84e:	42 2f       	mov	r20, r18
     850:	b0 d1       	rcall	.+864    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     852:	89 c0       	rjmp	.+274    	; 0x966 <__stack+0x67>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     854:	2a 81       	ldd	r18, Y+2	; 0x02
     856:	e2 2e       	mov	r14, r18
     858:	f1 2c       	mov	r15, r1
     85a:	ee 0c       	add	r14, r14
     85c:	ff 1c       	adc	r15, r15
     85e:	f1 94       	neg	r15
     860:	e1 94       	neg	r14
     862:	f1 08       	sbc	r15, r1
     864:	83 e0       	ldi	r24, 0x03	; 3
     866:	e8 0e       	add	r14, r24
     868:	f1 1c       	adc	r15, r1
     86a:	c6 2e       	mov	r12, r22
     86c:	d8 2c       	mov	r13, r8
     86e:	18 2d       	mov	r17, r8
     870:	b6 2e       	mov	r11, r22
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     872:	1b 82       	std	Y+3, r1	; 0x03
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     874:	90 2f       	mov	r25, r16
     876:	91 70       	andi	r25, 0x01	; 1
     878:	29 2e       	mov	r2, r25
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT1) {
     87a:	e0 2f       	mov	r30, r16
     87c:	e2 70       	andi	r30, 0x02	; 2
     87e:	3e 2e       	mov	r3, r30
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT2) {
     880:	f0 2f       	mov	r31, r16
     882:	f4 70       	andi	r31, 0x04	; 4
     884:	4f 2e       	mov	r4, r31
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
		}

		if (octant_mask & GFX_OCTANT3) {
     886:	20 2f       	mov	r18, r16
     888:	28 70       	andi	r18, 0x08	; 8
     88a:	52 2e       	mov	r5, r18
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
		}

		if (octant_mask & GFX_OCTANT4) {
     88c:	80 2f       	mov	r24, r16
     88e:	80 71       	andi	r24, 0x10	; 16
     890:	68 2e       	mov	r6, r24
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
		}

		if (octant_mask & GFX_OCTANT5) {
     892:	90 2f       	mov	r25, r16
     894:	90 72       	andi	r25, 0x20	; 32
     896:	79 2e       	mov	r7, r25
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
		}

		if (octant_mask & GFX_OCTANT6) {
     898:	e0 2f       	mov	r30, r16
     89a:	e0 74       	andi	r30, 0x40	; 64
     89c:	e9 83       	std	Y+1, r30	; 0x01
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw one pixel for each octant enabled in octant_mask. */
		if (octant_mask & GFX_OCTANT0) {
     89e:	22 20       	and	r2, r2
     8a0:	29 f0       	breq	.+10     	; 0x8ac <gfx_mono_generic_draw_circle+0x96>
			gfx_mono_draw_pixel(x + offset_y, y - offset_x, color);
     8a2:	4a 2d       	mov	r20, r10
     8a4:	6c 2d       	mov	r22, r12
     8a6:	8a 81       	ldd	r24, Y+2	; 0x02
     8a8:	88 0d       	add	r24, r8
     8aa:	83 d1       	rcall	.+774    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT1) {
     8ac:	33 20       	and	r3, r3
     8ae:	31 f0       	breq	.+12     	; 0x8bc <gfx_mono_generic_draw_circle+0xa6>
			gfx_mono_draw_pixel(x + offset_x, y - offset_y, color);
     8b0:	4a 2d       	mov	r20, r10
     8b2:	69 2d       	mov	r22, r9
     8b4:	fa 81       	ldd	r31, Y+2	; 0x02
     8b6:	6f 1b       	sub	r22, r31
     8b8:	81 2f       	mov	r24, r17
     8ba:	7b d1       	rcall	.+758    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT2) {
     8bc:	44 20       	and	r4, r4
     8be:	31 f0       	breq	.+12     	; 0x8cc <gfx_mono_generic_draw_circle+0xb6>
			gfx_mono_draw_pixel(x - offset_x, y - offset_y, color);
     8c0:	4a 2d       	mov	r20, r10
     8c2:	69 2d       	mov	r22, r9
     8c4:	2a 81       	ldd	r18, Y+2	; 0x02
     8c6:	62 1b       	sub	r22, r18
     8c8:	8d 2d       	mov	r24, r13
     8ca:	73 d1       	rcall	.+742    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT3) {
     8cc:	55 20       	and	r5, r5
     8ce:	31 f0       	breq	.+12     	; 0x8dc <gfx_mono_generic_draw_circle+0xc6>
			gfx_mono_draw_pixel(x - offset_y, y - offset_x, color);
     8d0:	4a 2d       	mov	r20, r10
     8d2:	6c 2d       	mov	r22, r12
     8d4:	88 2d       	mov	r24, r8
     8d6:	9a 81       	ldd	r25, Y+2	; 0x02
     8d8:	89 1b       	sub	r24, r25
     8da:	6b d1       	rcall	.+726    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT4) {
     8dc:	66 20       	and	r6, r6
     8de:	31 f0       	breq	.+12     	; 0x8ec <gfx_mono_generic_draw_circle+0xd6>
			gfx_mono_draw_pixel(x - offset_y, y + offset_x, color);
     8e0:	4a 2d       	mov	r20, r10
     8e2:	6b 2d       	mov	r22, r11
     8e4:	88 2d       	mov	r24, r8
     8e6:	ea 81       	ldd	r30, Y+2	; 0x02
     8e8:	8e 1b       	sub	r24, r30
     8ea:	63 d1       	rcall	.+710    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT5) {
     8ec:	77 20       	and	r7, r7
     8ee:	29 f0       	breq	.+10     	; 0x8fa <gfx_mono_generic_draw_circle+0xe4>
			gfx_mono_draw_pixel(x - offset_x, y + offset_y, color);
     8f0:	4a 2d       	mov	r20, r10
     8f2:	6a 81       	ldd	r22, Y+2	; 0x02
     8f4:	69 0d       	add	r22, r9
     8f6:	8d 2d       	mov	r24, r13
     8f8:	5c d1       	rcall	.+696    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT6) {
     8fa:	f9 81       	ldd	r31, Y+1	; 0x01
     8fc:	ff 23       	and	r31, r31
     8fe:	29 f0       	breq	.+10     	; 0x90a <__stack+0xb>
			gfx_mono_draw_pixel(x + offset_x, y + offset_y, color);
     900:	4a 2d       	mov	r20, r10
     902:	6a 81       	ldd	r22, Y+2	; 0x02
     904:	69 0d       	add	r22, r9
     906:	81 2f       	mov	r24, r17
     908:	54 d1       	rcall	.+680    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		if (octant_mask & GFX_OCTANT7) {
     90a:	00 23       	and	r16, r16
     90c:	2c f4       	brge	.+10     	; 0x918 <__stack+0x19>
			gfx_mono_draw_pixel(x + offset_y, y + offset_x, color);
     90e:	4a 2d       	mov	r20, r10
     910:	6b 2d       	mov	r22, r11
     912:	8a 81       	ldd	r24, Y+2	; 0x02
     914:	88 0d       	add	r24, r8
     916:	4d d1       	rcall	.+666    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     918:	ff 20       	and	r15, r15
     91a:	5c f4       	brge	.+22     	; 0x932 <__stack+0x33>
			error += ((offset_x << 2) + 6);
     91c:	2b 81       	ldd	r18, Y+3	; 0x03
     91e:	82 2f       	mov	r24, r18
     920:	90 e0       	ldi	r25, 0x00	; 0
     922:	88 0f       	add	r24, r24
     924:	99 1f       	adc	r25, r25
     926:	88 0f       	add	r24, r24
     928:	99 1f       	adc	r25, r25
     92a:	06 96       	adiw	r24, 0x06	; 6
     92c:	e8 0e       	add	r14, r24
     92e:	f9 1e       	adc	r15, r25
     930:	0f c0       	rjmp	.+30     	; 0x950 <__stack+0x51>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     932:	eb 81       	ldd	r30, Y+3	; 0x03
     934:	8e 2f       	mov	r24, r30
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	fa 81       	ldd	r31, Y+2	; 0x02
     93a:	8f 1b       	sub	r24, r31
     93c:	91 09       	sbc	r25, r1
     93e:	88 0f       	add	r24, r24
     940:	99 1f       	adc	r25, r25
     942:	88 0f       	add	r24, r24
     944:	99 1f       	adc	r25, r25
     946:	0a 96       	adiw	r24, 0x0a	; 10
     948:	e8 0e       	add	r14, r24
     94a:	f9 1e       	adc	r15, r25
			--offset_y;
     94c:	f1 50       	subi	r31, 0x01	; 1
     94e:	fa 83       	std	Y+2, r31	; 0x02
		}

		/* Next X. */
		++offset_x;
     950:	2b 81       	ldd	r18, Y+3	; 0x03
     952:	2f 5f       	subi	r18, 0xFF	; 255
     954:	2b 83       	std	Y+3, r18	; 0x03
     956:	b3 94       	inc	r11
     958:	1f 5f       	subi	r17, 0xFF	; 255
     95a:	da 94       	dec	r13
     95c:	ca 94       	dec	r12
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offsetX from 0 to radius. */
	while (offset_x <= offset_y) {
     95e:	8a 81       	ldd	r24, Y+2	; 0x02
     960:	82 17       	cp	r24, r18
     962:	08 f0       	brcs	.+2      	; 0x966 <__stack+0x67>
     964:	9c cf       	rjmp	.-200    	; 0x89e <gfx_mono_generic_draw_circle+0x88>
		}

		/* Next X. */
		++offset_x;
	}
}
     966:	0f 90       	pop	r0
     968:	0f 90       	pop	r0
     96a:	0f 90       	pop	r0
     96c:	df 91       	pop	r29
     96e:	cf 91       	pop	r28
     970:	1f 91       	pop	r17
     972:	0f 91       	pop	r16
     974:	ff 90       	pop	r15
     976:	ef 90       	pop	r14
     978:	df 90       	pop	r13
     97a:	cf 90       	pop	r12
     97c:	bf 90       	pop	r11
     97e:	af 90       	pop	r10
     980:	9f 90       	pop	r9
     982:	8f 90       	pop	r8
     984:	7f 90       	pop	r7
     986:	6f 90       	pop	r6
     988:	5f 90       	pop	r5
     98a:	4f 90       	pop	r4
     98c:	3f 90       	pop	r3
     98e:	2f 90       	pop	r2
     990:	08 95       	ret

00000992 <gfx_mono_generic_draw_filled_circle>:
 * \param  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
     992:	5f 92       	push	r5
     994:	6f 92       	push	r6
     996:	7f 92       	push	r7
     998:	8f 92       	push	r8
     99a:	9f 92       	push	r9
     99c:	af 92       	push	r10
     99e:	bf 92       	push	r11
     9a0:	cf 92       	push	r12
     9a2:	df 92       	push	r13
     9a4:	ef 92       	push	r14
     9a6:	ff 92       	push	r15
     9a8:	0f 93       	push	r16
     9aa:	1f 93       	push	r17
     9ac:	cf 93       	push	r28
     9ae:	df 93       	push	r29
     9b0:	88 2e       	mov	r8, r24
     9b2:	96 2e       	mov	r9, r22
     9b4:	c4 2f       	mov	r28, r20
     9b6:	a2 2e       	mov	r10, r18
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
     9b8:	41 11       	cpse	r20, r1
     9ba:	03 c0       	rjmp	.+6      	; 0x9c2 <gfx_mono_generic_draw_filled_circle+0x30>
		gfx_mono_draw_pixel(x, y, color);
     9bc:	42 2f       	mov	r20, r18
     9be:	f9 d0       	rcall	.+498    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
		return;
     9c0:	73 c0       	rjmp	.+230    	; 0xaa8 <gfx_mono_generic_draw_filled_circle+0x116>
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
     9c2:	e4 2e       	mov	r14, r20
     9c4:	f1 2c       	mov	r15, r1
     9c6:	ee 0c       	add	r14, r14
     9c8:	ff 1c       	adc	r15, r15
     9ca:	f1 94       	neg	r15
     9cc:	e1 94       	neg	r14
     9ce:	f1 08       	sbc	r15, r1
     9d0:	83 e0       	ldi	r24, 0x03	; 3
     9d2:	e8 0e       	add	r14, r24
     9d4:	f1 1c       	adc	r15, r1
     9d6:	b6 2e       	mov	r11, r22
     9d8:	c8 2c       	mov	r12, r8
     9da:	d8 2c       	mov	r13, r8
     9dc:	11 e0       	ldi	r17, 0x01	; 1
		gfx_mono_draw_pixel(x, y, color);
		return;
	}

	/* Set up start iterators. */
	offset_x = 0;
     9de:	d0 e0       	ldi	r29, 0x00	; 0
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     9e0:	80 2f       	mov	r24, r16
     9e2:	83 70       	andi	r24, 0x03	; 3
     9e4:	58 2e       	mov	r5, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     9e6:	80 2f       	mov	r24, r16
     9e8:	8c 70       	andi	r24, 0x0C	; 12
     9ea:	68 2e       	mov	r6, r24
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     9ec:	80 2f       	mov	r24, r16
     9ee:	80 73       	andi	r24, 0x30	; 48
     9f0:	78 2e       	mov	r7, r24
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     9f2:	00 7c       	andi	r16, 0xC0	; 192
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
     9f4:	55 20       	and	r5, r5
     9f6:	69 f0       	breq	.+26     	; 0xa12 <gfx_mono_generic_draw_filled_circle+0x80>
			gfx_mono_draw_vertical_line(x + offset_y,
     9f8:	2a 2d       	mov	r18, r10
     9fa:	41 2f       	mov	r20, r17
     9fc:	6b 2d       	mov	r22, r11
     9fe:	8c 2f       	mov	r24, r28
     a00:	88 0d       	add	r24, r8
     a02:	f3 dd       	rcall	.-1050   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     a04:	2a 2d       	mov	r18, r10
     a06:	41 e0       	ldi	r20, 0x01	; 1
     a08:	4c 0f       	add	r20, r28
     a0a:	69 2d       	mov	r22, r9
     a0c:	6c 1b       	sub	r22, r28
     a0e:	8d 2d       	mov	r24, r13
     a10:	ec dd       	rcall	.-1064   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
     a12:	66 20       	and	r6, r6
     a14:	69 f0       	breq	.+26     	; 0xa30 <gfx_mono_generic_draw_filled_circle+0x9e>
			gfx_mono_draw_vertical_line(x - offset_y,
     a16:	2a 2d       	mov	r18, r10
     a18:	41 2f       	mov	r20, r17
     a1a:	6b 2d       	mov	r22, r11
     a1c:	88 2d       	mov	r24, r8
     a1e:	8c 1b       	sub	r24, r28
     a20:	e4 dd       	rcall	.-1080   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     a22:	2a 2d       	mov	r18, r10
     a24:	41 e0       	ldi	r20, 0x01	; 1
     a26:	4c 0f       	add	r20, r28
     a28:	69 2d       	mov	r22, r9
     a2a:	6c 1b       	sub	r22, r28
     a2c:	8c 2d       	mov	r24, r12
     a2e:	dd dd       	rcall	.-1094   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
     a30:	77 20       	and	r7, r7
     a32:	61 f0       	breq	.+24     	; 0xa4c <gfx_mono_generic_draw_filled_circle+0xba>
			gfx_mono_draw_vertical_line(x - offset_y,
     a34:	2a 2d       	mov	r18, r10
     a36:	41 2f       	mov	r20, r17
     a38:	69 2d       	mov	r22, r9
     a3a:	88 2d       	mov	r24, r8
     a3c:	8c 1b       	sub	r24, r28
     a3e:	d5 dd       	rcall	.-1110   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
     a40:	2a 2d       	mov	r18, r10
     a42:	41 e0       	ldi	r20, 0x01	; 1
     a44:	4c 0f       	add	r20, r28
     a46:	69 2d       	mov	r22, r9
     a48:	8c 2d       	mov	r24, r12
     a4a:	cf dd       	rcall	.-1122   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
     a4c:	00 23       	and	r16, r16
     a4e:	61 f0       	breq	.+24     	; 0xa68 <gfx_mono_generic_draw_filled_circle+0xd6>
			gfx_mono_draw_vertical_line(x + offset_y,
     a50:	2a 2d       	mov	r18, r10
     a52:	41 2f       	mov	r20, r17
     a54:	69 2d       	mov	r22, r9
     a56:	8c 2f       	mov	r24, r28
     a58:	88 0d       	add	r24, r8
     a5a:	c7 dd       	rcall	.-1138   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
     a5c:	2a 2d       	mov	r18, r10
     a5e:	41 e0       	ldi	r20, 0x01	; 1
     a60:	4c 0f       	add	r20, r28
     a62:	69 2d       	mov	r22, r9
     a64:	8d 2d       	mov	r24, r13
     a66:	c1 dd       	rcall	.-1150   	; 0x5ea <gfx_mono_generic_draw_vertical_line>
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
     a68:	ff 20       	and	r15, r15
     a6a:	54 f4       	brge	.+20     	; 0xa80 <gfx_mono_generic_draw_filled_circle+0xee>
			error += ((offset_x << 2) + 6);
     a6c:	8d 2f       	mov	r24, r29
     a6e:	90 e0       	ldi	r25, 0x00	; 0
     a70:	88 0f       	add	r24, r24
     a72:	99 1f       	adc	r25, r25
     a74:	88 0f       	add	r24, r24
     a76:	99 1f       	adc	r25, r25
     a78:	06 96       	adiw	r24, 0x06	; 6
     a7a:	e8 0e       	add	r14, r24
     a7c:	f9 1e       	adc	r15, r25
     a7e:	0c c0       	rjmp	.+24     	; 0xa98 <gfx_mono_generic_draw_filled_circle+0x106>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
     a80:	ed 2f       	mov	r30, r29
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	ec 1b       	sub	r30, r28
     a86:	f1 09       	sbc	r31, r1
     a88:	ee 0f       	add	r30, r30
     a8a:	ff 1f       	adc	r31, r31
     a8c:	ee 0f       	add	r30, r30
     a8e:	ff 1f       	adc	r31, r31
     a90:	3a 96       	adiw	r30, 0x0a	; 10
     a92:	ee 0e       	add	r14, r30
     a94:	ff 1e       	adc	r15, r31
			--offset_y;
     a96:	c1 50       	subi	r28, 0x01	; 1
		}

		/* Next X. */
		++offset_x;
     a98:	df 5f       	subi	r29, 0xFF	; 255
     a9a:	1f 5f       	subi	r17, 0xFF	; 255
     a9c:	d3 94       	inc	r13
     a9e:	ca 94       	dec	r12
     aa0:	ba 94       	dec	r11
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
     aa2:	cd 17       	cp	r28, r29
     aa4:	08 f0       	brcs	.+2      	; 0xaa8 <gfx_mono_generic_draw_filled_circle+0x116>
     aa6:	a6 cf       	rjmp	.-180    	; 0x9f4 <gfx_mono_generic_draw_filled_circle+0x62>
		}

		/* Next X. */
		++offset_x;
	}
}
     aa8:	df 91       	pop	r29
     aaa:	cf 91       	pop	r28
     aac:	1f 91       	pop	r17
     aae:	0f 91       	pop	r16
     ab0:	ff 90       	pop	r15
     ab2:	ef 90       	pop	r14
     ab4:	df 90       	pop	r13
     ab6:	cf 90       	pop	r12
     ab8:	bf 90       	pop	r11
     aba:	af 90       	pop	r10
     abc:	9f 90       	pop	r9
     abe:	8f 90       	pop	r8
     ac0:	7f 90       	pop	r7
     ac2:	6f 90       	pop	r6
     ac4:	5f 90       	pop	r5
     ac6:	08 95       	ret

00000ac8 <gfx_mono_lcd_uc1608_put_page>:
		uint8_t				byte = gfx_mono_lcd_uc1608_get_byte(page, x);

		isSet = (byte & pixel_mask) ?  GFX_PIXEL_SET : GFX_PIXEL_CLR;
	}
	return isSet;
}
     ac8:	ef 92       	push	r14
     aca:	ff 92       	push	r15
     acc:	0f 93       	push	r16
     ace:	1f 93       	push	r17
     ad0:	cf 93       	push	r28
     ad2:	df 93       	push	r29
     ad4:	7c 01       	movw	r14, r24
     ad6:	c4 2f       	mov	r28, r20
     ad8:	12 2f       	mov	r17, r18
     ada:	89 2b       	or	r24, r25
     adc:	01 f1       	breq	.+64     	; 0xb1e <gfx_mono_lcd_uc1608_put_page+0x56>
     ade:	60 31       	cpi	r22, 0x10	; 16
     ae0:	f0 f4       	brcc	.+60     	; 0xb1e <gfx_mono_lcd_uc1608_put_page+0x56>
     ae2:	40 3f       	cpi	r20, 0xF0	; 240
     ae4:	e0 f4       	brcc	.+56     	; 0xb1e <gfx_mono_lcd_uc1608_put_page+0x56>
     ae6:	86 2f       	mov	r24, r22
     ae8:	55 d5       	rcall	.+2730   	; 0x1594 <lcd_page_set>
     aea:	8c 2f       	mov	r24, r28
     aec:	59 d5       	rcall	.+2738   	; 0x15a0 <lcd_col_set>
     aee:	81 2f       	mov	r24, r17
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	8c 0f       	add	r24, r28
     af4:	91 1d       	adc	r25, r1
     af6:	81 3f       	cpi	r24, 0xF1	; 241
     af8:	91 05       	cpc	r25, r1
     afa:	14 f0       	brlt	.+4      	; 0xb00 <gfx_mono_lcd_uc1608_put_page+0x38>
     afc:	10 ef       	ldi	r17, 0xF0	; 240
     afe:	1c 1b       	sub	r17, r28
     b00:	11 23       	and	r17, r17
     b02:	69 f0       	breq	.+26     	; 0xb1e <gfx_mono_lcd_uc1608_put_page+0x56>
     b04:	e7 01       	movw	r28, r14
     b06:	11 50       	subi	r17, 0x01	; 1
     b08:	01 2f       	mov	r16, r17
     b0a:	10 e0       	ldi	r17, 0x00	; 0
     b0c:	0f 5f       	subi	r16, 0xFF	; 255
     b0e:	1f 4f       	sbci	r17, 0xFF	; 255
     b10:	0e 0d       	add	r16, r14
     b12:	1f 1d       	adc	r17, r15
     b14:	89 91       	ld	r24, Y+
     b16:	04 d5       	rcall	.+2568   	; 0x1520 <lcd_bus_write_ram>
     b18:	c0 17       	cp	r28, r16
     b1a:	d1 07       	cpc	r29, r17
     b1c:	d9 f7       	brne	.-10     	; 0xb14 <gfx_mono_lcd_uc1608_put_page+0x4c>
     b1e:	df 91       	pop	r29
     b20:	cf 91       	pop	r28
     b22:	1f 91       	pop	r17
     b24:	0f 91       	pop	r16
     b26:	ff 90       	pop	r15
     b28:	ef 90       	pop	r14
     b2a:	08 95       	ret

00000b2c <gfx_mono_lcd_uc1608_put_byte>:
     b2c:	cf 93       	push	r28
     b2e:	df 93       	push	r29
     b30:	80 31       	cpi	r24, 0x10	; 16
     b32:	48 f4       	brcc	.+18     	; 0xb46 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     b34:	60 3f       	cpi	r22, 0xF0	; 240
     b36:	38 f4       	brcc	.+14     	; 0xb46 <gfx_mono_lcd_uc1608_put_byte+0x1a>
     b38:	d4 2f       	mov	r29, r20
     b3a:	c6 2f       	mov	r28, r22
     b3c:	2b d5       	rcall	.+2646   	; 0x1594 <lcd_page_set>
     b3e:	8c 2f       	mov	r24, r28
     b40:	2f d5       	rcall	.+2654   	; 0x15a0 <lcd_col_set>
     b42:	8d 2f       	mov	r24, r29
     b44:	ed d4       	rcall	.+2522   	; 0x1520 <lcd_bus_write_ram>
     b46:	df 91       	pop	r29
     b48:	cf 91       	pop	r28
     b4a:	08 95       	ret

00000b4c <gfx_mono_lcd_uc1608_get_byte>:
     b4c:	cf 93       	push	r28
     b4e:	80 31       	cpi	r24, 0x10	; 16
     b50:	40 f4       	brcc	.+16     	; 0xb62 <gfx_mono_lcd_uc1608_get_byte+0x16>
     b52:	60 3f       	cpi	r22, 0xF0	; 240
     b54:	40 f4       	brcc	.+16     	; 0xb66 <gfx_mono_lcd_uc1608_get_byte+0x1a>
     b56:	c6 2f       	mov	r28, r22
     b58:	1d d5       	rcall	.+2618   	; 0x1594 <lcd_page_set>
     b5a:	8c 2f       	mov	r24, r28
     b5c:	21 d5       	rcall	.+2626   	; 0x15a0 <lcd_col_set>
     b5e:	f7 d4       	rcall	.+2542   	; 0x154e <lcd_bus_read_ram>
     b60:	03 c0       	rjmp	.+6      	; 0xb68 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     b62:	80 e0       	ldi	r24, 0x00	; 0
     b64:	01 c0       	rjmp	.+2      	; 0xb68 <gfx_mono_lcd_uc1608_get_byte+0x1c>
     b66:	80 e0       	ldi	r24, 0x00	; 0
     b68:	cf 91       	pop	r28
     b6a:	08 95       	ret

00000b6c <gfx_mono_lcd_uc1608_mask_byte>:
 * \param column     Page offset (x coordinate)
 * \param pixel_mask Mask for pixel operation
 * \param color      Pixel operation
 */
void gfx_mono_lcd_uc1608_mask_byte(gfx_coord_t page, gfx_coord_t column, gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
     b6c:	0f 93       	push	r16
     b6e:	1f 93       	push	r17
     b70:	cf 93       	push	r28
     b72:	df 93       	push	r29
	uint8_t data = 0;

	if ((page < GFX_MONO_LCD_PAGES) && (column < GFX_MONO_LCD_WIDTH)) {
     b74:	80 31       	cpi	r24, 0x10	; 16
     b76:	c0 f4       	brcc	.+48     	; 0xba8 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     b78:	60 3f       	cpi	r22, 0xF0	; 240
     b7a:	b0 f4       	brcc	.+44     	; 0xba8 <gfx_mono_lcd_uc1608_mask_byte+0x3c>
     b7c:	d2 2f       	mov	r29, r18
     b7e:	14 2f       	mov	r17, r20
     b80:	c6 2f       	mov	r28, r22
		data = gfx_mono_lcd_uc1608_get_byte(page, column);
     b82:	e4 df       	rcall	.-56     	; 0xb4c <gfx_mono_lcd_uc1608_get_byte>
     b84:	08 2f       	mov	r16, r24

		switch (color) {
     b86:	d1 30       	cpi	r29, 0x01	; 1
     b88:	41 f0       	breq	.+16     	; 0xb9a <gfx_mono_lcd_uc1608_mask_byte+0x2e>
     b8a:	18 f0       	brcs	.+6      	; 0xb92 <gfx_mono_lcd_uc1608_mask_byte+0x26>
     b8c:	d2 30       	cpi	r29, 0x02	; 2
     b8e:	39 f0       	breq	.+14     	; 0xb9e <gfx_mono_lcd_uc1608_mask_byte+0x32>
     b90:	07 c0       	rjmp	.+14     	; 0xba0 <gfx_mono_lcd_uc1608_mask_byte+0x34>
			case GFX_PIXEL_CLR:
				data &= ~pixel_mask;
     b92:	41 2f       	mov	r20, r17
     b94:	40 95       	com	r20
     b96:	04 23       	and	r16, r20
				break;
     b98:	03 c0       	rjmp	.+6      	; 0xba0 <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_SET:
				data |= pixel_mask;
     b9a:	01 2b       	or	r16, r17
				break;
     b9c:	01 c0       	rjmp	.+2      	; 0xba0 <gfx_mono_lcd_uc1608_mask_byte+0x34>

			case GFX_PIXEL_XOR:
				data ^= pixel_mask;
     b9e:	01 27       	eor	r16, r17
				break;
		}

		lcd_col_set(column);
     ba0:	8c 2f       	mov	r24, r28
     ba2:	fe d4       	rcall	.+2556   	; 0x15a0 <lcd_col_set>
		lcd_bus_write_ram(data);										// Write byte slice to RAM
     ba4:	80 2f       	mov	r24, r16
     ba6:	bc d4       	rcall	.+2424   	; 0x1520 <lcd_bus_write_ram>
	}
}
     ba8:	df 91       	pop	r29
     baa:	cf 91       	pop	r28
     bac:	1f 91       	pop	r17
     bae:	0f 91       	pop	r16
     bb0:	08 95       	ret

00000bb2 <gfx_mono_lcd_uc1608_draw_pixel>:
 * \param y         Y coordinate of the pixel
 * \param color     Pixel operation.
 */
void gfx_mono_lcd_uc1608_draw_pixel(gfx_coord_t x, gfx_coord_t y, gfx_mono_color_t color)
{
	if ((x < GFX_MONO_LCD_WIDTH) && (y < GFX_MONO_LCD_HEIGHT)) {
     bb2:	80 3f       	cpi	r24, 0xF0	; 240
     bb4:	98 f4       	brcc	.+38     	; 0xbdc <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     bb6:	66 23       	and	r22, r22
     bb8:	8c f0       	brlt	.+34     	; 0xbdc <gfx_mono_lcd_uc1608_draw_pixel+0x2a>
     bba:	24 2f       	mov	r18, r20
     bbc:	96 2f       	mov	r25, r22
     bbe:	68 2f       	mov	r22, r24
		gfx_coord_t			page		= y / GFX_MONO_LCD_PIXELS_PER_BYTE;
		gfx_mono_color_t	pixel_mask	= 1 << (y % GFX_MONO_LCD_PIXELS_PER_BYTE);
     bc0:	89 2f       	mov	r24, r25
     bc2:	87 70       	andi	r24, 0x07	; 7
     bc4:	41 e0       	ldi	r20, 0x01	; 1
     bc6:	50 e0       	ldi	r21, 0x00	; 0
     bc8:	02 c0       	rjmp	.+4      	; 0xbce <gfx_mono_lcd_uc1608_draw_pixel+0x1c>
     bca:	44 0f       	add	r20, r20
     bcc:	55 1f       	adc	r21, r21
     bce:	8a 95       	dec	r24
     bd0:	e2 f7       	brpl	.-8      	; 0xbca <gfx_mono_lcd_uc1608_draw_pixel+0x18>

		gfx_mono_lcd_uc1608_mask_byte(page, x, pixel_mask, color);
     bd2:	89 2f       	mov	r24, r25
     bd4:	86 95       	lsr	r24
     bd6:	86 95       	lsr	r24
     bd8:	86 95       	lsr	r24
     bda:	c8 cf       	rjmp	.-112    	; 0xb6c <gfx_mono_lcd_uc1608_mask_byte>
     bdc:	08 95       	ret

00000bde <gfx_mono_draw_char>:
 * \param y        Y coordinate on screen.
 * \param font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     bde:	9f 92       	push	r9
     be0:	af 92       	push	r10
     be2:	bf 92       	push	r11
     be4:	cf 92       	push	r12
     be6:	df 92       	push	r13
     be8:	ef 92       	push	r14
     bea:	ff 92       	push	r15
     bec:	0f 93       	push	r16
     bee:	1f 93       	push	r17
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	c8 2f       	mov	r28, r24
     bf6:	e6 2e       	mov	r14, r22
     bf8:	b4 2e       	mov	r11, r20
     bfa:	69 01       	movw	r12, r18
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     bfc:	00 e0       	ldi	r16, 0x00	; 0
     bfe:	f9 01       	movw	r30, r18
     c00:	24 81       	ldd	r18, Z+4	; 0x04
     c02:	43 81       	ldd	r20, Z+3	; 0x03
     c04:	6b 2d       	mov	r22, r11
     c06:	8e 2d       	mov	r24, r14
     c08:	ec dd       	rcall	.-1064   	; 0x7e2 <gfx_mono_generic_draw_filled_rect>
			GFX_PIXEL_CLR);

	switch (font->type) {
     c0a:	f6 01       	movw	r30, r12
     c0c:	80 81       	ld	r24, Z
     c0e:	81 11       	cpse	r24, r1
     c10:	3a c0       	rjmp	.+116    	; 0xc86 <gfx_mono_draw_char+0xa8>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     c12:	83 81       	ldd	r24, Z+3	; 0x03
     c14:	28 2f       	mov	r18, r24
     c16:	26 95       	lsr	r18
     c18:	26 95       	lsr	r18
     c1a:	26 95       	lsr	r18
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     c1c:	87 70       	andi	r24, 0x07	; 7
     c1e:	09 f0       	breq	.+2      	; 0xc22 <gfx_mono_draw_char+0x44>
		char_row_size++;
     c20:	2f 5f       	subi	r18, 0xFF	; 255
	}

	glyph_data_offset = char_row_size * font->height *
     c22:	f6 01       	movw	r30, r12
     c24:	a4 80       	ldd	r10, Z+4	; 0x04
     c26:	2a 9d       	mul	r18, r10
     c28:	90 01       	movw	r18, r0
     c2a:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
     c2c:	8c 2f       	mov	r24, r28
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	45 81       	ldd	r20, Z+5	; 0x05
     c32:	84 1b       	sub	r24, r20
     c34:	91 09       	sbc	r25, r1
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     c36:	28 9f       	mul	r18, r24
     c38:	a0 01       	movw	r20, r0
     c3a:	29 9f       	mul	r18, r25
     c3c:	50 0d       	add	r21, r0
     c3e:	38 9f       	mul	r19, r24
     c40:	50 0d       	add	r21, r0
     c42:	11 24       	eor	r1, r1
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     c44:	01 81       	ldd	r16, Z+1	; 0x01
     c46:	12 81       	ldd	r17, Z+2	; 0x02
     c48:	04 0f       	add	r16, r20
     c4a:	15 1f       	adc	r17, r21

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     c4c:	91 2c       	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     c4e:	f6 01       	movw	r30, r12
     c50:	f3 80       	ldd	r15, Z+3	; 0x03

		for (i = 0; i < pixelsToDraw; i++) {
     c52:	ff 20       	and	r15, r15
     c54:	a1 f0       	breq	.+40     	; 0xc7e <gfx_mono_draw_char+0xa0>
     c56:	d9 2d       	mov	r29, r9
     c58:	c9 2d       	mov	r28, r9
     c5a:	8c 2f       	mov	r24, r28
     c5c:	8e 0d       	add	r24, r14
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     c5e:	9c 2f       	mov	r25, r28
     c60:	97 70       	andi	r25, 0x07	; 7
     c62:	21 f4       	brne	.+8      	; 0xc6c <gfx_mono_draw_char+0x8e>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     c64:	f8 01       	movw	r30, r16
     c66:	d4 91       	lpm	r29, Z
				glyph_data++;
     c68:	0f 5f       	subi	r16, 0xFF	; 255
     c6a:	1f 4f       	sbci	r17, 0xFF	; 255
			}

			if ((glyph_byte & 0x80)) {
     c6c:	dd 23       	and	r29, r29
     c6e:	1c f4       	brge	.+6      	; 0xc76 <gfx_mono_draw_char+0x98>
				gfx_mono_draw_pixel(inc_x, inc_y,
     c70:	41 e0       	ldi	r20, 0x01	; 1
     c72:	6b 2d       	mov	r22, r11
     c74:	9e df       	rcall	.-196    	; 0xbb2 <gfx_mono_lcd_uc1608_draw_pixel>
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     c76:	dd 0f       	add	r29, r29

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     c78:	cf 5f       	subi	r28, 0xFF	; 255
     c7a:	cf 11       	cpse	r28, r15
     c7c:	ee cf       	rjmp	.-36     	; 0xc5a <gfx_mono_draw_char+0x7c>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     c7e:	b3 94       	inc	r11
		inc_x = x;
		rows_left--;
     c80:	aa 94       	dec	r10
	} while (rows_left > 0);
     c82:	a1 10       	cpse	r10, r1
     c84:	e4 cf       	rjmp	.-56     	; 0xc4e <gfx_mono_draw_char+0x70>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     c86:	df 91       	pop	r29
     c88:	cf 91       	pop	r28
     c8a:	1f 91       	pop	r17
     c8c:	0f 91       	pop	r16
     c8e:	ff 90       	pop	r15
     c90:	ef 90       	pop	r14
     c92:	df 90       	pop	r13
     c94:	cf 90       	pop	r12
     c96:	bf 90       	pop	r11
     c98:	af 90       	pop	r10
     c9a:	9f 90       	pop	r9
     c9c:	08 95       	ret

00000c9e <gfx_mono_draw_string>:
 * \param y         Y coordinate on screen.
 * \param font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
     c9e:	df 92       	push	r13
     ca0:	ef 92       	push	r14
     ca2:	ff 92       	push	r15
     ca4:	0f 93       	push	r16
     ca6:	1f 93       	push	r17
     ca8:	cf 93       	push	r28
     caa:	df 93       	push	r29
     cac:	04 2f       	mov	r16, r20
     cae:	79 01       	movw	r14, r18
     cb0:	ec 01       	movw	r28, r24
     cb2:	16 2f       	mov	r17, r22

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cb4:	d6 2e       	mov	r13, r22
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
     cb6:	89 91       	ld	r24, Y+
     cb8:	8a 30       	cpi	r24, 0x0A	; 10
     cba:	31 f4       	brne	.+12     	; 0xcc8 <gfx_mono_draw_string+0x2a>
     cbc:	f7 01       	movw	r30, r14
     cbe:	84 81       	ldd	r24, Z+4	; 0x04
     cc0:	8f 5f       	subi	r24, 0xFF	; 255
			x = start_of_string_position_x;
			y += font->height + 1;
     cc2:	08 0f       	add	r16, r24

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
			x = start_of_string_position_x;
     cc4:	1d 2d       	mov	r17, r13
     cc6:	09 c0       	rjmp	.+18     	; 0xcda <gfx_mono_draw_string+0x3c>
			y += font->height + 1;
		} else if (*str == '\r') {
     cc8:	8d 30       	cpi	r24, 0x0D	; 13
     cca:	39 f0       	breq	.+14     	; 0xcda <gfx_mono_draw_string+0x3c>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
     ccc:	97 01       	movw	r18, r14
     cce:	40 2f       	mov	r20, r16
     cd0:	61 2f       	mov	r22, r17
     cd2:	85 df       	rcall	.-246    	; 0xbde <gfx_mono_draw_char>
			x += font->width;
     cd4:	f7 01       	movw	r30, r14
     cd6:	83 81       	ldd	r24, Z+3	; 0x03
     cd8:	18 0f       	add	r17, r24
		}
	} while (*(++str));
     cda:	88 81       	ld	r24, Y
     cdc:	81 11       	cpse	r24, r1
     cde:	eb cf       	rjmp	.-42     	; 0xcb6 <gfx_mono_draw_string+0x18>
}
     ce0:	df 91       	pop	r29
     ce2:	cf 91       	pop	r28
     ce4:	1f 91       	pop	r17
     ce6:	0f 91       	pop	r16
     ce8:	ff 90       	pop	r15
     cea:	ef 90       	pop	r14
     cec:	df 90       	pop	r13
     cee:	08 95       	ret

00000cf0 <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     cf0:	98 95       	break
	nop();
     cf2:	00 00       	nop
     cf4:	08 95       	ret

00000cf6 <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
     cf6:	1f 92       	push	r1
     cf8:	0f 92       	push	r0
     cfa:	0f b6       	in	r0, 0x3f	; 63
     cfc:	0f 92       	push	r0
     cfe:	11 24       	eor	r1, r1
     d00:	2f 93       	push	r18
     d02:	3f 93       	push	r19
     d04:	4f 93       	push	r20
     d06:	5f 93       	push	r21
     d08:	6f 93       	push	r22
     d0a:	7f 93       	push	r23
     d0c:	8f 93       	push	r24
     d0e:	9f 93       	push	r25
     d10:	af 93       	push	r26
     d12:	bf 93       	push	r27
     d14:	ef 93       	push	r30
     d16:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     d18:	eb df       	rcall	.-42     	; 0xcf0 <asm_break>


ISR(__vector_1, ISR_BLOCK)  // variants: ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* INT0 */
	s_bad_interrupt();
}
     d1a:	ff 91       	pop	r31
     d1c:	ef 91       	pop	r30
     d1e:	bf 91       	pop	r27
     d20:	af 91       	pop	r26
     d22:	9f 91       	pop	r25
     d24:	8f 91       	pop	r24
     d26:	7f 91       	pop	r23
     d28:	6f 91       	pop	r22
     d2a:	5f 91       	pop	r21
     d2c:	4f 91       	pop	r20
     d2e:	3f 91       	pop	r19
     d30:	2f 91       	pop	r18
     d32:	0f 90       	pop	r0
     d34:	0f be       	out	0x3f, r0	; 63
     d36:	0f 90       	pop	r0
     d38:	1f 90       	pop	r1
     d3a:	18 95       	reti

00000d3c <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
     d3c:	1f 92       	push	r1
     d3e:	0f 92       	push	r0
     d40:	0f b6       	in	r0, 0x3f	; 63
     d42:	0f 92       	push	r0
     d44:	11 24       	eor	r1, r1
     d46:	2f 93       	push	r18
     d48:	3f 93       	push	r19
     d4a:	4f 93       	push	r20
     d4c:	5f 93       	push	r21
     d4e:	6f 93       	push	r22
     d50:	7f 93       	push	r23
     d52:	8f 93       	push	r24
     d54:	9f 93       	push	r25
     d56:	af 93       	push	r26
     d58:	bf 93       	push	r27
     d5a:	ef 93       	push	r30
     d5c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     d5e:	c8 df       	rcall	.-112    	; 0xcf0 <asm_break>
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
     d60:	ff 91       	pop	r31
     d62:	ef 91       	pop	r30
     d64:	bf 91       	pop	r27
     d66:	af 91       	pop	r26
     d68:	9f 91       	pop	r25
     d6a:	8f 91       	pop	r24
     d6c:	7f 91       	pop	r23
     d6e:	6f 91       	pop	r22
     d70:	5f 91       	pop	r21
     d72:	4f 91       	pop	r20
     d74:	3f 91       	pop	r19
     d76:	2f 91       	pop	r18
     d78:	0f 90       	pop	r0
     d7a:	0f be       	out	0x3f, r0	; 63
     d7c:	0f 90       	pop	r0
     d7e:	1f 90       	pop	r1
     d80:	18 95       	reti

00000d82 <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
     d82:	1f 92       	push	r1
     d84:	0f 92       	push	r0
     d86:	0f b6       	in	r0, 0x3f	; 63
     d88:	0f 92       	push	r0
     d8a:	11 24       	eor	r1, r1
     d8c:	2f 93       	push	r18
     d8e:	3f 93       	push	r19
     d90:	4f 93       	push	r20
     d92:	5f 93       	push	r21
     d94:	6f 93       	push	r22
     d96:	7f 93       	push	r23
     d98:	8f 93       	push	r24
     d9a:	9f 93       	push	r25
     d9c:	af 93       	push	r26
     d9e:	bf 93       	push	r27
     da0:	ef 93       	push	r30
     da2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     da4:	a5 df       	rcall	.-182    	; 0xcf0 <asm_break>
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
     da6:	ff 91       	pop	r31
     da8:	ef 91       	pop	r30
     daa:	bf 91       	pop	r27
     dac:	af 91       	pop	r26
     dae:	9f 91       	pop	r25
     db0:	8f 91       	pop	r24
     db2:	7f 91       	pop	r23
     db4:	6f 91       	pop	r22
     db6:	5f 91       	pop	r21
     db8:	4f 91       	pop	r20
     dba:	3f 91       	pop	r19
     dbc:	2f 91       	pop	r18
     dbe:	0f 90       	pop	r0
     dc0:	0f be       	out	0x3f, r0	; 63
     dc2:	0f 90       	pop	r0
     dc4:	1f 90       	pop	r1
     dc6:	18 95       	reti

00000dc8 <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
     dc8:	1f 92       	push	r1
     dca:	0f 92       	push	r0
     dcc:	0f b6       	in	r0, 0x3f	; 63
     dce:	0f 92       	push	r0
     dd0:	11 24       	eor	r1, r1
     dd2:	2f 93       	push	r18
     dd4:	3f 93       	push	r19
     dd6:	4f 93       	push	r20
     dd8:	5f 93       	push	r21
     dda:	6f 93       	push	r22
     ddc:	7f 93       	push	r23
     dde:	8f 93       	push	r24
     de0:	9f 93       	push	r25
     de2:	af 93       	push	r26
     de4:	bf 93       	push	r27
     de6:	ef 93       	push	r30
     de8:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     dea:	82 df       	rcall	.-252    	; 0xcf0 <asm_break>
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
     dec:	ff 91       	pop	r31
     dee:	ef 91       	pop	r30
     df0:	bf 91       	pop	r27
     df2:	af 91       	pop	r26
     df4:	9f 91       	pop	r25
     df6:	8f 91       	pop	r24
     df8:	7f 91       	pop	r23
     dfa:	6f 91       	pop	r22
     dfc:	5f 91       	pop	r21
     dfe:	4f 91       	pop	r20
     e00:	3f 91       	pop	r19
     e02:	2f 91       	pop	r18
     e04:	0f 90       	pop	r0
     e06:	0f be       	out	0x3f, r0	; 63
     e08:	0f 90       	pop	r0
     e0a:	1f 90       	pop	r1
     e0c:	18 95       	reti

00000e0e <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
     e0e:	1f 92       	push	r1
     e10:	0f 92       	push	r0
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	0f 92       	push	r0
     e16:	11 24       	eor	r1, r1
     e18:	2f 93       	push	r18
     e1a:	3f 93       	push	r19
     e1c:	4f 93       	push	r20
     e1e:	5f 93       	push	r21
     e20:	6f 93       	push	r22
     e22:	7f 93       	push	r23
     e24:	8f 93       	push	r24
     e26:	9f 93       	push	r25
     e28:	af 93       	push	r26
     e2a:	bf 93       	push	r27
     e2c:	ef 93       	push	r30
     e2e:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     e30:	5f df       	rcall	.-322    	; 0xcf0 <asm_break>
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
     e32:	ff 91       	pop	r31
     e34:	ef 91       	pop	r30
     e36:	bf 91       	pop	r27
     e38:	af 91       	pop	r26
     e3a:	9f 91       	pop	r25
     e3c:	8f 91       	pop	r24
     e3e:	7f 91       	pop	r23
     e40:	6f 91       	pop	r22
     e42:	5f 91       	pop	r21
     e44:	4f 91       	pop	r20
     e46:	3f 91       	pop	r19
     e48:	2f 91       	pop	r18
     e4a:	0f 90       	pop	r0
     e4c:	0f be       	out	0x3f, r0	; 63
     e4e:	0f 90       	pop	r0
     e50:	1f 90       	pop	r1
     e52:	18 95       	reti

00000e54 <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
     e54:	1f 92       	push	r1
     e56:	0f 92       	push	r0
     e58:	0f b6       	in	r0, 0x3f	; 63
     e5a:	0f 92       	push	r0
     e5c:	11 24       	eor	r1, r1
     e5e:	2f 93       	push	r18
     e60:	3f 93       	push	r19
     e62:	4f 93       	push	r20
     e64:	5f 93       	push	r21
     e66:	6f 93       	push	r22
     e68:	7f 93       	push	r23
     e6a:	8f 93       	push	r24
     e6c:	9f 93       	push	r25
     e6e:	af 93       	push	r26
     e70:	bf 93       	push	r27
     e72:	ef 93       	push	r30
     e74:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     e76:	3c df       	rcall	.-392    	; 0xcf0 <asm_break>
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
     e78:	ff 91       	pop	r31
     e7a:	ef 91       	pop	r30
     e7c:	bf 91       	pop	r27
     e7e:	af 91       	pop	r26
     e80:	9f 91       	pop	r25
     e82:	8f 91       	pop	r24
     e84:	7f 91       	pop	r23
     e86:	6f 91       	pop	r22
     e88:	5f 91       	pop	r21
     e8a:	4f 91       	pop	r20
     e8c:	3f 91       	pop	r19
     e8e:	2f 91       	pop	r18
     e90:	0f 90       	pop	r0
     e92:	0f be       	out	0x3f, r0	; 63
     e94:	0f 90       	pop	r0
     e96:	1f 90       	pop	r1
     e98:	18 95       	reti

00000e9a <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
     e9a:	1f 92       	push	r1
     e9c:	0f 92       	push	r0
     e9e:	0f b6       	in	r0, 0x3f	; 63
     ea0:	0f 92       	push	r0
     ea2:	11 24       	eor	r1, r1
     ea4:	2f 93       	push	r18
     ea6:	3f 93       	push	r19
     ea8:	4f 93       	push	r20
     eaa:	5f 93       	push	r21
     eac:	6f 93       	push	r22
     eae:	7f 93       	push	r23
     eb0:	8f 93       	push	r24
     eb2:	9f 93       	push	r25
     eb4:	af 93       	push	r26
     eb6:	bf 93       	push	r27
     eb8:	ef 93       	push	r30
     eba:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     ebc:	19 df       	rcall	.-462    	; 0xcf0 <asm_break>
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
     ebe:	ff 91       	pop	r31
     ec0:	ef 91       	pop	r30
     ec2:	bf 91       	pop	r27
     ec4:	af 91       	pop	r26
     ec6:	9f 91       	pop	r25
     ec8:	8f 91       	pop	r24
     eca:	7f 91       	pop	r23
     ecc:	6f 91       	pop	r22
     ece:	5f 91       	pop	r21
     ed0:	4f 91       	pop	r20
     ed2:	3f 91       	pop	r19
     ed4:	2f 91       	pop	r18
     ed6:	0f 90       	pop	r0
     ed8:	0f be       	out	0x3f, r0	; 63
     eda:	0f 90       	pop	r0
     edc:	1f 90       	pop	r1
     ede:	18 95       	reti

00000ee0 <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
     ee0:	1f 92       	push	r1
     ee2:	0f 92       	push	r0
     ee4:	0f b6       	in	r0, 0x3f	; 63
     ee6:	0f 92       	push	r0
     ee8:	11 24       	eor	r1, r1
     eea:	2f 93       	push	r18
     eec:	3f 93       	push	r19
     eee:	4f 93       	push	r20
     ef0:	5f 93       	push	r21
     ef2:	6f 93       	push	r22
     ef4:	7f 93       	push	r23
     ef6:	8f 93       	push	r24
     ef8:	9f 93       	push	r25
     efa:	af 93       	push	r26
     efc:	bf 93       	push	r27
     efe:	ef 93       	push	r30
     f00:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     f02:	f6 de       	rcall	.-532    	; 0xcf0 <asm_break>
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
     f04:	ff 91       	pop	r31
     f06:	ef 91       	pop	r30
     f08:	bf 91       	pop	r27
     f0a:	af 91       	pop	r26
     f0c:	9f 91       	pop	r25
     f0e:	8f 91       	pop	r24
     f10:	7f 91       	pop	r23
     f12:	6f 91       	pop	r22
     f14:	5f 91       	pop	r21
     f16:	4f 91       	pop	r20
     f18:	3f 91       	pop	r19
     f1a:	2f 91       	pop	r18
     f1c:	0f 90       	pop	r0
     f1e:	0f be       	out	0x3f, r0	; 63
     f20:	0f 90       	pop	r0
     f22:	1f 90       	pop	r1
     f24:	18 95       	reti

00000f26 <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
     f26:	1f 92       	push	r1
     f28:	0f 92       	push	r0
     f2a:	0f b6       	in	r0, 0x3f	; 63
     f2c:	0f 92       	push	r0
     f2e:	11 24       	eor	r1, r1
     f30:	2f 93       	push	r18
     f32:	3f 93       	push	r19
     f34:	4f 93       	push	r20
     f36:	5f 93       	push	r21
     f38:	6f 93       	push	r22
     f3a:	7f 93       	push	r23
     f3c:	8f 93       	push	r24
     f3e:	9f 93       	push	r25
     f40:	af 93       	push	r26
     f42:	bf 93       	push	r27
     f44:	ef 93       	push	r30
     f46:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     f48:	d3 de       	rcall	.-602    	; 0xcf0 <asm_break>
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
     f4a:	ff 91       	pop	r31
     f4c:	ef 91       	pop	r30
     f4e:	bf 91       	pop	r27
     f50:	af 91       	pop	r26
     f52:	9f 91       	pop	r25
     f54:	8f 91       	pop	r24
     f56:	7f 91       	pop	r23
     f58:	6f 91       	pop	r22
     f5a:	5f 91       	pop	r21
     f5c:	4f 91       	pop	r20
     f5e:	3f 91       	pop	r19
     f60:	2f 91       	pop	r18
     f62:	0f 90       	pop	r0
     f64:	0f be       	out	0x3f, r0	; 63
     f66:	0f 90       	pop	r0
     f68:	1f 90       	pop	r1
     f6a:	18 95       	reti

00000f6c <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
     f6c:	1f 92       	push	r1
     f6e:	0f 92       	push	r0
     f70:	0f b6       	in	r0, 0x3f	; 63
     f72:	0f 92       	push	r0
     f74:	11 24       	eor	r1, r1
     f76:	2f 93       	push	r18
     f78:	3f 93       	push	r19
     f7a:	4f 93       	push	r20
     f7c:	5f 93       	push	r21
     f7e:	6f 93       	push	r22
     f80:	7f 93       	push	r23
     f82:	8f 93       	push	r24
     f84:	9f 93       	push	r25
     f86:	af 93       	push	r26
     f88:	bf 93       	push	r27
     f8a:	ef 93       	push	r30
     f8c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     f8e:	b0 de       	rcall	.-672    	; 0xcf0 <asm_break>
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
     f90:	ff 91       	pop	r31
     f92:	ef 91       	pop	r30
     f94:	bf 91       	pop	r27
     f96:	af 91       	pop	r26
     f98:	9f 91       	pop	r25
     f9a:	8f 91       	pop	r24
     f9c:	7f 91       	pop	r23
     f9e:	6f 91       	pop	r22
     fa0:	5f 91       	pop	r21
     fa2:	4f 91       	pop	r20
     fa4:	3f 91       	pop	r19
     fa6:	2f 91       	pop	r18
     fa8:	0f 90       	pop	r0
     faa:	0f be       	out	0x3f, r0	; 63
     fac:	0f 90       	pop	r0
     fae:	1f 90       	pop	r1
     fb0:	18 95       	reti

00000fb2 <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
     fb2:	1f 92       	push	r1
     fb4:	0f 92       	push	r0
     fb6:	0f b6       	in	r0, 0x3f	; 63
     fb8:	0f 92       	push	r0
     fba:	11 24       	eor	r1, r1
     fbc:	2f 93       	push	r18
     fbe:	3f 93       	push	r19
     fc0:	4f 93       	push	r20
     fc2:	5f 93       	push	r21
     fc4:	6f 93       	push	r22
     fc6:	7f 93       	push	r23
     fc8:	8f 93       	push	r24
     fca:	9f 93       	push	r25
     fcc:	af 93       	push	r26
     fce:	bf 93       	push	r27
     fd0:	ef 93       	push	r30
     fd2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
     fd4:	8d de       	rcall	.-742    	; 0xcf0 <asm_break>
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
     fd6:	ff 91       	pop	r31
     fd8:	ef 91       	pop	r30
     fda:	bf 91       	pop	r27
     fdc:	af 91       	pop	r26
     fde:	9f 91       	pop	r25
     fe0:	8f 91       	pop	r24
     fe2:	7f 91       	pop	r23
     fe4:	6f 91       	pop	r22
     fe6:	5f 91       	pop	r21
     fe8:	4f 91       	pop	r20
     fea:	3f 91       	pop	r19
     fec:	2f 91       	pop	r18
     fee:	0f 90       	pop	r0
     ff0:	0f be       	out	0x3f, r0	; 63
     ff2:	0f 90       	pop	r0
     ff4:	1f 90       	pop	r1
     ff6:	18 95       	reti

00000ff8 <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
     ff8:	1f 92       	push	r1
     ffa:	0f 92       	push	r0
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	0f 92       	push	r0
    1000:	11 24       	eor	r1, r1
    1002:	2f 93       	push	r18
    1004:	3f 93       	push	r19
    1006:	4f 93       	push	r20
    1008:	5f 93       	push	r21
    100a:	6f 93       	push	r22
    100c:	7f 93       	push	r23
    100e:	8f 93       	push	r24
    1010:	9f 93       	push	r25
    1012:	af 93       	push	r26
    1014:	bf 93       	push	r27
    1016:	ef 93       	push	r30
    1018:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    101a:	6a de       	rcall	.-812    	; 0xcf0 <asm_break>
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
    101c:	ff 91       	pop	r31
    101e:	ef 91       	pop	r30
    1020:	bf 91       	pop	r27
    1022:	af 91       	pop	r26
    1024:	9f 91       	pop	r25
    1026:	8f 91       	pop	r24
    1028:	7f 91       	pop	r23
    102a:	6f 91       	pop	r22
    102c:	5f 91       	pop	r21
    102e:	4f 91       	pop	r20
    1030:	3f 91       	pop	r19
    1032:	2f 91       	pop	r18
    1034:	0f 90       	pop	r0
    1036:	0f be       	out	0x3f, r0	; 63
    1038:	0f 90       	pop	r0
    103a:	1f 90       	pop	r1
    103c:	18 95       	reti

0000103e <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
    103e:	1f 92       	push	r1
    1040:	0f 92       	push	r0
    1042:	0f b6       	in	r0, 0x3f	; 63
    1044:	0f 92       	push	r0
    1046:	11 24       	eor	r1, r1
	//s_bad_interrupt();
	nop();
    1048:	00 00       	nop
}
    104a:	0f 90       	pop	r0
    104c:	0f be       	out	0x3f, r0	; 63
    104e:	0f 90       	pop	r0
    1050:	1f 90       	pop	r1
    1052:	18 95       	reti

00001054 <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
    1054:	1f 92       	push	r1
    1056:	0f 92       	push	r0
    1058:	0f b6       	in	r0, 0x3f	; 63
    105a:	0f 92       	push	r0
    105c:	11 24       	eor	r1, r1
    105e:	2f 93       	push	r18
    1060:	3f 93       	push	r19
    1062:	4f 93       	push	r20
    1064:	5f 93       	push	r21
    1066:	6f 93       	push	r22
    1068:	7f 93       	push	r23
    106a:	8f 93       	push	r24
    106c:	9f 93       	push	r25
    106e:	af 93       	push	r26
    1070:	bf 93       	push	r27
    1072:	ef 93       	push	r30
    1074:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1076:	3c de       	rcall	.-904    	; 0xcf0 <asm_break>
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
    1078:	ff 91       	pop	r31
    107a:	ef 91       	pop	r30
    107c:	bf 91       	pop	r27
    107e:	af 91       	pop	r26
    1080:	9f 91       	pop	r25
    1082:	8f 91       	pop	r24
    1084:	7f 91       	pop	r23
    1086:	6f 91       	pop	r22
    1088:	5f 91       	pop	r21
    108a:	4f 91       	pop	r20
    108c:	3f 91       	pop	r19
    108e:	2f 91       	pop	r18
    1090:	0f 90       	pop	r0
    1092:	0f be       	out	0x3f, r0	; 63
    1094:	0f 90       	pop	r0
    1096:	1f 90       	pop	r1
    1098:	18 95       	reti

0000109a <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
    109a:	1f 92       	push	r1
    109c:	0f 92       	push	r0
    109e:	0f b6       	in	r0, 0x3f	; 63
    10a0:	0f 92       	push	r0
    10a2:	11 24       	eor	r1, r1
    10a4:	2f 93       	push	r18
    10a6:	3f 93       	push	r19
    10a8:	4f 93       	push	r20
    10aa:	5f 93       	push	r21
    10ac:	6f 93       	push	r22
    10ae:	7f 93       	push	r23
    10b0:	8f 93       	push	r24
    10b2:	9f 93       	push	r25
    10b4:	af 93       	push	r26
    10b6:	bf 93       	push	r27
    10b8:	ef 93       	push	r30
    10ba:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    10bc:	19 de       	rcall	.-974    	; 0xcf0 <asm_break>
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
    10be:	ff 91       	pop	r31
    10c0:	ef 91       	pop	r30
    10c2:	bf 91       	pop	r27
    10c4:	af 91       	pop	r26
    10c6:	9f 91       	pop	r25
    10c8:	8f 91       	pop	r24
    10ca:	7f 91       	pop	r23
    10cc:	6f 91       	pop	r22
    10ce:	5f 91       	pop	r21
    10d0:	4f 91       	pop	r20
    10d2:	3f 91       	pop	r19
    10d4:	2f 91       	pop	r18
    10d6:	0f 90       	pop	r0
    10d8:	0f be       	out	0x3f, r0	; 63
    10da:	0f 90       	pop	r0
    10dc:	1f 90       	pop	r1
    10de:	18 95       	reti

000010e0 <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
    10e0:	1f 92       	push	r1
    10e2:	0f 92       	push	r0
    10e4:	0f b6       	in	r0, 0x3f	; 63
    10e6:	0f 92       	push	r0
    10e8:	11 24       	eor	r1, r1
    10ea:	2f 93       	push	r18
    10ec:	3f 93       	push	r19
    10ee:	4f 93       	push	r20
    10f0:	5f 93       	push	r21
    10f2:	6f 93       	push	r22
    10f4:	7f 93       	push	r23
    10f6:	8f 93       	push	r24
    10f8:	9f 93       	push	r25
    10fa:	af 93       	push	r26
    10fc:	bf 93       	push	r27
    10fe:	ef 93       	push	r30
    1100:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1102:	f6 dd       	rcall	.-1044   	; 0xcf0 <asm_break>
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
    1104:	ff 91       	pop	r31
    1106:	ef 91       	pop	r30
    1108:	bf 91       	pop	r27
    110a:	af 91       	pop	r26
    110c:	9f 91       	pop	r25
    110e:	8f 91       	pop	r24
    1110:	7f 91       	pop	r23
    1112:	6f 91       	pop	r22
    1114:	5f 91       	pop	r21
    1116:	4f 91       	pop	r20
    1118:	3f 91       	pop	r19
    111a:	2f 91       	pop	r18
    111c:	0f 90       	pop	r0
    111e:	0f be       	out	0x3f, r0	; 63
    1120:	0f 90       	pop	r0
    1122:	1f 90       	pop	r1
    1124:	18 95       	reti

00001126 <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
    1126:	1f 92       	push	r1
    1128:	0f 92       	push	r0
    112a:	0f b6       	in	r0, 0x3f	; 63
    112c:	0f 92       	push	r0
    112e:	11 24       	eor	r1, r1
    1130:	2f 93       	push	r18
    1132:	3f 93       	push	r19
    1134:	4f 93       	push	r20
    1136:	5f 93       	push	r21
    1138:	6f 93       	push	r22
    113a:	7f 93       	push	r23
    113c:	8f 93       	push	r24
    113e:	9f 93       	push	r25
    1140:	af 93       	push	r26
    1142:	bf 93       	push	r27
    1144:	ef 93       	push	r30
    1146:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1148:	d3 dd       	rcall	.-1114   	; 0xcf0 <asm_break>
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
    114a:	ff 91       	pop	r31
    114c:	ef 91       	pop	r30
    114e:	bf 91       	pop	r27
    1150:	af 91       	pop	r26
    1152:	9f 91       	pop	r25
    1154:	8f 91       	pop	r24
    1156:	7f 91       	pop	r23
    1158:	6f 91       	pop	r22
    115a:	5f 91       	pop	r21
    115c:	4f 91       	pop	r20
    115e:	3f 91       	pop	r19
    1160:	2f 91       	pop	r18
    1162:	0f 90       	pop	r0
    1164:	0f be       	out	0x3f, r0	; 63
    1166:	0f 90       	pop	r0
    1168:	1f 90       	pop	r1
    116a:	18 95       	reti

0000116c <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
    116c:	1f 92       	push	r1
    116e:	0f 92       	push	r0
    1170:	0f b6       	in	r0, 0x3f	; 63
    1172:	0f 92       	push	r0
    1174:	11 24       	eor	r1, r1
    1176:	2f 93       	push	r18
    1178:	3f 93       	push	r19
    117a:	4f 93       	push	r20
    117c:	5f 93       	push	r21
    117e:	6f 93       	push	r22
    1180:	7f 93       	push	r23
    1182:	8f 93       	push	r24
    1184:	9f 93       	push	r25
    1186:	af 93       	push	r26
    1188:	bf 93       	push	r27
    118a:	ef 93       	push	r30
    118c:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    118e:	b0 dd       	rcall	.-1184   	; 0xcf0 <asm_break>
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
    1190:	ff 91       	pop	r31
    1192:	ef 91       	pop	r30
    1194:	bf 91       	pop	r27
    1196:	af 91       	pop	r26
    1198:	9f 91       	pop	r25
    119a:	8f 91       	pop	r24
    119c:	7f 91       	pop	r23
    119e:	6f 91       	pop	r22
    11a0:	5f 91       	pop	r21
    11a2:	4f 91       	pop	r20
    11a4:	3f 91       	pop	r19
    11a6:	2f 91       	pop	r18
    11a8:	0f 90       	pop	r0
    11aa:	0f be       	out	0x3f, r0	; 63
    11ac:	0f 90       	pop	r0
    11ae:	1f 90       	pop	r1
    11b0:	18 95       	reti

000011b2 <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
    11b2:	1f 92       	push	r1
    11b4:	0f 92       	push	r0
    11b6:	0f b6       	in	r0, 0x3f	; 63
    11b8:	0f 92       	push	r0
    11ba:	11 24       	eor	r1, r1
    11bc:	2f 93       	push	r18
    11be:	3f 93       	push	r19
    11c0:	4f 93       	push	r20
    11c2:	5f 93       	push	r21
    11c4:	6f 93       	push	r22
    11c6:	7f 93       	push	r23
    11c8:	8f 93       	push	r24
    11ca:	9f 93       	push	r25
    11cc:	af 93       	push	r26
    11ce:	bf 93       	push	r27
    11d0:	ef 93       	push	r30
    11d2:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    11d4:	8d dd       	rcall	.-1254   	; 0xcf0 <asm_break>
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
    11d6:	ff 91       	pop	r31
    11d8:	ef 91       	pop	r30
    11da:	bf 91       	pop	r27
    11dc:	af 91       	pop	r26
    11de:	9f 91       	pop	r25
    11e0:	8f 91       	pop	r24
    11e2:	7f 91       	pop	r23
    11e4:	6f 91       	pop	r22
    11e6:	5f 91       	pop	r21
    11e8:	4f 91       	pop	r20
    11ea:	3f 91       	pop	r19
    11ec:	2f 91       	pop	r18
    11ee:	0f 90       	pop	r0
    11f0:	0f be       	out	0x3f, r0	; 63
    11f2:	0f 90       	pop	r0
    11f4:	1f 90       	pop	r1
    11f6:	18 95       	reti

000011f8 <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
    11f8:	1f 92       	push	r1
    11fa:	0f 92       	push	r0
    11fc:	0f b6       	in	r0, 0x3f	; 63
    11fe:	0f 92       	push	r0
    1200:	11 24       	eor	r1, r1
    1202:	2f 93       	push	r18
    1204:	3f 93       	push	r19
    1206:	4f 93       	push	r20
    1208:	5f 93       	push	r21
    120a:	6f 93       	push	r22
    120c:	7f 93       	push	r23
    120e:	8f 93       	push	r24
    1210:	9f 93       	push	r25
    1212:	af 93       	push	r26
    1214:	bf 93       	push	r27
    1216:	ef 93       	push	r30
    1218:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    121a:	6a dd       	rcall	.-1324   	; 0xcf0 <asm_break>
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
    121c:	ff 91       	pop	r31
    121e:	ef 91       	pop	r30
    1220:	bf 91       	pop	r27
    1222:	af 91       	pop	r26
    1224:	9f 91       	pop	r25
    1226:	8f 91       	pop	r24
    1228:	7f 91       	pop	r23
    122a:	6f 91       	pop	r22
    122c:	5f 91       	pop	r21
    122e:	4f 91       	pop	r20
    1230:	3f 91       	pop	r19
    1232:	2f 91       	pop	r18
    1234:	0f 90       	pop	r0
    1236:	0f be       	out	0x3f, r0	; 63
    1238:	0f 90       	pop	r0
    123a:	1f 90       	pop	r1
    123c:	18 95       	reti

0000123e <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val)
{
    123e:	cf 92       	push	r12
    1240:	df 92       	push	r13
    1242:	ef 92       	push	r14
    1244:	ff 92       	push	r15
    1246:	cf 93       	push	r28
    1248:	df 93       	push	r29
    124a:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */

	if (reason == ADC_STATE_VLD_LDR) {
    124c:	81 30       	cpi	r24, 0x01	; 1
    124e:	51 f5       	brne	.+84     	; 0x12a4 <__vector_21__bottom+0x66>
		float calc = 0.90f * g_adc_ldr		+ 0.10f * adc_val;
    1250:	26 e6       	ldi	r18, 0x66	; 102
    1252:	36 e6       	ldi	r19, 0x66	; 102
    1254:	46 e6       	ldi	r20, 0x66	; 102
    1256:	5f e3       	ldi	r21, 0x3F	; 63
    1258:	60 91 4e 01 	lds	r22, 0x014E	; 0x80014e <g_adc_ldr>
    125c:	70 91 4f 01 	lds	r23, 0x014F	; 0x80014f <g_adc_ldr+0x1>
    1260:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <g_adc_ldr+0x2>
    1264:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <g_adc_ldr+0x3>
    1268:	0e 94 8e 11 	call	0x231c	; 0x231c <__mulsf3>
    126c:	6b 01       	movw	r12, r22
    126e:	7c 01       	movw	r14, r24
    1270:	be 01       	movw	r22, r28
    1272:	80 e0       	ldi	r24, 0x00	; 0
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	9c d7       	rcall	.+3896   	; 0x21b0 <__floatunsisf>
    1278:	2d ec       	ldi	r18, 0xCD	; 205
    127a:	3c ec       	ldi	r19, 0xCC	; 204
    127c:	4c ec       	ldi	r20, 0xCC	; 204
    127e:	5d e3       	ldi	r21, 0x3D	; 61
    1280:	0e 94 8e 11 	call	0x231c	; 0x231c <__mulsf3>
    1284:	9b 01       	movw	r18, r22
    1286:	ac 01       	movw	r20, r24
    1288:	c7 01       	movw	r24, r14
    128a:	b6 01       	movw	r22, r12
    128c:	90 d6       	rcall	.+3360   	; 0x1fae <__addsf3>

		cli();
    128e:	f8 94       	cli
		g_adc_ldr  = calc;
    1290:	60 93 4e 01 	sts	0x014E, r22	; 0x80014e <g_adc_ldr>
    1294:	70 93 4f 01 	sts	0x014F, r23	; 0x80014f <g_adc_ldr+0x1>
    1298:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <g_adc_ldr+0x2>
    129c:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <g_adc_ldr+0x3>
		sei();
    12a0:	78 94       	sei
    12a2:	2b c0       	rjmp	.+86     	; 0x12fa <__vector_21__bottom+0xbc>

	} else if (reason == ADC_STATE_VLD_TEMP) {
    12a4:	83 30       	cpi	r24, 0x03	; 3
    12a6:	49 f5       	brne	.+82     	; 0x12fa <__vector_21__bottom+0xbc>
		float calc = 0.9995f * g_adc_temp	+ 0.0005f * adc_val;
    12a8:	2b e3       	ldi	r18, 0x3B	; 59
    12aa:	3f ed       	ldi	r19, 0xDF	; 223
    12ac:	4f e7       	ldi	r20, 0x7F	; 127
    12ae:	5f e3       	ldi	r21, 0x3F	; 63
    12b0:	60 91 46 01 	lds	r22, 0x0146	; 0x800146 <g_adc_temp>
    12b4:	70 91 47 01 	lds	r23, 0x0147	; 0x800147 <g_adc_temp+0x1>
    12b8:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <g_adc_temp+0x2>
    12bc:	90 91 49 01 	lds	r25, 0x0149	; 0x800149 <g_adc_temp+0x3>
    12c0:	0e 94 8e 11 	call	0x231c	; 0x231c <__mulsf3>
    12c4:	6b 01       	movw	r12, r22
    12c6:	7c 01       	movw	r14, r24
    12c8:	be 01       	movw	r22, r28
    12ca:	80 e0       	ldi	r24, 0x00	; 0
    12cc:	90 e0       	ldi	r25, 0x00	; 0
    12ce:	70 d7       	rcall	.+3808   	; 0x21b0 <__floatunsisf>
    12d0:	2f e6       	ldi	r18, 0x6F	; 111
    12d2:	32 e1       	ldi	r19, 0x12	; 18
    12d4:	43 e0       	ldi	r20, 0x03	; 3
    12d6:	5a e3       	ldi	r21, 0x3A	; 58
    12d8:	0e 94 8e 11 	call	0x231c	; 0x231c <__mulsf3>
    12dc:	9b 01       	movw	r18, r22
    12de:	ac 01       	movw	r20, r24
    12e0:	c7 01       	movw	r24, r14
    12e2:	b6 01       	movw	r22, r12
    12e4:	64 d6       	rcall	.+3272   	; 0x1fae <__addsf3>

		cli();
    12e6:	f8 94       	cli
		g_adc_temp = calc;
    12e8:	60 93 46 01 	sts	0x0146, r22	; 0x800146 <g_adc_temp>
    12ec:	70 93 47 01 	sts	0x0147, r23	; 0x800147 <g_adc_temp+0x1>
    12f0:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <g_adc_temp+0x2>
    12f4:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <g_adc_temp+0x3>
		sei();
    12f8:	78 94       	sei
	}
}
    12fa:	df 91       	pop	r29
    12fc:	cf 91       	pop	r28
    12fe:	ff 90       	pop	r15
    1300:	ef 90       	pop	r14
    1302:	df 90       	pop	r13
    1304:	cf 90       	pop	r12
    1306:	08 95       	ret

00001308 <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)
{	/* ADC */
    1308:	1f 92       	push	r1
    130a:	0f 92       	push	r0
    130c:	0f b6       	in	r0, 0x3f	; 63
    130e:	0f 92       	push	r0
    1310:	11 24       	eor	r1, r1
    1312:	2f 93       	push	r18
    1314:	3f 93       	push	r19
    1316:	4f 93       	push	r20
    1318:	5f 93       	push	r21
    131a:	6f 93       	push	r22
    131c:	7f 93       	push	r23
    131e:	8f 93       	push	r24
    1320:	9f 93       	push	r25
    1322:	af 93       	push	r26
    1324:	bf 93       	push	r27
    1326:	ef 93       	push	r30
    1328:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
    132a:	80 91 52 01 	lds	r24, 0x0152	; 0x800152 <g_adc_state>

	/* CLI part */
	adc_val  = ADCL;
    132e:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
    1332:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    1336:	70 e0       	ldi	r23, 0x00	; 0
    1338:	79 2b       	or	r23, r25

	TIFR1 |= _BV(TOV1);							// Reset Timer1 overflow status bit (no ISR for TOV1 activated!)
    133a:	b0 9a       	sbi	0x16, 0	; 22

	switch (g_adc_state) {
    133c:	90 91 52 01 	lds	r25, 0x0152	; 0x800152 <g_adc_state>
    1340:	91 30       	cpi	r25, 0x01	; 1
    1342:	41 f0       	breq	.+16     	; 0x1354 <__vector_21+0x4c>
    1344:	18 f0       	brcs	.+6      	; 0x134c <__vector_21+0x44>
    1346:	92 30       	cpi	r25, 0x02	; 2
    1348:	61 f0       	breq	.+24     	; 0x1362 <__vector_21+0x5a>
    134a:	0f c0       	rjmp	.+30     	; 0x136a <__vector_21+0x62>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
    134c:	91 e0       	ldi	r25, 0x01	; 1
    134e:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <g_adc_state>
		break;
    1352:	10 c0       	rjmp	.+32     	; 0x1374 <__vector_21+0x6c>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1354:	98 ec       	ldi	r25, 0xC8	; 200
    1356:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
    135a:	92 e0       	ldi	r25, 0x02	; 2
    135c:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <g_adc_state>
		break;
    1360:	09 c0       	rjmp	.+18     	; 0x1374 <__vector_21+0x6c>

		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
    1362:	93 e0       	ldi	r25, 0x03	; 3
    1364:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <g_adc_state>
		break;
    1368:	05 c0       	rjmp	.+10     	; 0x1374 <__vector_21+0x6c>
    136a:	90 ec       	ldi	r25, 0xC0	; 192
    136c:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through

		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
    1370:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <g_adc_state>
	}

	/* SEI part */
	sei();
    1374:	78 94       	sei
	__vector_21__bottom(reason, adc_val);
    1376:	63 df       	rcall	.-314    	; 0x123e <__vector_21__bottom>
}
    1378:	ff 91       	pop	r31
    137a:	ef 91       	pop	r30
    137c:	bf 91       	pop	r27
    137e:	af 91       	pop	r26
    1380:	9f 91       	pop	r25
    1382:	8f 91       	pop	r24
    1384:	7f 91       	pop	r23
    1386:	6f 91       	pop	r22
    1388:	5f 91       	pop	r21
    138a:	4f 91       	pop	r20
    138c:	3f 91       	pop	r19
    138e:	2f 91       	pop	r18
    1390:	0f 90       	pop	r0
    1392:	0f be       	out	0x3f, r0	; 63
    1394:	0f 90       	pop	r0
    1396:	1f 90       	pop	r1
    1398:	18 95       	reti

0000139a <__vector_22>:
		sei();
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
    139a:	1f 92       	push	r1
    139c:	0f 92       	push	r0
    139e:	0f b6       	in	r0, 0x3f	; 63
    13a0:	0f 92       	push	r0
    13a2:	11 24       	eor	r1, r1
    13a4:	2f 93       	push	r18
    13a6:	3f 93       	push	r19
    13a8:	4f 93       	push	r20
    13aa:	5f 93       	push	r21
    13ac:	6f 93       	push	r22
    13ae:	7f 93       	push	r23
    13b0:	8f 93       	push	r24
    13b2:	9f 93       	push	r25
    13b4:	af 93       	push	r26
    13b6:	bf 93       	push	r27
    13b8:	ef 93       	push	r30
    13ba:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    13bc:	99 dc       	rcall	.-1742   	; 0xcf0 <asm_break>
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
    13be:	ff 91       	pop	r31
    13c0:	ef 91       	pop	r30
    13c2:	bf 91       	pop	r27
    13c4:	af 91       	pop	r26
    13c6:	9f 91       	pop	r25
    13c8:	8f 91       	pop	r24
    13ca:	7f 91       	pop	r23
    13cc:	6f 91       	pop	r22
    13ce:	5f 91       	pop	r21
    13d0:	4f 91       	pop	r20
    13d2:	3f 91       	pop	r19
    13d4:	2f 91       	pop	r18
    13d6:	0f 90       	pop	r0
    13d8:	0f be       	out	0x3f, r0	; 63
    13da:	0f 90       	pop	r0
    13dc:	1f 90       	pop	r1
    13de:	18 95       	reti

000013e0 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
    13e0:	1f 92       	push	r1
    13e2:	0f 92       	push	r0
    13e4:	0f b6       	in	r0, 0x3f	; 63
    13e6:	0f 92       	push	r0
    13e8:	11 24       	eor	r1, r1
    13ea:	2f 93       	push	r18
    13ec:	3f 93       	push	r19
    13ee:	4f 93       	push	r20
    13f0:	5f 93       	push	r21
    13f2:	6f 93       	push	r22
    13f4:	7f 93       	push	r23
    13f6:	8f 93       	push	r24
    13f8:	9f 93       	push	r25
    13fa:	af 93       	push	r26
    13fc:	bf 93       	push	r27
    13fe:	ef 93       	push	r30
    1400:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    1402:	76 dc       	rcall	.-1812   	; 0xcf0 <asm_break>
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
    1404:	ff 91       	pop	r31
    1406:	ef 91       	pop	r30
    1408:	bf 91       	pop	r27
    140a:	af 91       	pop	r26
    140c:	9f 91       	pop	r25
    140e:	8f 91       	pop	r24
    1410:	7f 91       	pop	r23
    1412:	6f 91       	pop	r22
    1414:	5f 91       	pop	r21
    1416:	4f 91       	pop	r20
    1418:	3f 91       	pop	r19
    141a:	2f 91       	pop	r18
    141c:	0f 90       	pop	r0
    141e:	0f be       	out	0x3f, r0	; 63
    1420:	0f 90       	pop	r0
    1422:	1f 90       	pop	r1
    1424:	18 95       	reti

00001426 <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
    1426:	1f 92       	push	r1
    1428:	0f 92       	push	r0
    142a:	0f b6       	in	r0, 0x3f	; 63
    142c:	0f 92       	push	r0
    142e:	11 24       	eor	r1, r1
    1430:	2f 93       	push	r18
    1432:	3f 93       	push	r19
    1434:	4f 93       	push	r20
    1436:	5f 93       	push	r21
    1438:	6f 93       	push	r22
    143a:	7f 93       	push	r23
    143c:	8f 93       	push	r24
    143e:	9f 93       	push	r25
    1440:	af 93       	push	r26
    1442:	bf 93       	push	r27
    1444:	ef 93       	push	r30
    1446:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b1111 << TWS4);
    1448:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
    144c:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>

	/* SEI part */
	sei();
    1450:	78 94       	sei
	__vector_24__bottom(tws, twd);
    1452:	80 7f       	andi	r24, 0xF0	; 240
    1454:	49 d3       	rcall	.+1682   	; 0x1ae8 <__vector_24__bottom>
	TWCR = _BV(TWINT);
    1456:	80 e8       	ldi	r24, 0x80	; 128
    1458:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}
    145c:	ff 91       	pop	r31
    145e:	ef 91       	pop	r30
    1460:	bf 91       	pop	r27
    1462:	af 91       	pop	r26
    1464:	9f 91       	pop	r25
    1466:	8f 91       	pop	r24
    1468:	7f 91       	pop	r23
    146a:	6f 91       	pop	r22
    146c:	5f 91       	pop	r21
    146e:	4f 91       	pop	r20
    1470:	3f 91       	pop	r19
    1472:	2f 91       	pop	r18
    1474:	0f 90       	pop	r0
    1476:	0f be       	out	0x3f, r0	; 63
    1478:	0f 90       	pop	r0
    147a:	1f 90       	pop	r1
    147c:	18 95       	reti

0000147e <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
    147e:	1f 92       	push	r1
    1480:	0f 92       	push	r0
    1482:	0f b6       	in	r0, 0x3f	; 63
    1484:	0f 92       	push	r0
    1486:	11 24       	eor	r1, r1
    1488:	2f 93       	push	r18
    148a:	3f 93       	push	r19
    148c:	4f 93       	push	r20
    148e:	5f 93       	push	r21
    1490:	6f 93       	push	r22
    1492:	7f 93       	push	r23
    1494:	8f 93       	push	r24
    1496:	9f 93       	push	r25
    1498:	af 93       	push	r26
    149a:	bf 93       	push	r27
    149c:	ef 93       	push	r30
    149e:	ff 93       	push	r31

/* ISR routines */

static void s_bad_interrupt(void)
{
	asm_break();
    14a0:	27 dc       	rcall	.-1970   	; 0xcf0 <asm_break>
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
    14a2:	ff 91       	pop	r31
    14a4:	ef 91       	pop	r30
    14a6:	bf 91       	pop	r27
    14a8:	af 91       	pop	r26
    14aa:	9f 91       	pop	r25
    14ac:	8f 91       	pop	r24
    14ae:	7f 91       	pop	r23
    14b0:	6f 91       	pop	r22
    14b2:	5f 91       	pop	r21
    14b4:	4f 91       	pop	r20
    14b6:	3f 91       	pop	r19
    14b8:	2f 91       	pop	r18
    14ba:	0f 90       	pop	r0
    14bc:	0f be       	out	0x3f, r0	; 63
    14be:	0f 90       	pop	r0
    14c0:	1f 90       	pop	r1
    14c2:	18 95       	reti

000014c4 <lcd_bus_read_status>:
		} else if (y >= GFX_MONO_LCD_HEIGHT) {
		return (uint8_t) GFX_MONO_LCD_HEIGHT - 1;
		} else {
		return (uint8_t) y;
	}
}
    14c4:	cf 93       	push	r28
    14c6:	df 93       	push	r29
    14c8:	1f 92       	push	r1
    14ca:	cd b7       	in	r28, 0x3d	; 61
    14cc:	de b7       	in	r29, 0x3e	; 62
    14ce:	8f b7       	in	r24, 0x3f	; 63
    14d0:	89 83       	std	Y+1, r24	; 0x01
    14d2:	f8 94       	cli
    14d4:	99 81       	ldd	r25, Y+1	; 0x01
    14d6:	8f ef       	ldi	r24, 0xFF	; 255
    14d8:	8b b9       	out	0x0b, r24	; 11
    14da:	1a b8       	out	0x0a, r1	; 10
    14dc:	28 98       	cbi	0x05, 0	; 5
    14de:	2c 9a       	sbi	0x05, 4	; 5
    14e0:	2d 9a       	sbi	0x05, 5	; 5
    14e2:	00 00       	nop
    14e4:	2d 98       	cbi	0x05, 5	; 5
    14e6:	00 00       	nop
    14e8:	89 b1       	in	r24, 0x09	; 9
    14ea:	9f bf       	out	0x3f, r25	; 63
    14ec:	0f 90       	pop	r0
    14ee:	df 91       	pop	r29
    14f0:	cf 91       	pop	r28
    14f2:	08 95       	ret

000014f4 <lcd_bus_write_cmd>:
    14f4:	cf 93       	push	r28
    14f6:	df 93       	push	r29
    14f8:	1f 92       	push	r1
    14fa:	cd b7       	in	r28, 0x3d	; 61
    14fc:	de b7       	in	r29, 0x3e	; 62
    14fe:	9f b7       	in	r25, 0x3f	; 63
    1500:	99 83       	std	Y+1, r25	; 0x01
    1502:	f8 94       	cli
    1504:	99 81       	ldd	r25, Y+1	; 0x01
    1506:	8b b9       	out	0x0b, r24	; 11
    1508:	8f ef       	ldi	r24, 0xFF	; 255
    150a:	8a b9       	out	0x0a, r24	; 10
    150c:	28 98       	cbi	0x05, 0	; 5
    150e:	2c 98       	cbi	0x05, 4	; 5
    1510:	2d 9a       	sbi	0x05, 5	; 5
    1512:	00 00       	nop
    1514:	2d 98       	cbi	0x05, 5	; 5
    1516:	9f bf       	out	0x3f, r25	; 63
    1518:	0f 90       	pop	r0
    151a:	df 91       	pop	r29
    151c:	cf 91       	pop	r28
    151e:	08 95       	ret

00001520 <lcd_bus_write_ram>:
    1520:	cf 93       	push	r28
    1522:	df 93       	push	r29
    1524:	1f 92       	push	r1
    1526:	cd b7       	in	r28, 0x3d	; 61
    1528:	de b7       	in	r29, 0x3e	; 62
    152a:	9f b7       	in	r25, 0x3f	; 63
    152c:	99 83       	std	Y+1, r25	; 0x01
    152e:	f8 94       	cli
    1530:	99 81       	ldd	r25, Y+1	; 0x01
    1532:	8b b9       	out	0x0b, r24	; 11
    1534:	8f ef       	ldi	r24, 0xFF	; 255
    1536:	8a b9       	out	0x0a, r24	; 10
    1538:	28 9a       	sbi	0x05, 0	; 5
    153a:	2c 98       	cbi	0x05, 4	; 5
    153c:	2d 9a       	sbi	0x05, 5	; 5
    153e:	00 00       	nop
    1540:	2d 98       	cbi	0x05, 5	; 5
    1542:	00 00       	nop
    1544:	9f bf       	out	0x3f, r25	; 63
    1546:	0f 90       	pop	r0
    1548:	df 91       	pop	r29
    154a:	cf 91       	pop	r28
    154c:	08 95       	ret

0000154e <lcd_bus_read_ram>:
    154e:	cf 93       	push	r28
    1550:	df 93       	push	r29
    1552:	1f 92       	push	r1
    1554:	cd b7       	in	r28, 0x3d	; 61
    1556:	de b7       	in	r29, 0x3e	; 62
    1558:	8f b7       	in	r24, 0x3f	; 63
    155a:	89 83       	std	Y+1, r24	; 0x01
    155c:	f8 94       	cli
    155e:	99 81       	ldd	r25, Y+1	; 0x01
    1560:	8f ef       	ldi	r24, 0xFF	; 255
    1562:	8b b9       	out	0x0b, r24	; 11
    1564:	1a b8       	out	0x0a, r1	; 10
    1566:	28 9a       	sbi	0x05, 0	; 5
    1568:	2c 9a       	sbi	0x05, 4	; 5
    156a:	2d 9a       	sbi	0x05, 5	; 5
    156c:	00 00       	nop
    156e:	2d 98       	cbi	0x05, 5	; 5
    1570:	00 00       	nop
    1572:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <s_lcd_ram_read_nonvalid>
    1576:	88 23       	and	r24, r24
    1578:	39 f0       	breq	.+14     	; 0x1588 <lcd_bus_read_ram+0x3a>
    157a:	89 b1       	in	r24, 0x09	; 9
    157c:	2d 9a       	sbi	0x05, 5	; 5
    157e:	00 00       	nop
    1580:	2d 98       	cbi	0x05, 5	; 5
    1582:	00 00       	nop
    1584:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <s_lcd_ram_read_nonvalid>
    1588:	89 b1       	in	r24, 0x09	; 9
    158a:	9f bf       	out	0x3f, r25	; 63
    158c:	0f 90       	pop	r0
    158e:	df 91       	pop	r29
    1590:	cf 91       	pop	r28
    1592:	08 95       	ret

00001594 <lcd_page_set>:

void lcd_page_set(uint8_t page)
{
	if ((0 <= page && page) < (GFX_MONO_LCD_PAGES)) {
		lcd_bus_write_cmd(0b10110000 | page);					// Set Page Address
    1594:	80 6b       	ori	r24, 0xB0	; 176
    1596:	ae df       	rcall	.-164    	; 0x14f4 <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    1598:	81 e0       	ldi	r24, 0x01	; 1
    159a:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <s_lcd_ram_read_nonvalid>
    159e:	08 95       	ret

000015a0 <lcd_col_set>:
	}
}

void lcd_col_set(uint8_t col)
{
    15a0:	cf 93       	push	r28
	if ((0 <= col) && (col < GFX_MONO_LCD_WIDTH)) {
    15a2:	80 3f       	cpi	r24, 0xF0	; 240
    15a4:	58 f4       	brcc	.+22     	; 0x15bc <lcd_col_set+0x1c>
    15a6:	c8 2f       	mov	r28, r24
		lcd_bus_write_cmd(0b00000000 | ( col       & 0x0f));	// Set Column Address LSB
    15a8:	8f 70       	andi	r24, 0x0F	; 15
    15aa:	a4 df       	rcall	.-184    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000 | ((col >> 4) & 0x0f));	// Set Column Address MSB
    15ac:	8c 2f       	mov	r24, r28
    15ae:	82 95       	swap	r24
    15b0:	8f 70       	andi	r24, 0x0F	; 15
    15b2:	80 61       	ori	r24, 0x10	; 16
    15b4:	9f df       	rcall	.-194    	; 0x14f4 <lcd_bus_write_cmd>

		s_lcd_ram_read_nonvalid = 1;
    15b6:	81 e0       	ldi	r24, 0x01	; 1
    15b8:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <s_lcd_ram_read_nonvalid>
	}
}
    15bc:	cf 91       	pop	r28
    15be:	08 95       	ret

000015c0 <lcd_cr>:

void lcd_cr(void)
{
	lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	98 df       	rcall	.-208    	; 0x14f4 <lcd_bus_write_cmd>
	lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    15c4:	80 e1       	ldi	r24, 0x10	; 16
    15c6:	96 df       	rcall	.-212    	; 0x14f4 <lcd_bus_write_cmd>

	s_lcd_ram_read_nonvalid = 1;
    15c8:	81 e0       	ldi	r24, 0x01	; 1
    15ca:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <s_lcd_ram_read_nonvalid>
    15ce:	08 95       	ret

000015d0 <lcd_home>:
}

void lcd_home(void)
{
	lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    15d0:	80 eb       	ldi	r24, 0xB0	; 176
    15d2:	90 df       	rcall	.-224    	; 0x14f4 <lcd_bus_write_cmd>
	lcd_cr();
    15d4:	f5 cf       	rjmp	.-22     	; 0x15c0 <lcd_cr>
    15d6:	08 95       	ret

000015d8 <lcd_cls>:
}

void lcd_cls(void)
{
    15d8:	1f 93       	push	r17
    15da:	cf 93       	push	r28
    15dc:	df 93       	push	r29
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    15de:	d0 e0       	ldi	r29, 0x00	; 0
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    15e0:	10 ef       	ldi	r17, 0xF0	; 240

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
    15e2:	8d 2f       	mov	r24, r29
    15e4:	80 6b       	ori	r24, 0xB0	; 176
    15e6:	86 df       	rcall	.-244    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    15e8:	80 e0       	ldi	r24, 0x00	; 0
    15ea:	84 df       	rcall	.-248    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    15ec:	80 e1       	ldi	r24, 0x10	; 16
    15ee:	82 df       	rcall	.-252    	; 0x14f4 <lcd_bus_write_cmd>
    15f0:	c1 2f       	mov	r28, r17

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
			lcd_bus_write_ram(0);
    15f2:	80 e0       	ldi	r24, 0x00	; 0
    15f4:	95 df       	rcall	.-214    	; 0x1520 <lcd_bus_write_ram>
    15f6:	c1 50       	subi	r28, 0x01	; 1
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
		lcd_bus_write_cmd(0b10110000 | page);						// Set Page Address
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)

		for (uint8_t cnt = GFX_MONO_LCD_WIDTH; cnt; --cnt) {		// clear all columns of that page
    15f8:	e1 f7       	brne	.-8      	; 0x15f2 <lcd_cls+0x1a>
}

void lcd_cls(void)
{
	/* Blank LCD RAM */
	for (uint8_t page = 0; page < GFX_MONO_LCD_PAGES; ++page) {
    15fa:	df 5f       	subi	r29, 0xFF	; 255
    15fc:	d0 31       	cpi	r29, 0x10	; 16
    15fe:	89 f7       	brne	.-30     	; 0x15e2 <lcd_cls+0xa>
			lcd_bus_write_ram(0);
		}
	}	

	/* Set cursor to home position */
	lcd_home();
    1600:	e7 df       	rcall	.-50     	; 0x15d0 <lcd_home>
}
    1602:	df 91       	pop	r29
    1604:	cf 91       	pop	r28
    1606:	1f 91       	pop	r17
    1608:	08 95       	ret

0000160a <lcd_init>:
#endif
}


uint8_t lcd_init(void)
{
    160a:	2f 92       	push	r2
    160c:	3f 92       	push	r3
    160e:	4f 92       	push	r4
    1610:	5f 92       	push	r5
    1612:	6f 92       	push	r6
    1614:	7f 92       	push	r7
    1616:	8f 92       	push	r8
    1618:	9f 92       	push	r9
    161a:	af 92       	push	r10
    161c:	bf 92       	push	r11
    161e:	cf 92       	push	r12
    1620:	df 92       	push	r13
    1622:	ef 92       	push	r14
    1624:	ff 92       	push	r15
    1626:	0f 93       	push	r16
    1628:	1f 93       	push	r17
    162a:	cf 93       	push	r28
    162c:	df 93       	push	r29
    162e:	cd b7       	in	r28, 0x3d	; 61
    1630:	de b7       	in	r29, 0x3e	; 62
    1632:	2a 97       	sbiw	r28, 0x0a	; 10
    1634:	0f b6       	in	r0, 0x3f	; 63
    1636:	f8 94       	cli
    1638:	de bf       	out	0x3e, r29	; 62
    163a:	0f be       	out	0x3f, r0	; 63
    163c:	cd bf       	out	0x3d, r28	; 61
		return 0;													// Return OK

	} else {
		return 1;													// Return failure
	}
}
    163e:	0d b7       	in	r16, 0x3d	; 61
    1640:	1e b7       	in	r17, 0x3e	; 62
uint8_t lcd_init(void)
{
	uint8_t data;

	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
    1642:	82 ee       	ldi	r24, 0xE2	; 226
    1644:	57 df       	rcall	.-338    	; 0x14f4 <lcd_bus_write_cmd>
    1646:	80 e0       	ldi	r24, 0x00	; 0
    1648:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
    164a:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    164c:	8b 32       	cpi	r24, 0x2B	; 43
    164e:	28 e6       	ldi	r18, 0x68	; 104
    1650:	92 07       	cpc	r25, r18
    1652:	d9 f7       	brne	.-10     	; 0x164a <lcd_init+0x40>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus

	data = lcd_bus_read_status();									// Get current status
    1654:	37 df       	rcall	.-402    	; 0x14c4 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
    1656:	88 23       	and	r24, r24
    1658:	0c f4       	brge	.+2      	; 0x165c <lcd_init+0x52>
    165a:	d7 c1       	rjmp	.+942    	; 0x1a0a <lcd_init+0x400>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);				// Set Power Control
    165c:	8d e2       	ldi	r24, 0x2D	; 45
    165e:	4a df       	rcall	.-364    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);				// Set MR and TC
    1660:	84 e2       	ldi	r24, 0x24	; 36
    1662:	48 df       	rcall	.-368    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);			// Set Bias Ratio
    1664:	8a ee       	ldi	r24, 0xEA	; 234
    1666:	46 df       	rcall	.-372    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);								// Set Gain and PM (A)
    1668:	81 e8       	ldi	r24, 0x81	; 129
    166a:	44 df       	rcall	.-376    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);							// Set Gain and PM (B)
    166c:	8c e9       	ldi	r24, 0x9C	; 156
    166e:	42 df       	rcall	.-380    	; 0x14f4 <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);				// Set Mapping
    1670:	88 ec       	ldi	r24, 0xC8	; 200
    1672:	40 df       	rcall	.-384    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10001000 | C_LCD_AC);					// Set RAM Address Control
    1674:	88 e8       	ldi	r24, 0x88	; 136
    1676:	3e df       	rcall	.-388    	; 0x14f4 <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b01000000);								// Set Start Line (0)
    1678:	80 e4       	ldi	r24, 0x40	; 64
    167a:	3c df       	rcall	.-392    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);								// Set Fixed Lines (0)
    167c:	80 e9       	ldi	r24, 0x90	; 144
    167e:	3a df       	rcall	.-396    	; 0x14f4 <lcd_bus_write_cmd>

		lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
    1680:	80 eb       	ldi	r24, 0xB0	; 176
    1682:	38 df       	rcall	.-400    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
    1684:	80 e0       	ldi	r24, 0x00	; 0
    1686:	36 df       	rcall	.-404    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
    1688:	80 e1       	ldi	r24, 0x10	; 16
    168a:	34 df       	rcall	.-408    	; 0x14f4 <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <s_lcd_ram_read_nonvalid>

		lcd_bus_write_cmd(0b11101111);								// Set Cursor Mode
    1692:	8f ee       	ldi	r24, 0xEF	; 239
    1694:	2f df       	rcall	.-418    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);								// Reset Cursor Mode (now CR := CA)
    1696:	8e ee       	ldi	r24, 0xEE	; 238
    1698:	2d df       	rcall	.-422    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);								// Disable DC[1] (all pixel on)
    169a:	84 ea       	ldi	r24, 0xA4	; 164
    169c:	2b df       	rcall	.-426    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);								// Disable DC[0] (all pixel inverse)
    169e:	86 ea       	ldi	r24, 0xA6	; 166
    16a0:	29 df       	rcall	.-430    	; 0x14f4 <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);								// Enable  DC[2] (Display)
    16a2:	8f ea       	ldi	r24, 0xAF	; 175
    16a4:	27 df       	rcall	.-434    	; 0x14f4 <lcd_bus_write_cmd>

		lcd_cls();													// Clear screen
    16a6:	98 df       	rcall	.-208    	; 0x15d8 <lcd_cls>
    16a8:	10 e0       	ldi	r17, 0x00	; 0
static void s_lcd_test(void)
{
#if 1
	// TEST 1
	for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
		lcd_bus_write_ram(i);
    16aa:	81 2f       	mov	r24, r17
    16ac:	39 df       	rcall	.-398    	; 0x1520 <lcd_bus_write_ram>
    16ae:	1f 5f       	subi	r17, 0xFF	; 255

static void s_lcd_test(void)
{
#if 1
	// TEST 1
	for (int i = 0; i < GFX_MONO_LCD_WIDTH; ++i) {
    16b0:	10 3f       	cpi	r17, 0xF0	; 240
    16b2:	d9 f7       	brne	.-10     	; 0x16aa <lcd_init+0xa0>
	gfx_mono_generic_draw_line (0, 16, 239, 31, GFX_PIXEL_SET);
#endif

#if 1
	// TEST 5
	gfx_mono_generic_draw_rect(        70, 48, 40, 40, GFX_PIXEL_SET);
    16b4:	01 e0       	ldi	r16, 0x01	; 1
    16b6:	28 e2       	ldi	r18, 0x28	; 40
    16b8:	48 e2       	ldi	r20, 0x28	; 40
    16ba:	60 e3       	ldi	r22, 0x30	; 48
    16bc:	86 e4       	ldi	r24, 0x46	; 70
    16be:	6d d8       	rcall	.-3878   	; 0x79a <gfx_mono_generic_draw_rect>
	gfx_mono_generic_draw_filled_rect(170, 48, 40, 40, GFX_PIXEL_SET);
    16c0:	28 e2       	ldi	r18, 0x28	; 40
    16c2:	48 e2       	ldi	r20, 0x28	; 40
    16c4:	60 e3       	ldi	r22, 0x30	; 48
    16c6:	8a ea       	ldi	r24, 0xAA	; 170
    16c8:	8c d8       	rcall	.-3816   	; 0x7e2 <gfx_mono_generic_draw_filled_rect>
#endif

#if 1
	// TEST 6
	gfx_mono_generic_draw_circle(       10, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    16ca:	0f ef       	ldi	r16, 0xFF	; 255
    16cc:	21 e0       	ldi	r18, 0x01	; 1
    16ce:	4a e0       	ldi	r20, 0x0A	; 10
    16d0:	60 e5       	ldi	r22, 0x50	; 80
    16d2:	8a e0       	ldi	r24, 0x0A	; 10
    16d4:	a0 d8       	rcall	.-3776   	; 0x816 <gfx_mono_generic_draw_circle>
	gfx_mono_generic_draw_filled_circle(40, 80, 10, GFX_PIXEL_SET, GFX_WHOLE);
    16d6:	21 e0       	ldi	r18, 0x01	; 1
    16d8:	4a e0       	ldi	r20, 0x0A	; 10
    16da:	60 e5       	ldi	r22, 0x50	; 80
    16dc:	88 e2       	ldi	r24, 0x28	; 40
    16de:	59 d9       	rcall	.-3406   	; 0x992 <gfx_mono_generic_draw_filled_circle>
#endif

#if 1
	// TEST 7
	gfx_mono_draw_string("DF4IAH Smart-LCD", 70, 32, &sysfont);
    16e0:	20 e0       	ldi	r18, 0x00	; 0
    16e2:	31 e0       	ldi	r19, 0x01	; 1
    16e4:	40 e2       	ldi	r20, 0x20	; 32
    16e6:	66 e4       	ldi	r22, 0x46	; 70
    16e8:	87 e0       	ldi	r24, 0x07	; 7
    16ea:	91 e0       	ldi	r25, 0x01	; 1
    16ec:	d8 da       	rcall	.-2640   	; 0xc9e <gfx_mono_draw_string>
	const int cnt = 4;
	const int blank_len = 1 + 15 + cnt * (3 + 8) + 1;  // train length + front + rear spacer
	int		origin = -blank_len;
	int		i = 0;
	int8_t  dx = 1;
	uint8_t	train_left[blank_len];
    16ee:	8d b7       	in	r24, 0x3d	; 61
    16f0:	9e b7       	in	r25, 0x3e	; 62
    16f2:	cd 97       	sbiw	r24, 0x3d	; 61
    16f4:	0f b6       	in	r0, 0x3f	; 63
    16f6:	f8 94       	cli
    16f8:	9e bf       	out	0x3e, r25	; 62
    16fa:	0f be       	out	0x3f, r0	; 63
    16fc:	8d bf       	out	0x3d, r24	; 61
    16fe:	0d b7       	in	r16, 0x3d	; 61
    1700:	1e b7       	in	r17, 0x3e	; 62
    1702:	0f 5f       	subi	r16, 0xFF	; 255
    1704:	1f 4f       	sbci	r17, 0xFF	; 255
    1706:	48 01       	movw	r8, r16
	uint8_t	train_right[blank_len];
    1708:	ed b7       	in	r30, 0x3d	; 61
    170a:	fe b7       	in	r31, 0x3e	; 62
    170c:	fd 97       	sbiw	r30, 0x3d	; 61
    170e:	0f b6       	in	r0, 0x3f	; 63
    1710:	f8 94       	cli
    1712:	fe bf       	out	0x3e, r31	; 62
    1714:	0f be       	out	0x3f, r0	; 63
    1716:	ed bf       	out	0x3d, r30	; 61
    1718:	cc 97       	sbiw	r24, 0x3c	; 60
    171a:	7c 01       	movw	r14, r24
    171c:	9a 87       	std	Y+10, r25	; 0x0a
    171e:	89 87       	std	Y+9, r24	; 0x09

	/* prepare trains */	
	{
		int idx;

		for (idx = 0; idx < blank_len; ++idx) {
    1720:	20 e0       	ldi	r18, 0x00	; 0
    1722:	30 e0       	ldi	r19, 0x00	; 0
				train_left[  idx] = 0b11111000;

			} else if (idx == blank_len - 1) {
				train_left[  idx] = 0;

			} else if (!((idx - 16) % 11)) {
    1724:	0f 2e       	mov	r0, r31
    1726:	fb e0       	ldi	r31, 0x0B	; 11
    1728:	4f 2e       	mov	r4, r31
    172a:	51 2c       	mov	r5, r1
    172c:	f0 2d       	mov	r31, r0
				train_left[  idx] = 0b01000000;
    172e:	68 94       	set
    1730:	dd 24       	eor	r13, r13
    1732:	d6 f8       	bld	r13, 6
				train_left[++idx] = 0b01000000;
				train_left[++idx] = 0b01000000;
				train_left[++idx] = 0b11111000;
    1734:	48 ef       	ldi	r20, 0xF8	; 248
				train_left[++idx] = 0b11111000;
				train_left[++idx] = 0b11001000;
    1736:	0f 2e       	mov	r0, r31
    1738:	f8 ec       	ldi	r31, 0xC8	; 200
    173a:	bf 2e       	mov	r11, r31
    173c:	f0 2d       	mov	r31, r0
				train_left[  idx] = 0b11111000;
				train_left[++idx] = 0b11011000;
			} else if (idx <  5) {
				train_left[  idx] = 0b11011111;
			} else if (idx < 11) {
				train_left[  idx] = 0b11011000;
    173e:	0f 2e       	mov	r0, r31
    1740:	f8 ed       	ldi	r31, 0xD8	; 216
    1742:	cf 2e       	mov	r12, r31
    1744:	f0 2d       	mov	r31, r0

			} else if (idx < 3) {
				train_left[  idx] = 0b11111000;
				train_left[++idx] = 0b11011000;
			} else if (idx <  5) {
				train_left[  idx] = 0b11011111;
    1746:	0f 2e       	mov	r0, r31
    1748:	ff ed       	ldi	r31, 0xDF	; 223
    174a:	6f 2e       	mov	r6, r31
    174c:	f0 2d       	mov	r31, r0

	/* prepare trains */	
	{
		int idx;

		for (idx = 0; idx < blank_len; ++idx) {
    174e:	77 24       	eor	r7, r7
    1750:	73 94       	inc	r7
    1752:	a1 2c       	mov	r10, r1
			if (!idx) {
    1754:	21 15       	cp	r18, r1
    1756:	31 05       	cpc	r19, r1
    1758:	29 f4       	brne	.+10     	; 0x1764 <lcd_init+0x15a>
				train_left[idx] = 0;
    175a:	f4 01       	movw	r30, r8
    175c:	10 82       	st	Z, r1

	/* prepare trains */	
	{
		int idx;

		for (idx = 0; idx < blank_len; ++idx) {
    175e:	27 2d       	mov	r18, r7
    1760:	3a 2d       	mov	r19, r10
    1762:	f8 cf       	rjmp	.-16     	; 0x1754 <lcd_init+0x14a>
			if (!idx) {
				train_left[idx] = 0;

			} else if (idx < 3) {
    1764:	23 30       	cpi	r18, 0x03	; 3
    1766:	31 05       	cpc	r19, r1
    1768:	5c f4       	brge	.+22     	; 0x1780 <lcd_init+0x176>
				train_left[  idx] = 0b11111000;
    176a:	f4 01       	movw	r30, r8
    176c:	e2 0f       	add	r30, r18
    176e:	f3 1f       	adc	r31, r19
    1770:	40 83       	st	Z, r20
				train_left[++idx] = 0b11011000;
    1772:	2f 5f       	subi	r18, 0xFF	; 255
    1774:	3f 4f       	sbci	r19, 0xFF	; 255
    1776:	f4 01       	movw	r30, r8
    1778:	e2 0f       	add	r30, r18
    177a:	f3 1f       	adc	r31, r19
    177c:	c0 82       	st	Z, r12
    177e:	3c c0       	rjmp	.+120    	; 0x17f8 <lcd_init+0x1ee>
			} else if (idx <  5) {
    1780:	25 30       	cpi	r18, 0x05	; 5
    1782:	31 05       	cpc	r19, r1
    1784:	2c f4       	brge	.+10     	; 0x1790 <lcd_init+0x186>
				train_left[  idx] = 0b11011111;
    1786:	f4 01       	movw	r30, r8
    1788:	e2 0f       	add	r30, r18
    178a:	f3 1f       	adc	r31, r19
    178c:	60 82       	st	Z, r6
    178e:	34 c0       	rjmp	.+104    	; 0x17f8 <lcd_init+0x1ee>
			} else if (idx < 11) {
    1790:	2b 30       	cpi	r18, 0x0B	; 11
    1792:	31 05       	cpc	r19, r1
    1794:	2c f4       	brge	.+10     	; 0x17a0 <lcd_init+0x196>
				train_left[  idx] = 0b11011000;
    1796:	f4 01       	movw	r30, r8
    1798:	e2 0f       	add	r30, r18
    179a:	f3 1f       	adc	r31, r19
    179c:	c0 82       	st	Z, r12
    179e:	2c c0       	rjmp	.+88     	; 0x17f8 <lcd_init+0x1ee>
			} else if (idx < 16) {
    17a0:	20 31       	cpi	r18, 0x10	; 16
    17a2:	31 05       	cpc	r19, r1
    17a4:	2c f4       	brge	.+10     	; 0x17b0 <lcd_init+0x1a6>
				train_left[  idx] = 0b11111000;
    17a6:	f4 01       	movw	r30, r8
    17a8:	e2 0f       	add	r30, r18
    17aa:	f3 1f       	adc	r31, r19
    17ac:	40 83       	st	Z, r20
    17ae:	24 c0       	rjmp	.+72     	; 0x17f8 <lcd_init+0x1ee>

			} else if (idx == blank_len - 1) {
    17b0:	2c 33       	cpi	r18, 0x3C	; 60
    17b2:	31 05       	cpc	r19, r1
    17b4:	19 f4       	brne	.+6      	; 0x17bc <lcd_init+0x1b2>
				train_left[  idx] = 0;
    17b6:	f8 01       	movw	r30, r16
    17b8:	14 ae       	std	Z+60, r1	; 0x3c
    17ba:	24 c0       	rjmp	.+72     	; 0x1804 <lcd_init+0x1fa>

			} else if (!((idx - 16) % 11)) {
    17bc:	c9 01       	movw	r24, r18
    17be:	40 97       	sbiw	r24, 0x10	; 16
    17c0:	b2 01       	movw	r22, r4
    17c2:	0f d6       	rcall	.+3102   	; 0x23e2 <__divmodhi4>
    17c4:	89 2b       	or	r24, r25
    17c6:	a1 f4       	brne	.+40     	; 0x17f0 <lcd_init+0x1e6>
				train_left[  idx] = 0b01000000;
    17c8:	f4 01       	movw	r30, r8
    17ca:	e2 0f       	add	r30, r18
    17cc:	f3 1f       	adc	r31, r19
    17ce:	d0 82       	st	Z, r13
				train_left[++idx] = 0b01000000;
    17d0:	d1 82       	std	Z+1, r13	; 0x01
				train_left[++idx] = 0b01000000;
    17d2:	d2 82       	std	Z+2, r13	; 0x02
				train_left[++idx] = 0b11111000;
    17d4:	43 83       	std	Z+3, r20	; 0x03
				train_left[++idx] = 0b11111000;
    17d6:	44 83       	std	Z+4, r20	; 0x04
				train_left[++idx] = 0b11001000;
    17d8:	b5 82       	std	Z+5, r11	; 0x05
				train_left[++idx] = 0b11111000;
    17da:	46 83       	std	Z+6, r20	; 0x06
				train_left[++idx] = 0b11111000;
    17dc:	47 83       	std	Z+7, r20	; 0x07
				train_left[++idx] = 0b11001000;
    17de:	b0 86       	std	Z+8, r11	; 0x08
				train_left[++idx] = 0b11111000;
    17e0:	41 87       	std	Z+9, r20	; 0x09
				train_left[++idx] = 0b11111000;
    17e2:	26 5f       	subi	r18, 0xF6	; 246
    17e4:	3f 4f       	sbci	r19, 0xFF	; 255
    17e6:	f4 01       	movw	r30, r8
    17e8:	e2 0f       	add	r30, r18
    17ea:	f3 1f       	adc	r31, r19
    17ec:	40 83       	st	Z, r20
    17ee:	04 c0       	rjmp	.+8      	; 0x17f8 <lcd_init+0x1ee>
			} else {
				train_left[idx] = 0;
    17f0:	f4 01       	movw	r30, r8
    17f2:	e2 0f       	add	r30, r18
    17f4:	f3 1f       	adc	r31, r19
    17f6:	10 82       	st	Z, r1

	/* prepare trains */	
	{
		int idx;

		for (idx = 0; idx < blank_len; ++idx) {
    17f8:	2f 5f       	subi	r18, 0xFF	; 255
    17fa:	3f 4f       	sbci	r19, 0xFF	; 255
    17fc:	2d 33       	cpi	r18, 0x3D	; 61
    17fe:	31 05       	cpc	r19, r1
    1800:	0c f4       	brge	.+2      	; 0x1804 <lcd_init+0x1fa>
    1802:	a8 cf       	rjmp	.-176    	; 0x1754 <lcd_init+0x14a>
    1804:	f8 01       	movw	r30, r16
    1806:	d7 01       	movw	r26, r14
    1808:	dd 96       	adiw	r26, 0x3d	; 61
				train_left[idx] = 0;
			}
		}

		for (idx = 0; idx < blank_len; ++idx) {
			train_right[blank_len - idx - 1] = train_left[idx];		// x-mirror
    180a:	81 91       	ld	r24, Z+
    180c:	8e 93       	st	-X, r24
			} else {
				train_left[idx] = 0;
			}
		}

		for (idx = 0; idx < blank_len; ++idx) {
    180e:	ae 15       	cp	r26, r14
    1810:	bf 05       	cpc	r27, r15
    1812:	d9 f7       	brne	.-10     	; 0x180a <lcd_init+0x200>
			train_right[blank_len - idx - 1] = train_left[idx];		// x-mirror
		}
	}

	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);
    1814:	00 e0       	ldi	r16, 0x00	; 0
    1816:	28 e0       	ldi	r18, 0x08	; 8
    1818:	40 ef       	ldi	r20, 0xF0	; 240
    181a:	68 e7       	ldi	r22, 0x78	; 120
    181c:	80 e0       	ldi	r24, 0x00	; 0
    181e:	0e 94 f1 03 	call	0x7e2	; 0x7e2 <gfx_mono_generic_draw_filled_rect>
{
	const int cnt = 4;
	const int blank_len = 1 + 15 + cnt * (3 + 8) + 1;  // train length + front + rear spacer
	int		origin = -blank_len;
	int		i = 0;
	int8_t  dx = 1;
    1822:	33 24       	eor	r3, r3
    1824:	33 94       	inc	r3
static void s_lcd_animation(void)
{
	const int cnt = 4;
	const int blank_len = 1 + 15 + cnt * (3 + 8) + 1;  // train length + front + rear spacer
	int		origin = -blank_len;
	int		i = 0;
    1826:	80 e0       	ldi	r24, 0x00	; 0
    1828:	90 e0       	ldi	r25, 0x00	; 0

static void s_lcd_animation(void)
{
	const int cnt = 4;
	const int blank_len = 1 + 15 + cnt * (3 + 8) + 1;  // train length + front + rear spacer
	int		origin = -blank_len;
    182a:	0f 2e       	mov	r0, r31
    182c:	f3 ec       	ldi	r31, 0xC3	; 195
    182e:	ef 2e       	mov	r14, r31
    1830:	ff 24       	eor	r15, r15
    1832:	fa 94       	dec	r15
    1834:	f0 2d       	mov	r31, r0
	}

	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);

	do {
		if (!(i++ % 6)) {
    1836:	0f 2e       	mov	r0, r31
    1838:	f6 e0       	ldi	r31, 0x06	; 6
    183a:	af 2e       	mov	r10, r31
    183c:	b1 2c       	mov	r11, r1
    183e:	f0 2d       	mov	r31, r0
		t = 0.f;
	}

	buf[0] = '0' + (uint8_t)(((int)(t /  10.f)) % 10);
	buf[1] = '0' + (uint8_t)(((int) t         ) % 10);
	buf[2] = ',';
    1840:	0f 2e       	mov	r0, r31
    1842:	fc e2       	ldi	r31, 0x2C	; 44
    1844:	2f 2e       	mov	r2, r31
    1846:	f0 2d       	mov	r31, r0
static void s_lcd_test_lines(void)
{
	static int loop = 0;
	uint8_t m = ++loop % 18;
	uint8_t y1 = 10 + m;
	uint8_t y2 = 26 - m;
    1848:	1a e1       	ldi	r17, 0x1A	; 26
	}

	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);

	do {
		if (!(i++ % 6)) {
    184a:	6c 01       	movw	r12, r24
    184c:	ff ef       	ldi	r31, 0xFF	; 255
    184e:	cf 1a       	sub	r12, r31
    1850:	df 0a       	sbc	r13, r31
    1852:	b5 01       	movw	r22, r10
    1854:	c6 d5       	rcall	.+2956   	; 0x23e2 <__divmodhi4>
    1856:	89 2b       	or	r24, r25
    1858:	09 f0       	breq	.+2      	; 0x185c <lcd_init+0x252>
    185a:	49 c0       	rjmp	.+146    	; 0x18ee <lcd_init+0x2e4>
			origin += dx;
    185c:	e3 0c       	add	r14, r3
    185e:	f1 1c       	adc	r15, r1
    1860:	37 fc       	sbrc	r3, 7
    1862:	fa 94       	dec	r15

			if (origin <= (-10 - blank_len)) {
    1864:	2a eb       	ldi	r18, 0xBA	; 186
    1866:	e2 16       	cp	r14, r18
    1868:	2f ef       	ldi	r18, 0xFF	; 255
    186a:	f2 06       	cpc	r15, r18
    186c:	1c f1       	brlt	.+70     	; 0x18b4 <lcd_init+0x2aa>
				dx = 1;
			} else if (origin >= (GFX_MONO_LCD_WIDTH + 10)) {
    186e:	8a ef       	ldi	r24, 0xFA	; 250
    1870:	e8 16       	cp	r14, r24
    1872:	f1 04       	cpc	r15, r1
    1874:	1c f4       	brge	.+6      	; 0x187c <lcd_init+0x272>
				dx = -1;
			}

			if (dx < 0) {
    1876:	33 20       	and	r3, r3
    1878:	fc f4       	brge	.+62     	; 0x18b8 <lcd_init+0x2ae>
    187a:	02 c0       	rjmp	.+4      	; 0x1880 <lcd_init+0x276>
			origin += dx;

			if (origin <= (-10 - blank_len)) {
				dx = 1;
			} else if (origin >= (GFX_MONO_LCD_WIDTH + 10)) {
				dx = -1;
    187c:	33 24       	eor	r3, r3
    187e:	3a 94       	dec	r3
			}

			if (dx < 0) {
				// Draw train left
				if (origin >= 0 && origin < GFX_MONO_LCD_WIDTH) {
    1880:	e0 ef       	ldi	r30, 0xF0	; 240
    1882:	ee 16       	cp	r14, r30
    1884:	f1 04       	cpc	r15, r1
    1886:	30 f4       	brcc	.+12     	; 0x1894 <lcd_init+0x28a>
					gfx_mono_lcd_uc1608_put_page(train_left, GFX_MONO_LCD_PAGES - 1, origin, blank_len);				// full width
    1888:	2d e3       	ldi	r18, 0x3D	; 61
    188a:	4e 2d       	mov	r20, r14
    188c:	6f e0       	ldi	r22, 0x0F	; 15
    188e:	c4 01       	movw	r24, r8
    1890:	1b d9       	rcall	.-3530   	; 0xac8 <gfx_mono_lcd_uc1608_put_page>
    1892:	2d c0       	rjmp	.+90     	; 0x18ee <lcd_init+0x2e4>
				} else if (-blank_len < origin && origin < 0) {
    1894:	97 01       	movw	r18, r14
    1896:	24 5c       	subi	r18, 0xC4	; 196
    1898:	3f 4f       	sbci	r19, 0xFF	; 255
    189a:	2c 33       	cpi	r18, 0x3C	; 60
    189c:	31 05       	cpc	r19, r1
    189e:	38 f5       	brcc	.+78     	; 0x18ee <lcd_init+0x2e4>
					gfx_mono_lcd_uc1608_put_page(train_left - origin, GFX_MONO_LCD_PAGES - 1, 0, blank_len + origin);	// left: reduced width
    18a0:	2d e3       	ldi	r18, 0x3D	; 61
    18a2:	2e 0d       	add	r18, r14
    18a4:	40 e0       	ldi	r20, 0x00	; 0
    18a6:	6f e0       	ldi	r22, 0x0F	; 15
    18a8:	f4 01       	movw	r30, r8
    18aa:	ee 19       	sub	r30, r14
    18ac:	ff 09       	sbc	r31, r15
    18ae:	cf 01       	movw	r24, r30
    18b0:	0b d9       	rcall	.-3562   	; 0xac8 <gfx_mono_lcd_uc1608_put_page>
    18b2:	1d c0       	rjmp	.+58     	; 0x18ee <lcd_init+0x2e4>
	do {
		if (!(i++ % 6)) {
			origin += dx;

			if (origin <= (-10 - blank_len)) {
				dx = 1;
    18b4:	33 24       	eor	r3, r3
    18b6:	33 94       	inc	r3
					gfx_mono_lcd_uc1608_put_page(train_left - origin, GFX_MONO_LCD_PAGES - 1, 0, blank_len + origin);	// left: reduced width
				}

			} else {
				// Draw train right
				if (origin >= 0 && origin < GFX_MONO_LCD_WIDTH) {
    18b8:	f0 ef       	ldi	r31, 0xF0	; 240
    18ba:	ef 16       	cp	r14, r31
    18bc:	f1 04       	cpc	r15, r1
    18be:	38 f4       	brcc	.+14     	; 0x18ce <lcd_init+0x2c4>
					gfx_mono_lcd_uc1608_put_page(train_right, GFX_MONO_LCD_PAGES - 1, origin, blank_len);				// full width
    18c0:	2d e3       	ldi	r18, 0x3D	; 61
    18c2:	4e 2d       	mov	r20, r14
    18c4:	6f e0       	ldi	r22, 0x0F	; 15
    18c6:	89 85       	ldd	r24, Y+9	; 0x09
    18c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    18ca:	fe d8       	rcall	.-3588   	; 0xac8 <gfx_mono_lcd_uc1608_put_page>
    18cc:	10 c0       	rjmp	.+32     	; 0x18ee <lcd_init+0x2e4>
				} else if (-blank_len < origin && origin < 0) {
    18ce:	97 01       	movw	r18, r14
    18d0:	24 5c       	subi	r18, 0xC4	; 196
    18d2:	3f 4f       	sbci	r19, 0xFF	; 255
    18d4:	2c 33       	cpi	r18, 0x3C	; 60
    18d6:	31 05       	cpc	r19, r1
    18d8:	50 f4       	brcc	.+20     	; 0x18ee <lcd_init+0x2e4>
					gfx_mono_lcd_uc1608_put_page(train_right - origin, GFX_MONO_LCD_PAGES - 1, 0, blank_len + origin);	// left: reduced width
    18da:	2d e3       	ldi	r18, 0x3D	; 61
    18dc:	2e 0d       	add	r18, r14
    18de:	40 e0       	ldi	r20, 0x00	; 0
    18e0:	6f e0       	ldi	r22, 0x0F	; 15
    18e2:	e9 85       	ldd	r30, Y+9	; 0x09
    18e4:	fa 85       	ldd	r31, Y+10	; 0x0a
    18e6:	ee 19       	sub	r30, r14
    18e8:	ff 09       	sbc	r31, r15
    18ea:	cf 01       	movw	r24, r30
    18ec:	ed d8       	rcall	.-3622   	; 0xac8 <gfx_mono_lcd_uc1608_put_page>
				}
			}
		}

		if (!(i % 20)) {
    18ee:	c6 01       	movw	r24, r12
    18f0:	64 e1       	ldi	r22, 0x14	; 20
    18f2:	70 e0       	ldi	r23, 0x00	; 0
    18f4:	76 d5       	rcall	.+2796   	; 0x23e2 <__divmodhi4>
    18f6:	89 2b       	or	r24, r25
    18f8:	09 f0       	breq	.+2      	; 0x18fc <lcd_init+0x2f2>
    18fa:	57 c0       	rjmp	.+174    	; 0x19aa <lcd_init+0x3a0>
static void s_lcd_test_temp(void)
{
	char	buf[7];
	float	t;

	s_task();
    18fc:	cc d1       	rcall	.+920    	; 0x1c96 <s_task>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18fe:	8f b7       	in	r24, 0x3f	; 63
    1900:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    1902:	f8 94       	cli
	return flags;
    1904:	88 85       	ldd	r24, Y+8	; 0x08

	irqflags_t flags = cpu_irq_save();
	t = g_temp;
    1906:	40 90 42 01 	lds	r4, 0x0142	; 0x800142 <g_temp>
    190a:	50 90 43 01 	lds	r5, 0x0143	; 0x800143 <g_temp+0x1>
    190e:	60 90 44 01 	lds	r6, 0x0144	; 0x800144 <g_temp+0x2>
    1912:	70 90 45 01 	lds	r7, 0x0145	; 0x800145 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1916:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	if (t < 0.f) {
    1918:	20 e0       	ldi	r18, 0x00	; 0
    191a:	30 e0       	ldi	r19, 0x00	; 0
    191c:	a9 01       	movw	r20, r18
    191e:	c3 01       	movw	r24, r6
    1920:	b2 01       	movw	r22, r4
    1922:	a9 d3       	rcall	.+1874   	; 0x2076 <__cmpsf2>
    1924:	88 23       	and	r24, r24
    1926:	1c f4       	brge	.+6      	; 0x192e <lcd_init+0x324>
		t = 0.f;
    1928:	41 2c       	mov	r4, r1
    192a:	51 2c       	mov	r5, r1
    192c:	32 01       	movw	r6, r4
	}

	buf[0] = '0' + (uint8_t)(((int)(t /  10.f)) % 10);
    192e:	20 e0       	ldi	r18, 0x00	; 0
    1930:	30 e0       	ldi	r19, 0x00	; 0
    1932:	40 e2       	ldi	r20, 0x20	; 32
    1934:	51 e4       	ldi	r21, 0x41	; 65
    1936:	c3 01       	movw	r24, r6
    1938:	b2 01       	movw	r22, r4
    193a:	a1 d3       	rcall	.+1858   	; 0x207e <__divsf3>
    193c:	08 d4       	rcall	.+2064   	; 0x214e <__fixsfsi>
    193e:	cb 01       	movw	r24, r22
    1940:	6a e0       	ldi	r22, 0x0A	; 10
    1942:	70 e0       	ldi	r23, 0x00	; 0
    1944:	4e d5       	rcall	.+2716   	; 0x23e2 <__divmodhi4>
    1946:	80 5d       	subi	r24, 0xD0	; 208
    1948:	89 83       	std	Y+1, r24	; 0x01
	buf[1] = '0' + (uint8_t)(((int) t         ) % 10);
    194a:	c3 01       	movw	r24, r6
    194c:	b2 01       	movw	r22, r4
    194e:	ff d3       	rcall	.+2046   	; 0x214e <__fixsfsi>
    1950:	cb 01       	movw	r24, r22
    1952:	6a e0       	ldi	r22, 0x0A	; 10
    1954:	70 e0       	ldi	r23, 0x00	; 0
    1956:	45 d5       	rcall	.+2698   	; 0x23e2 <__divmodhi4>
    1958:	80 5d       	subi	r24, 0xD0	; 208
    195a:	8a 83       	std	Y+2, r24	; 0x02
	buf[2] = ',';
    195c:	2b 82       	std	Y+3, r2	; 0x03
	buf[3] = '0' + (uint8_t)(((int)(t *  10.f)) % 10);
    195e:	20 e0       	ldi	r18, 0x00	; 0
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	40 e2       	ldi	r20, 0x20	; 32
    1964:	51 e4       	ldi	r21, 0x41	; 65
    1966:	c3 01       	movw	r24, r6
    1968:	b2 01       	movw	r22, r4
    196a:	d8 d4       	rcall	.+2480   	; 0x231c <__mulsf3>
    196c:	f0 d3       	rcall	.+2016   	; 0x214e <__fixsfsi>
    196e:	cb 01       	movw	r24, r22
    1970:	6a e0       	ldi	r22, 0x0A	; 10
    1972:	70 e0       	ldi	r23, 0x00	; 0
    1974:	36 d5       	rcall	.+2668   	; 0x23e2 <__divmodhi4>
    1976:	80 5d       	subi	r24, 0xD0	; 208
    1978:	8c 83       	std	Y+4, r24	; 0x04
	buf[4] = '0' + (uint8_t)(((int)(t * 100.f)) % 10);
    197a:	20 e0       	ldi	r18, 0x00	; 0
    197c:	30 e0       	ldi	r19, 0x00	; 0
    197e:	48 ec       	ldi	r20, 0xC8	; 200
    1980:	52 e4       	ldi	r21, 0x42	; 66
    1982:	c3 01       	movw	r24, r6
    1984:	b2 01       	movw	r22, r4
    1986:	ca d4       	rcall	.+2452   	; 0x231c <__mulsf3>
    1988:	e2 d3       	rcall	.+1988   	; 0x214e <__fixsfsi>
    198a:	cb 01       	movw	r24, r22
    198c:	6a e0       	ldi	r22, 0x0A	; 10
    198e:	70 e0       	ldi	r23, 0x00	; 0
    1990:	28 d5       	rcall	.+2640   	; 0x23e2 <__divmodhi4>
    1992:	80 5d       	subi	r24, 0xD0	; 208
    1994:	8d 83       	std	Y+5, r24	; 0x05
	buf[5] = 'C';
    1996:	f3 e4       	ldi	r31, 0x43	; 67
    1998:	fe 83       	std	Y+6, r31	; 0x06
	buf[6] = 0;
    199a:	1f 82       	std	Y+7, r1	; 0x07

	gfx_mono_draw_string(buf, 120, 65, &sysfont);
    199c:	20 e0       	ldi	r18, 0x00	; 0
    199e:	31 e0       	ldi	r19, 0x01	; 1
    19a0:	41 e4       	ldi	r20, 0x41	; 65
    19a2:	68 e7       	ldi	r22, 0x78	; 120
    19a4:	ce 01       	movw	r24, r28
    19a6:	01 96       	adiw	r24, 0x01	; 1
    19a8:	7a d9       	rcall	.-3340   	; 0xc9e <gfx_mono_draw_string>


static void s_lcd_test_lines(void)
{
	static int loop = 0;
	uint8_t m = ++loop % 18;
    19aa:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
    19ae:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
    19b2:	01 96       	adiw	r24, 0x01	; 1
    19b4:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <__data_end+0x1>
    19b8:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <__data_end>
    19bc:	62 e1       	ldi	r22, 0x12	; 18
    19be:	70 e0       	ldi	r23, 0x00	; 0
    19c0:	10 d5       	rcall	.+2592   	; 0x23e2 <__divmodhi4>
    19c2:	38 2f       	mov	r19, r24
	uint8_t y1 = 10 + m;
	uint8_t y2 = 26 - m;

	gfx_mono_generic_draw_line (0, y1, 239, y2, (loop / 18) % 3);
    19c4:	cb 01       	movw	r24, r22
    19c6:	63 e0       	ldi	r22, 0x03	; 3
    19c8:	70 e0       	ldi	r23, 0x00	; 0
    19ca:	0b d5       	rcall	.+2582   	; 0x23e2 <__divmodhi4>
static void s_lcd_test_lines(void)
{
	static int loop = 0;
	uint8_t m = ++loop % 18;
	uint8_t y1 = 10 + m;
	uint8_t y2 = 26 - m;
    19cc:	21 2f       	mov	r18, r17
    19ce:	23 1b       	sub	r18, r19

static void s_lcd_test_lines(void)
{
	static int loop = 0;
	uint8_t m = ++loop % 18;
	uint8_t y1 = 10 + m;
    19d0:	6a e0       	ldi	r22, 0x0A	; 10
    19d2:	63 0f       	add	r22, r19
	uint8_t y2 = 26 - m;

	gfx_mono_generic_draw_line (0, y1, 239, y2, (loop / 18) % 3);
    19d4:	08 2f       	mov	r16, r24
    19d6:	4f ee       	ldi	r20, 0xEF	; 239
    19d8:	80 e0       	ldi	r24, 0x00	; 0
    19da:	0e 94 4b 03 	call	0x696	; 0x696 <gfx_mono_generic_draw_line>

	if (loop >= 1024 * 18) {
    19de:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <__data_end>
    19e2:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <__data_end+0x1>
    19e6:	81 15       	cp	r24, r1
    19e8:	98 44       	sbci	r25, 0x48	; 72
    19ea:	24 f0       	brlt	.+8      	; 0x19f4 <lcd_init+0x3ea>
		loop = 0;
    19ec:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <__data_end+0x1>
    19f0:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <__data_end>
	irqflags_t flags = cpu_irq_save();
	t = g_temp;
	cpu_irq_restore(flags);

	if (t < 0.f) {
		t = 0.f;
    19f4:	20 e0       	ldi	r18, 0x00	; 0
    19f6:	30 e0       	ldi	r19, 0x00	; 0
		}

		s_lcd_test_lines();

		for (long delay = 1000; delay; --delay)
			nop();
    19f8:	00 00       	nop
    19fa:	2f 5f       	subi	r18, 0xFF	; 255
    19fc:	3f 4f       	sbci	r19, 0xFF	; 255
			s_lcd_test_temp();
		}

		s_lcd_test_lines();

		for (long delay = 1000; delay; --delay)
    19fe:	28 3e       	cpi	r18, 0xE8	; 232
    1a00:	83 e0       	ldi	r24, 0x03	; 3
    1a02:	38 07       	cpc	r19, r24
    1a04:	c9 f7       	brne	.-14     	; 0x19f8 <lcd_init+0x3ee>
	}

	gfx_mono_generic_draw_filled_rect(0, (GFX_MONO_LCD_PAGES - 1) * GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_PIXELS_PER_BYTE, GFX_PIXEL_CLR);

	do {
		if (!(i++ % 6)) {
    1a06:	c6 01       	movw	r24, r12
    1a08:	20 cf       	rjmp	.-448    	; 0x184a <lcd_init+0x240>
		return 0;													// Return OK

	} else {
		return 1;													// Return failure
	}
}
    1a0a:	81 e0       	ldi	r24, 0x01	; 1
    1a0c:	0f b6       	in	r0, 0x3f	; 63
    1a0e:	f8 94       	cli
    1a10:	1e bf       	out	0x3e, r17	; 62
    1a12:	0f be       	out	0x3f, r0	; 63
    1a14:	0d bf       	out	0x3d, r16	; 61
    1a16:	2a 96       	adiw	r28, 0x0a	; 10
    1a18:	0f b6       	in	r0, 0x3f	; 63
    1a1a:	f8 94       	cli
    1a1c:	de bf       	out	0x3e, r29	; 62
    1a1e:	0f be       	out	0x3f, r0	; 63
    1a20:	cd bf       	out	0x3d, r28	; 61
    1a22:	df 91       	pop	r29
    1a24:	cf 91       	pop	r28
    1a26:	1f 91       	pop	r17
    1a28:	0f 91       	pop	r16
    1a2a:	ff 90       	pop	r15
    1a2c:	ef 90       	pop	r14
    1a2e:	df 90       	pop	r13
    1a30:	cf 90       	pop	r12
    1a32:	bf 90       	pop	r11
    1a34:	af 90       	pop	r10
    1a36:	9f 90       	pop	r9
    1a38:	8f 90       	pop	r8
    1a3a:	7f 90       	pop	r7
    1a3c:	6f 90       	pop	r6
    1a3e:	5f 90       	pop	r5
    1a40:	4f 90       	pop	r4
    1a42:	3f 90       	pop	r3
    1a44:	2f 90       	pop	r2
    1a46:	08 95       	ret

00001a48 <s_twcr_ack>:
static uint8_t s_rx_lock = 0;
static uint8_t s_rx_d[8];


static void s_twcr_ack(uint8_t set)
{
    1a48:	cf 93       	push	r28
    1a4a:	df 93       	push	r29
    1a4c:	1f 92       	push	r1
    1a4e:	cd b7       	in	r28, 0x3d	; 61
    1a50:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a52:	9f b7       	in	r25, 0x3f	; 63
    1a54:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1a56:	f8 94       	cli
	return flags;
    1a58:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	if (set) {
    1a5a:	88 23       	and	r24, r24
    1a5c:	31 f0       	breq	.+12     	; 0x1a6a <s_twcr_ack+0x22>
		TWCR |=   _BV(TWEA);					// ACK
    1a5e:	ec eb       	ldi	r30, 0xBC	; 188
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 81       	ld	r24, Z
    1a64:	80 64       	ori	r24, 0x40	; 64
    1a66:	80 83       	st	Z, r24
    1a68:	05 c0       	rjmp	.+10     	; 0x1a74 <s_twcr_ack+0x2c>
	} else {
		TWCR &= ~(_BV(TWEA));					// NACK
    1a6a:	ec eb       	ldi	r30, 0xBC	; 188
    1a6c:	f0 e0       	ldi	r31, 0x00	; 0
    1a6e:	80 81       	ld	r24, Z
    1a70:	8f 7b       	andi	r24, 0xBF	; 191
    1a72:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a74:	9f bf       	out	0x3f, r25	; 63
	}

	cpu_irq_restore(flags);
}
    1a76:	0f 90       	pop	r0
    1a78:	df 91       	pop	r29
    1a7a:	cf 91       	pop	r28
    1a7c:	08 95       	ret

00001a7e <s_twcr_all>:

static void s_twcr_all(uint8_t ctrl)
{
    1a7e:	cf 93       	push	r28
    1a80:	df 93       	push	r29
    1a82:	1f 92       	push	r1
    1a84:	cd b7       	in	r28, 0x3d	; 61
    1a86:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a88:	9f b7       	in	r25, 0x3f	; 63
    1a8a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1a8c:	f8 94       	cli
	return flags;
    1a8e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWCR = ctrl;
    1a90:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a94:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1a96:	0f 90       	pop	r0
    1a98:	df 91       	pop	r29
    1a9a:	cf 91       	pop	r28
    1a9c:	08 95       	ret

00001a9e <s_twdr>:

static void s_twdr(uint8_t data_o)
{
    1a9e:	cf 93       	push	r28
    1aa0:	df 93       	push	r29
    1aa2:	1f 92       	push	r1
    1aa4:	cd b7       	in	r28, 0x3d	; 61
    1aa6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1aa8:	9f b7       	in	r25, 0x3f	; 63
    1aaa:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1aac:	f8 94       	cli
	return flags;
    1aae:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWDR = data_o;
    1ab0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1ab4:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1ab6:	0f 90       	pop	r0
    1ab8:	df 91       	pop	r29
    1aba:	cf 91       	pop	r28
    1abc:	08 95       	ret

00001abe <s_twi_tx_done>:
}

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
    1abe:	20 91 32 01 	lds	r18, 0x0132	; 0x800132 <s_tx_next_len>
    1ac2:	22 23       	and	r18, r18
    1ac4:	81 f0       	breq	.+32     	; 0x1ae6 <s_twi_tx_done+0x28>
    1ac6:	e2 2f       	mov	r30, r18
    1ac8:	f0 e0       	ldi	r31, 0x00	; 0
    1aca:	e7 5d       	subi	r30, 0xD7	; 215
    1acc:	fe 4f       	sbci	r31, 0xFE	; 254
    1ace:	88 e2       	ldi	r24, 0x28	; 40
    1ad0:	91 e0       	ldi	r25, 0x01	; 1
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
    1ad2:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
    1ad4:	e8 17       	cp	r30, r24
    1ad6:	f9 07       	cpc	r31, r25
    1ad8:	e1 f7       	brne	.-8      	; 0x1ad2 <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
    1ada:	20 93 30 01 	sts	0x0130, r18	; 0x800130 <s_tx_len>
		s_tx_next_len = 0;
    1ade:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <s_tx_next_len>
		s_twdr(0b11100101);						// Start condition
    1ae2:	85 ee       	ldi	r24, 0xE5	; 229
    1ae4:	dc cf       	rjmp	.-72     	; 0x1a9e <s_twdr>
    1ae6:	08 95       	ret

00001ae8 <__vector_24__bottom>:
	}
}


void __vector_24__bottom(uint8_t tws, uint8_t twd)
{
    1ae8:	cf 93       	push	r28
	static uint8_t pos_i	= 0;
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;

	switch(tws) {
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	fc 01       	movw	r30, r24
    1aee:	38 97       	sbiw	r30, 0x08	; 8
    1af0:	e1 3c       	cpi	r30, 0xC1	; 193
    1af2:	f1 05       	cpc	r31, r1
    1af4:	08 f0       	brcs	.+2      	; 0x1af8 <__vector_24__bottom+0x10>
    1af6:	cc c0       	rjmp	.+408    	; 0x1c90 <__vector_24__bottom+0x1a8>
    1af8:	ec 5c       	subi	r30, 0xCC	; 204
    1afa:	ff 4f       	sbci	r31, 0xFF	; 255
    1afc:	85 c4       	rjmp	.+2314   	; 0x2408 <__tablejump2__>

	/* Master Transmitter Mode */

	case 0x08:									// Start condition transmitted
		s_tx_lock = 1;
    1afe:	81 e0       	ldi	r24, 0x01	; 1
    1b00:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <s_tx_lock>
		pos_o = 0;
    1b04:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <pos_o.2504>
	case 0x10:									// Repeated start condition transmitted
	case 0x18:									// SLA+W transmitted and ACK received
		s_twdr(s_tx_d[pos_o++]);
    1b08:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <pos_o.2504>
    1b0c:	81 e0       	ldi	r24, 0x01	; 1
    1b0e:	8e 0f       	add	r24, r30
    1b10:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <pos_o.2504>
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	e8 5d       	subi	r30, 0xD8	; 216
    1b18:	fe 4f       	sbci	r31, 0xFE	; 254
    1b1a:	80 81       	ld	r24, Z
    1b1c:	c0 df       	rcall	.-128    	; 0x1a9e <s_twdr>
		break;
    1b1e:	b8 c0       	rjmp	.+368    	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0x20:									// SLA+W transmitted and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
    1b20:	85 e9       	ldi	r24, 0x95	; 149
    1b22:	ad df       	rcall	.-166    	; 0x1a7e <s_twcr_all>
		break;
    1b24:	b5 c0       	rjmp	.+362    	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0x28:									// Data byte sent and ACK received
		if (pos_o < cnt_o) {
    1b26:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <pos_o.2504>
    1b2a:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <cnt_o.2506>
    1b2e:	e8 17       	cp	r30, r24
    1b30:	60 f4       	brcc	.+24     	; 0x1b4a <__vector_24__bottom+0x62>
			s_twdr(s_tx_d[pos_o++]);
    1b32:	81 e0       	ldi	r24, 0x01	; 1
    1b34:	8e 0f       	add	r24, r30
    1b36:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <pos_o.2504>
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	e8 5d       	subi	r30, 0xD8	; 216
    1b3e:	fe 4f       	sbci	r31, 0xFE	; 254
    1b40:	80 81       	ld	r24, Z
    1b42:	ad df       	rcall	.-166    	; 0x1a9e <s_twdr>
			s_twcr_all(0b11000101);				// Send new data byte and ACK send enable
    1b44:	85 ec       	ldi	r24, 0xC5	; 197
    1b46:	9b df       	rcall	.-202    	; 0x1a7e <s_twcr_all>
    1b48:	a3 c0       	rjmp	.+326    	; 0x1c90 <__vector_24__bottom+0x1a8>
		} else {
			s_twcr_all(0b11010101);				// Send STOP and ACK send enable
    1b4a:	85 ed       	ldi	r24, 0xD5	; 213
    1b4c:	98 df       	rcall	.-208    	; 0x1a7e <s_twcr_all>
			s_tx_lock = 0;
    1b4e:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <s_tx_lock>
			s_twi_tx_done();					// Message sent
    1b52:	b5 df       	rcall	.-150    	; 0x1abe <s_twi_tx_done>
    1b54:	9d c0       	rjmp	.+314    	; 0x1c90 <__vector_24__bottom+0x1a8>
		}
		break;

	case 0x30:									// Data byte sent and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
    1b56:	85 e9       	ldi	r24, 0x95	; 149
    1b58:	92 df       	rcall	.-220    	; 0x1a7e <s_twcr_all>
		s_tx_lock = 0;
    1b5a:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <s_tx_lock>
		s_twi_tx_done();						// Message failure
    1b5e:	af df       	rcall	.-162    	; 0x1abe <s_twi_tx_done>
		break;
    1b60:	97 c0       	rjmp	.+302    	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0x38:									// Arbitration lost
		s_twcr_all(0b11100101);					// Send START (again) and ACK send enable
    1b62:	85 ee       	ldi	r24, 0xE5	; 229
    1b64:	8c df       	rcall	.-232    	; 0x1a7e <s_twcr_all>
		break;
    1b66:	94 c0       	rjmp	.+296    	; 0x1c90 <__vector_24__bottom+0x1a8>

	/* Slave Receiver Mode */

	case 0x60:									// SLA+W received and ACK sent
	case 0x68:
		s_rx_lock = 1;
    1b68:	81 e0       	ldi	r24, 0x01	; 1
    1b6a:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <s_rx_lock>
		s_rx_d[0] = twd;						// Target address
    1b6e:	60 93 1f 01 	sts	0x011F, r22	; 0x80011f <s_rx_d>
		pos_i = 1;								// Starting of reception
    1b72:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_i.2503>
		break;
    1b76:	8c c0       	rjmp	.+280    	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0x70:									// GCA received and ACK sent
	case 0x78:
		s_rx_lock = 1;
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <s_rx_lock>
		s_rx_d[0] = twd;						// GCA
    1b7e:	60 93 1f 01 	sts	0x011F, r22	; 0x80011f <s_rx_d>
		pos_i = 1;								// Starting of reception
    1b82:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_i.2503>
		break;
    1b86:	84 c0       	rjmp	.+264    	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0x80:									// Data after SLA+W received
	case 0x90:
		if (cnt_i == 0b111) {					// Open parameter form
    1b88:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <cnt_i.2505>
    1b8c:	87 30       	cpi	r24, 0x07	; 7
    1b8e:	61 f4       	brne	.+24     	; 0x1ba8 <__vector_24__bottom+0xc0>
			s_rx_d[2] = twd;
    1b90:	60 93 21 01 	sts	0x0121, r22	; 0x800121 <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
    1b94:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <pos_i.2503>
    1b98:	8f 5f       	subi	r24, 0xFF	; 255
    1b9a:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_i.2503>
				s_twcr_ack(true);				// ACK
			} else {
				s_twcr_ack(false);				// NACK
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	53 df       	rcall	.-346    	; 0x1a48 <s_twcr_ack>
				cnt_i = 0;
    1ba2:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <cnt_i.2505>
    1ba6:	74 c0       	rjmp	.+232    	; 0x1c90 <__vector_24__bottom+0x1a8>
			}

		} else {								// Closed parameter form
			if (pos_i <= 0b111) {
    1ba8:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <pos_i.2503>
    1bac:	88 30       	cpi	r24, 0x08	; 8
    1bae:	28 f4       	brcc	.+10     	; 0x1bba <__vector_24__bottom+0xd2>
				s_rx_d[pos_i] = twd;
    1bb0:	e8 2f       	mov	r30, r24
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	e1 5e       	subi	r30, 0xE1	; 225
    1bb6:	fe 4f       	sbci	r31, 0xFE	; 254
    1bb8:	60 83       	st	Z, r22
			}
			if (pos_i == 1) {
    1bba:	81 30       	cpi	r24, 0x01	; 1
    1bbc:	39 f4       	brne	.+14     	; 0x1bcc <__vector_24__bottom+0xe4>
				cnt_i = ((twd >> 5) & 0b111) + 1;
    1bbe:	62 95       	swap	r22
    1bc0:	66 95       	lsr	r22
    1bc2:	67 70       	andi	r22, 0x07	; 7
    1bc4:	6f 5f       	subi	r22, 0xFF	; 255
    1bc6:	60 93 1b 01 	sts	0x011B, r22	; 0x80011b <cnt_i.2505>
    1bca:	02 c0       	rjmp	.+4      	; 0x1bd0 <__vector_24__bottom+0xe8>
			}
			if (pos_i < 0b111) {
    1bcc:	87 30       	cpi	r24, 0x07	; 7
    1bce:	18 f4       	brcc	.+6      	; 0x1bd6 <__vector_24__bottom+0xee>
				++pos_i;
    1bd0:	8f 5f       	subi	r24, 0xFF	; 255
    1bd2:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_i.2503>
			}
			s_twcr_ack(pos_i <= cnt_i);			// ACK - NACK
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	20 91 1c 01 	lds	r18, 0x011C	; 0x80011c <pos_i.2503>
    1bdc:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <cnt_i.2505>
    1be0:	92 17       	cp	r25, r18
    1be2:	08 f4       	brcc	.+2      	; 0x1be6 <__vector_24__bottom+0xfe>
    1be4:	80 e0       	ldi	r24, 0x00	; 0
    1be6:	30 df       	rcall	.-416    	; 0x1a48 <s_twcr_ack>
    1be8:	53 c0       	rjmp	.+166    	; 0x1c90 <__vector_24__bottom+0x1a8>
		}
		break;

	case 0x88:									// NACK after last data byte sent
	case 0x98:
		if (cnt_i != 0b111) {
    1bea:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <cnt_i.2505>
    1bee:	87 30       	cpi	r24, 0x07	; 7
    1bf0:	29 f4       	brne	.+10     	; 0x1bfc <__vector_24__bottom+0x114>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
    1bf2:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <pos_i.2503>
    1bf6:	8f 5f       	subi	r24, 0xFF	; 255
    1bf8:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <pos_i.2503>
		}
		s_rx_lock = 0;
    1bfc:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <s_rx_lock>
		break;
    1c00:	47 c0       	rjmp	.+142    	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0xA0:
		s_twcr_all(0b11000101);					// Send nothing
    1c02:	85 ec       	ldi	r24, 0xC5	; 197
    1c04:	3c df       	rcall	.-392    	; 0x1a7e <s_twcr_all>
		pos_i = 0;
    1c06:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <pos_i.2503>
		cnt_i = 0;
    1c0a:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <cnt_i.2505>
		s_rx_lock = 0;
    1c0e:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <s_rx_lock>
		break;
    1c12:	3e c0       	rjmp	.+124    	; 0x1c90 <__vector_24__bottom+0x1a8>

	/* Slave Transmitter Mode */

	case 0xA8:									// SLA+R received and ACK has been returned
	case 0xB0:
		s_rx_lock = 1;
    1c14:	81 e0       	ldi	r24, 0x01	; 1
    1c16:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <s_rx_lock>
		pos_o = 0;
    1c1a:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <pos_o.2504>
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
    1c1e:	c0 91 1d 01 	lds	r28, 0x011D	; 0x80011d <cnt_o.2506>
    1c22:	cc 23       	and	r28, r28
    1c24:	29 f0       	breq	.+10     	; 0x1c30 <__vector_24__bottom+0x148>
    1c26:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <pos_o.2504>
    1c2a:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <s_rx_d>
    1c2e:	01 c0       	rjmp	.+2      	; 0x1c32 <__vector_24__bottom+0x14a>
    1c30:	8c 2f       	mov	r24, r28
    1c32:	35 df       	rcall	.-406    	; 0x1a9e <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
    1c34:	81 e0       	ldi	r24, 0x01	; 1
    1c36:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <pos_o.2504>
    1c3a:	9c 17       	cp	r25, r28
    1c3c:	08 f0       	brcs	.+2      	; 0x1c40 <__vector_24__bottom+0x158>
    1c3e:	80 e0       	ldi	r24, 0x00	; 0
    1c40:	03 df       	rcall	.-506    	; 0x1a48 <s_twcr_ack>
		break;
    1c42:	26 c0       	rjmp	.+76     	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0xB8:									// Data sent and ACK has been returned
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
    1c44:	c0 91 1d 01 	lds	r28, 0x011D	; 0x80011d <cnt_o.2506>
    1c48:	e0 91 1e 01 	lds	r30, 0x011E	; 0x80011e <pos_o.2504>
    1c4c:	ec 17       	cp	r30, r28
    1c4e:	48 f4       	brcc	.+18     	; 0x1c62 <__vector_24__bottom+0x17a>
    1c50:	81 e0       	ldi	r24, 0x01	; 1
    1c52:	8e 0f       	add	r24, r30
    1c54:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <pos_o.2504>
    1c58:	f0 e0       	ldi	r31, 0x00	; 0
    1c5a:	e1 5e       	subi	r30, 0xE1	; 225
    1c5c:	fe 4f       	sbci	r31, 0xFE	; 254
    1c5e:	80 81       	ld	r24, Z
    1c60:	01 c0       	rjmp	.+2      	; 0x1c64 <__vector_24__bottom+0x17c>
    1c62:	80 e0       	ldi	r24, 0x00	; 0
    1c64:	1c df       	rcall	.-456    	; 0x1a9e <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
    1c66:	81 e0       	ldi	r24, 0x01	; 1
    1c68:	90 91 1e 01 	lds	r25, 0x011E	; 0x80011e <pos_o.2504>
    1c6c:	9c 17       	cp	r25, r28
    1c6e:	08 f0       	brcs	.+2      	; 0x1c72 <__vector_24__bottom+0x18a>
    1c70:	80 e0       	ldi	r24, 0x00	; 0
    1c72:	ea de       	rcall	.-556    	; 0x1a48 <s_twcr_ack>
		break;
    1c74:	0d c0       	rjmp	.+26     	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0xC0:									// Data sent and NACK has been returned
		s_twcr_ack(false);						// NACK
    1c76:	80 e0       	ldi	r24, 0x00	; 0
    1c78:	e7 de       	rcall	.-562    	; 0x1a48 <s_twcr_ack>
		pos_o = 0;
    1c7a:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <pos_o.2504>
		cnt_o = 0;
    1c7e:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <cnt_o.2506>
		s_rx_lock = 0;
    1c82:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <s_rx_lock>
		break;
    1c86:	04 c0       	rjmp	.+8      	; 0x1c90 <__vector_24__bottom+0x1a8>

	case 0xC8:									// Superfluous ACK by master sent after NACK has been returned
		s_twcr_all(0b11000101);					// Send nothing
    1c88:	85 ec       	ldi	r24, 0xC5	; 197
    1c8a:	f9 de       	rcall	.-526    	; 0x1a7e <s_twcr_all>
		s_rx_lock = 0;
    1c8c:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <s_rx_lock>
		break;
	}
}
    1c90:	cf 91       	pop	r28
    1c92:	08 95       	ret

00001c94 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    1c94:	08 95       	ret

00001c96 <s_task>:
/* MAIN section */

void halt(void)
{
	/* MAIN Loop Shutdown */
	runmode = 0;
    1c96:	4f 92       	push	r4
    1c98:	5f 92       	push	r5
    1c9a:	6f 92       	push	r6
    1c9c:	7f 92       	push	r7
    1c9e:	8f 92       	push	r8
    1ca0:	9f 92       	push	r9
    1ca2:	af 92       	push	r10
    1ca4:	bf 92       	push	r11
    1ca6:	cf 92       	push	r12
    1ca8:	df 92       	push	r13
    1caa:	ef 92       	push	r14
    1cac:	ff 92       	push	r15
    1cae:	cf 93       	push	r28
    1cb0:	df 93       	push	r29
    1cb2:	00 d0       	rcall	.+0      	; 0x1cb4 <s_task+0x1e>
    1cb4:	00 d0       	rcall	.+0      	; 0x1cb6 <s_task+0x20>
    1cb6:	cd b7       	in	r28, 0x3d	; 61
    1cb8:	de b7       	in	r29, 0x3e	; 62
    1cba:	8f b7       	in	r24, 0x3f	; 63
    1cbc:	8c 83       	std	Y+4, r24	; 0x04
    1cbe:	f8 94       	cli
    1cc0:	8c 81       	ldd	r24, Y+4	; 0x04
    1cc2:	c0 90 4e 01 	lds	r12, 0x014E	; 0x80014e <g_adc_ldr>
    1cc6:	d0 90 4f 01 	lds	r13, 0x014F	; 0x80014f <g_adc_ldr+0x1>
    1cca:	e0 90 50 01 	lds	r14, 0x0150	; 0x800150 <g_adc_ldr+0x2>
    1cce:	f0 90 51 01 	lds	r15, 0x0151	; 0x800151 <g_adc_ldr+0x3>
    1cd2:	40 90 46 01 	lds	r4, 0x0146	; 0x800146 <g_adc_temp>
    1cd6:	50 90 47 01 	lds	r5, 0x0147	; 0x800147 <g_adc_temp+0x1>
    1cda:	60 90 48 01 	lds	r6, 0x0148	; 0x800148 <g_adc_temp+0x2>
    1cde:	70 90 49 01 	lds	r7, 0x0149	; 0x800149 <g_adc_temp+0x3>
    1ce2:	8f bf       	out	0x3f, r24	; 63
    1ce4:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <pwm.2556>
    1ce8:	8f 5f       	subi	r24, 0xFF	; 255
    1cea:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <pwm.2556>
    1cee:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    1cf2:	20 e0       	ldi	r18, 0x00	; 0
    1cf4:	30 e0       	ldi	r19, 0x00	; 0
    1cf6:	40 e8       	ldi	r20, 0x80	; 128
    1cf8:	5f e3       	ldi	r21, 0x3F	; 63
    1cfa:	c7 01       	movw	r24, r14
    1cfc:	b6 01       	movw	r22, r12
    1cfe:	0a d3       	rcall	.+1556   	; 0x2314 <__gesf2>
    1d00:	88 23       	and	r24, r24
    1d02:	04 f1       	brlt	.+64     	; 0x1d44 <s_task+0xae>
    1d04:	a7 01       	movw	r20, r14
    1d06:	96 01       	movw	r18, r12
    1d08:	60 e0       	ldi	r22, 0x00	; 0
    1d0a:	70 e4       	ldi	r23, 0x40	; 64
    1d0c:	8c e9       	ldi	r24, 0x9C	; 156
    1d0e:	95 e4       	ldi	r25, 0x45	; 69
    1d10:	b6 d1       	rcall	.+876    	; 0x207e <__divsf3>
    1d12:	4b 01       	movw	r8, r22
    1d14:	5c 01       	movw	r10, r24
    1d16:	20 e0       	ldi	r18, 0x00	; 0
    1d18:	30 e0       	ldi	r19, 0x00	; 0
    1d1a:	4a e7       	ldi	r20, 0x7A	; 122
    1d1c:	54 e4       	ldi	r21, 0x44	; 68
    1d1e:	ab d1       	rcall	.+854    	; 0x2076 <__cmpsf2>
    1d20:	88 23       	and	r24, r24
    1d22:	dc f4       	brge	.+54     	; 0x1d5a <s_task+0xc4>
    1d24:	20 e0       	ldi	r18, 0x00	; 0
    1d26:	30 e0       	ldi	r19, 0x00	; 0
    1d28:	4a e7       	ldi	r20, 0x7A	; 122
    1d2a:	54 e4       	ldi	r21, 0x44	; 68
    1d2c:	c5 01       	movw	r24, r10
    1d2e:	b4 01       	movw	r22, r8
    1d30:	a6 d1       	rcall	.+844    	; 0x207e <__divsf3>
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	45 e6       	ldi	r20, 0x65	; 101
    1d38:	53 e4       	ldi	r21, 0x43	; 67
    1d3a:	f0 d2       	rcall	.+1504   	; 0x231c <__mulsf3>
    1d3c:	0d d2       	rcall	.+1050   	; 0x2158 <__fixunssfsi>
    1d3e:	8a e1       	ldi	r24, 0x1A	; 26
    1d40:	86 0f       	add	r24, r22
    1d42:	0c c0       	rjmp	.+24     	; 0x1d5c <s_task+0xc6>
    1d44:	0f 2e       	mov	r0, r31
    1d46:	81 2c       	mov	r8, r1
    1d48:	f0 e4       	ldi	r31, 0x40	; 64
    1d4a:	9f 2e       	mov	r9, r31
    1d4c:	fc e1       	ldi	r31, 0x1C	; 28
    1d4e:	af 2e       	mov	r10, r31
    1d50:	f6 e4       	ldi	r31, 0x46	; 70
    1d52:	bf 2e       	mov	r11, r31
    1d54:	f0 2d       	mov	r31, r0
    1d56:	80 e0       	ldi	r24, 0x00	; 0
    1d58:	01 c0       	rjmp	.+2      	; 0x1d5c <s_task+0xc6>
    1d5a:	80 e0       	ldi	r24, 0x00	; 0
    1d5c:	80 92 39 01 	sts	0x0139, r8	; 0x800139 <g_f_DEBUG31>
    1d60:	90 92 3a 01 	sts	0x013A, r9	; 0x80013a <g_f_DEBUG31+0x1>
    1d64:	a0 92 3b 01 	sts	0x013B, r10	; 0x80013b <g_f_DEBUG31+0x2>
    1d68:	b0 92 3c 01 	sts	0x013C, r11	; 0x80013c <g_f_DEBUG31+0x3>
    1d6c:	c0 92 35 01 	sts	0x0135, r12	; 0x800135 <g_f_DEBUG32>
    1d70:	d0 92 36 01 	sts	0x0136, r13	; 0x800136 <g_f_DEBUG32+0x1>
    1d74:	e0 92 37 01 	sts	0x0137, r14	; 0x800137 <g_f_DEBUG32+0x2>
    1d78:	f0 92 38 01 	sts	0x0138, r15	; 0x800138 <g_f_DEBUG32+0x3>
    1d7c:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <g_u8_DEBUG13>
    1d80:	8f b7       	in	r24, 0x3f	; 63
    1d82:	8b 83       	std	Y+3, r24	; 0x03
    1d84:	f8 94       	cli
    1d86:	8b 81       	ldd	r24, Y+3	; 0x03
    1d88:	c0 92 4a 01 	sts	0x014A, r12	; 0x80014a <g_adc_ldr_last>
    1d8c:	d0 92 4b 01 	sts	0x014B, r13	; 0x80014b <g_adc_ldr_last+0x1>
    1d90:	e0 92 4c 01 	sts	0x014C, r14	; 0x80014c <g_adc_ldr_last+0x2>
    1d94:	f0 92 4d 01 	sts	0x014D, r15	; 0x80014d <g_adc_ldr_last+0x3>
    1d98:	8f bf       	out	0x3f, r24	; 63
    1d9a:	29 e1       	ldi	r18, 0x19	; 25
    1d9c:	37 ec       	ldi	r19, 0xC7	; 199
    1d9e:	4f ea       	ldi	r20, 0xAF	; 175
    1da0:	53 e4       	ldi	r21, 0x43	; 67
    1da2:	c3 01       	movw	r24, r6
    1da4:	b2 01       	movw	r22, r4
    1da6:	02 d1       	rcall	.+516    	; 0x1fac <__subsf3>
    1da8:	20 e0       	ldi	r18, 0x00	; 0
    1daa:	30 ea       	ldi	r19, 0xA0	; 160
    1dac:	47 e8       	ldi	r20, 0x87	; 135
    1dae:	5f e3       	ldi	r21, 0x3F	; 63
    1db0:	b5 d2       	rcall	.+1386   	; 0x231c <__mulsf3>
    1db2:	20 e0       	ldi	r18, 0x00	; 0
    1db4:	30 e0       	ldi	r19, 0x00	; 0
    1db6:	48 ec       	ldi	r20, 0xC8	; 200
    1db8:	51 e4       	ldi	r21, 0x41	; 65
    1dba:	f9 d0       	rcall	.+498    	; 0x1fae <__addsf3>
    1dbc:	6b 01       	movw	r12, r22
    1dbe:	7c 01       	movw	r14, r24
    1dc0:	8f b7       	in	r24, 0x3f	; 63
    1dc2:	89 83       	std	Y+1, r24	; 0x01
    1dc4:	f8 94       	cli
    1dc6:	89 81       	ldd	r24, Y+1	; 0x01
    1dc8:	20 91 3e 01 	lds	r18, 0x013E	; 0x80013e <g_temp_lcd_last>
    1dcc:	30 91 3f 01 	lds	r19, 0x013F	; 0x80013f <g_temp_lcd_last+0x1>
    1dd0:	40 91 40 01 	lds	r20, 0x0140	; 0x800140 <g_temp_lcd_last+0x2>
    1dd4:	50 91 41 01 	lds	r21, 0x0141	; 0x800141 <g_temp_lcd_last+0x3>
    1dd8:	c0 92 42 01 	sts	0x0142, r12	; 0x800142 <g_temp>
    1ddc:	d0 92 43 01 	sts	0x0143, r13	; 0x800143 <g_temp+0x1>
    1de0:	e0 92 44 01 	sts	0x0144, r14	; 0x800144 <g_temp+0x2>
    1de4:	f0 92 45 01 	sts	0x0145, r15	; 0x800145 <g_temp+0x3>
    1de8:	8f bf       	out	0x3f, r24	; 63
    1dea:	c7 01       	movw	r24, r14
    1dec:	b6 01       	movw	r22, r12
    1dee:	de d0       	rcall	.+444    	; 0x1fac <__subsf3>
    1df0:	ae d1       	rcall	.+860    	; 0x214e <__fixsfsi>
    1df2:	9b 01       	movw	r18, r22
    1df4:	77 23       	and	r23, r23
    1df6:	24 f4       	brge	.+8      	; 0x1e00 <s_task+0x16a>
    1df8:	22 27       	eor	r18, r18
    1dfa:	33 27       	eor	r19, r19
    1dfc:	26 1b       	sub	r18, r22
    1dfe:	37 0b       	sbc	r19, r23
    1e00:	b9 01       	movw	r22, r18
    1e02:	33 0f       	add	r19, r19
    1e04:	88 0b       	sbc	r24, r24
    1e06:	99 0b       	sbc	r25, r25
    1e08:	d5 d1       	rcall	.+938    	; 0x21b4 <__floatsisf>
    1e0a:	20 e0       	ldi	r18, 0x00	; 0
    1e0c:	30 e0       	ldi	r19, 0x00	; 0
    1e0e:	40 e8       	ldi	r20, 0x80	; 128
    1e10:	5f e3       	ldi	r21, 0x3F	; 63
    1e12:	80 d2       	rcall	.+1280   	; 0x2314 <__gesf2>
    1e14:	18 16       	cp	r1, r24
    1e16:	6c f4       	brge	.+26     	; 0x1e32 <s_task+0x19c>
    1e18:	8f b7       	in	r24, 0x3f	; 63
    1e1a:	8a 83       	std	Y+2, r24	; 0x02
    1e1c:	f8 94       	cli
    1e1e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e20:	c0 92 3e 01 	sts	0x013E, r12	; 0x80013e <g_temp_lcd_last>
    1e24:	d0 92 3f 01 	sts	0x013F, r13	; 0x80013f <g_temp_lcd_last+0x1>
    1e28:	e0 92 40 01 	sts	0x0140, r14	; 0x800140 <g_temp_lcd_last+0x2>
    1e2c:	f0 92 41 01 	sts	0x0141, r15	; 0x800141 <g_temp_lcd_last+0x3>
    1e30:	8f bf       	out	0x3f, r24	; 63
    1e32:	0f 90       	pop	r0
    1e34:	0f 90       	pop	r0
    1e36:	0f 90       	pop	r0
    1e38:	0f 90       	pop	r0
    1e3a:	df 91       	pop	r29
    1e3c:	cf 91       	pop	r28
    1e3e:	ff 90       	pop	r15
    1e40:	ef 90       	pop	r14
    1e42:	df 90       	pop	r13
    1e44:	cf 90       	pop	r12
    1e46:	bf 90       	pop	r11
    1e48:	af 90       	pop	r10
    1e4a:	9f 90       	pop	r9
    1e4c:	8f 90       	pop	r8
    1e4e:	7f 90       	pop	r7
    1e50:	6f 90       	pop	r6
    1e52:	5f 90       	pop	r5
    1e54:	4f 90       	pop	r4
    1e56:	08 95       	ret

00001e58 <main>:
}

int main (void)
{
    1e58:	cf 93       	push	r28
    1e5a:	df 93       	push	r29
    1e5c:	1f 92       	push	r1
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts,
	 * most critical pins are handled first.
	 */

	PORTC = 0b01111110;		// PC0: LDR-ADC in-NoPU, PC1: SW_I in-PU, PC2: SW_Q in-PU, PC3: LCD-CS out-HI
    1e62:	8e e7       	ldi	r24, 0x7E	; 126
    1e64:	88 b9       	out	0x08, r24	; 8
	DDRC  = 0b00001000;		// PC4: I2C-SDA in-PU-AF-TWI, PC5: I2C-SCL in-PU-AF-TWI, PC6: RESET in-PU, PC7: -
    1e66:	88 e0       	ldi	r24, 0x08	; 8
    1e68:	87 b9       	out	0x07, r24	; 7

	PORTB = 0b00010100;		// PB0: LCD-CD out-LO, PB1: AUDIO out-AF-OC1A, PB2: SW_P in-PU, PB3: LCDBL out-AF-OC2A,
    1e6a:	84 e1       	ldi	r24, 0x14	; 20
    1e6c:	85 b9       	out	0x05, r24	; 5
	DDRB  = 0b11111011;		// PB4: LCD-R/!W out-HI, PB5: LCD-EN out-LO, PB6: LEDRD out-LO, LEDGN out-LO
    1e6e:	8b ef       	ldi	r24, 0xFB	; 251
    1e70:	84 b9       	out	0x04, r24	; 4

	PORTD = 0xff;			// PD0..PD7: LCD-D0..LCD-D7 in-PU
    1e72:	8f ef       	ldi	r24, 0xFF	; 255
    1e74:	8b b9       	out	0x0b, r24	; 11
	DDRD  = 0x00;
    1e76:	1a b8       	out	0x0a, r1	; 10

	// Analog input: Digital Disable Register
	DIDR0 = 0b00000001;		// PC0: LDR-ADC
    1e78:	0f 2e       	mov	r0, r31
    1e7a:	fe e7       	ldi	r31, 0x7E	; 126
    1e7c:	ef 2e       	mov	r14, r31
    1e7e:	f1 2c       	mov	r15, r1
    1e80:	f0 2d       	mov	r31, r0
    1e82:	01 e0       	ldi	r16, 0x01	; 1
    1e84:	f7 01       	movw	r30, r14
    1e86:	00 83       	st	Z, r16

	/* Rapid I/O settings */
	s_io_preinit();

	/* Init of sub-modules */
	sysclk_init();	PRR = 0b11101011;			// For debugging this module has to be powered on, again
    1e88:	0e 94 5b 02 	call	0x4b6	; 0x4b6 <sysclk_init>
    1e8c:	8b ee       	ldi	r24, 0xEB	; 235
    1e8e:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
static void s_tc_init(void)
{
	/* This function is called prior enabled interrupts and thus does not lock interrupts. */

	/* Timer Synchronous Mode - prepare for  s_tc_start(void) */
	GTCCR = _BV(TSM)							// Timer Synchronous Mode active
    1e92:	13 e8       	ldi	r17, 0x83	; 131
    1e94:	13 bd       	out	0x23, r17	; 35
	{
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    1e96:	68 e0       	ldi	r22, 0x08	; 8
    1e98:	80 e0       	ldi	r24, 0x00	; 0
    1e9a:	0e 94 74 02 	call	0x4e8	; 0x4e8 <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
    1e9e:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)
    1ea2:	89 e0       	ldi	r24, 0x09	; 9
    1ea4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV1 = 8 MHz

		// ICR1H	=       0b11           ;
		// ICR1L	=            0b11111111;

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
    1ea8:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		barrier();
		TCNT1L	=            0b00000000;
    1eac:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>

		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
    1eb0:	82 e0       	ldi	r24, 0x02	; 2
    1eb2:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
    1eb6:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>

		TIMSK1  = 0b00000000;					// No interrupts (when restarting without reset)
    1eba:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// Clear all flags (when restarting without reset)
    1ebe:	87 e2       	ldi	r24, 0x27	; 39
    1ec0:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    1ec2:	60 e4       	ldi	r22, 0x40	; 64
    1ec4:	80 e0       	ldi	r24, 0x00	; 0
    1ec6:	0e 94 74 02 	call	0x4e8	; 0x4e8 <sysclk_enable_module>

		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
    1eca:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
    1ece:	87 e0       	ldi	r24, 0x07	; 7
    1ed0:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz

		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
    1ed4:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>

		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
    1ed8:	90 e4       	ldi	r25, 0x40	; 64
    1eda:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0b00000000;					// No interrupts (when restarting without reset)
    1ede:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// Clear all flags (when restarting without reset)
    1ee2:	87 bb       	out	0x17, r24	; 23

		ASSR    = 0;							// No async. TOSC1 mode
    1ee4:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
}


static void s_adc_init(void)
{
	sysclk_enable_module(POWER_RED_REG0, PRADC_bm);	// enable ADC sub-module
    1ee8:	61 e0       	ldi	r22, 0x01	; 1
    1eea:	80 e0       	ldi	r24, 0x00	; 0
    1eec:	0e 94 74 02 	call	0x4e8	; 0x4e8 <sysclk_enable_module>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    1ef0:	f7 01       	movw	r30, r14
    1ef2:	00 83       	st	Z, r16
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
    1ef4:	ea e7       	ldi	r30, 0x7A	; 122
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	87 e8       	ldi	r24, 0x87	; 135
    1efa:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1efc:	80 ec       	ldi	r24, 0xC0	; 192
    1efe:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	adc_disable_digital_inputs(_BV(ADC0D));		// disable the digital input on the ADC0 port

	adc_init(ADC_PRESCALER_DIV128);
	adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);

	ADCSRA |= _BV(ADIF);						// clear interrupt status bit by setting it to clear
    1f02:	80 81       	ld	r24, Z
    1f04:	80 61       	ori	r24, 0x10	; 16
    1f06:	80 83       	st	Z, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
    1f08:	80 81       	ld	r24, Z
    1f0a:	88 60       	ori	r24, 0x08	; 8
    1f0c:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    1f0e:	ab e7       	ldi	r26, 0x7B	; 123
    1f10:	b0 e0       	ldi	r27, 0x00	; 0
    1f12:	8c 91       	ld	r24, X
    1f14:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
    1f16:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
    1f18:	8c 93       	st	X, r24
}

/*  \brief Enable ADC Auto Trigger */
static inline void adc_enable_autotrigger(void)
{
	ADCSRA |= (1 << ADATE);
    1f1a:	80 81       	ld	r24, Z
    1f1c:	80 62       	ori	r24, 0x20	; 32
    1f1e:	80 83       	st	Z, r24
	ioport_init();
	s_tc_init();
	s_adc_init();

	/* I/O pins go active here */
	board_init();
    1f20:	b9 de       	rcall	.-654    	; 0x1c94 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
    1f22:	84 b7       	in	r24, 0x34	; 52
    1f24:	98 2f       	mov	r25, r24
    1f26:	97 70       	andi	r25, 0x07	; 7

	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
    1f28:	11 f4       	brne	.+4      	; 0x1f2e <main+0xd6>
		rc & CHIP_RESET_CAUSE_POR		||
    1f2a:	81 11       	cpse	r24, r1
    1f2c:	34 c0       	rjmp	.+104    	; 0x1f96 <main+0x13e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1f2e:	8f b7       	in	r24, 0x3f	; 63
    1f30:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1f32:	f8 94       	cli
	return flags;
    1f34:	89 81       	ldd	r24, Y+1	; 0x01

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();

	g_adc_state			= ADC_STATE_PRE_LDR;
    1f36:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <g_adc_state>
	g_adc_ldr			= 0.f;
    1f3a:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <g_adc_ldr>
    1f3e:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <g_adc_ldr+0x1>
    1f42:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <g_adc_ldr+0x2>
    1f46:	10 92 51 01 	sts	0x0151, r1	; 0x800151 <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
    1f4a:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <g_adc_ldr_last>
    1f4e:	10 92 4b 01 	sts	0x014B, r1	; 0x80014b <g_adc_ldr_last+0x1>
    1f52:	10 92 4c 01 	sts	0x014C, r1	; 0x80014c <g_adc_ldr_last+0x2>
    1f56:	10 92 4d 01 	sts	0x014D, r1	; 0x80014d <g_adc_ldr_last+0x3>
	g_adc_temp			= 350.f;
    1f5a:	40 e0       	ldi	r20, 0x00	; 0
    1f5c:	50 e0       	ldi	r21, 0x00	; 0
    1f5e:	6f ea       	ldi	r22, 0xAF	; 175
    1f60:	73 e4       	ldi	r23, 0x43	; 67
    1f62:	40 93 46 01 	sts	0x0146, r20	; 0x800146 <g_adc_temp>
    1f66:	50 93 47 01 	sts	0x0147, r21	; 0x800147 <g_adc_temp+0x1>
    1f6a:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <g_adc_temp+0x2>
    1f6e:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <g_adc_temp+0x3>
	g_temp				= 0.f;
    1f72:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <g_temp>
    1f76:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <g_temp+0x1>
    1f7a:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <g_temp+0x2>
    1f7e:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
    1f82:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <g_temp_lcd_last>
    1f86:	10 92 3f 01 	sts	0x013F, r1	; 0x80013f <g_temp_lcd_last+0x1>
    1f8a:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <g_temp_lcd_last+0x2>
    1f8e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1f92:	8f bf       	out	0x3f, r24	; 63
    1f94:	03 c0       	rjmp	.+6      	; 0x1f9c <main+0x144>
		rc & CHIP_RESET_CAUSE_POR		||
		!rc) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		asm_break();
    1f96:	0e 94 78 06 	call	0xcf0	; 0xcf0 <asm_break>
		nop();
    1f9a:	00 00       	nop
	}

	//s_twi_init();

	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
    1f9c:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR = 0;								// trigger the sync for all counters
    1f9e:	13 bc       	out	0x23, r1	; 35

	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here

	/* Initialize external components */
	lcd_init();
    1fa0:	34 db       	rcall	.-2456   	; 0x160a <lcd_init>

	/* main loop */
	runmode = 1;
    1fa2:	81 e0       	ldi	r24, 0x01	; 1
    1fa4:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <runmode>
    while (runmode) {
	    s_task();
    1fa8:	76 de       	rcall	.-788    	; 0x1c96 <s_task>
    1faa:	fe cf       	rjmp	.-4      	; 0x1fa8 <main+0x150>

00001fac <__subsf3>:
    1fac:	50 58       	subi	r21, 0x80	; 128

00001fae <__addsf3>:
    1fae:	bb 27       	eor	r27, r27
    1fb0:	aa 27       	eor	r26, r26
    1fb2:	0e d0       	rcall	.+28     	; 0x1fd0 <__addsf3x>
    1fb4:	75 c1       	rjmp	.+746    	; 0x22a0 <__fp_round>
    1fb6:	66 d1       	rcall	.+716    	; 0x2284 <__fp_pscA>
    1fb8:	30 f0       	brcs	.+12     	; 0x1fc6 <__addsf3+0x18>
    1fba:	6b d1       	rcall	.+726    	; 0x2292 <__fp_pscB>
    1fbc:	20 f0       	brcs	.+8      	; 0x1fc6 <__addsf3+0x18>
    1fbe:	31 f4       	brne	.+12     	; 0x1fcc <__addsf3+0x1e>
    1fc0:	9f 3f       	cpi	r25, 0xFF	; 255
    1fc2:	11 f4       	brne	.+4      	; 0x1fc8 <__addsf3+0x1a>
    1fc4:	1e f4       	brtc	.+6      	; 0x1fcc <__addsf3+0x1e>
    1fc6:	5b c1       	rjmp	.+694    	; 0x227e <__fp_nan>
    1fc8:	0e f4       	brtc	.+2      	; 0x1fcc <__addsf3+0x1e>
    1fca:	e0 95       	com	r30
    1fcc:	e7 fb       	bst	r30, 7
    1fce:	51 c1       	rjmp	.+674    	; 0x2272 <__fp_inf>

00001fd0 <__addsf3x>:
    1fd0:	e9 2f       	mov	r30, r25
    1fd2:	77 d1       	rcall	.+750    	; 0x22c2 <__fp_split3>
    1fd4:	80 f3       	brcs	.-32     	; 0x1fb6 <__addsf3+0x8>
    1fd6:	ba 17       	cp	r27, r26
    1fd8:	62 07       	cpc	r22, r18
    1fda:	73 07       	cpc	r23, r19
    1fdc:	84 07       	cpc	r24, r20
    1fde:	95 07       	cpc	r25, r21
    1fe0:	18 f0       	brcs	.+6      	; 0x1fe8 <__addsf3x+0x18>
    1fe2:	71 f4       	brne	.+28     	; 0x2000 <__addsf3x+0x30>
    1fe4:	9e f5       	brtc	.+102    	; 0x204c <__addsf3x+0x7c>
    1fe6:	8f c1       	rjmp	.+798    	; 0x2306 <__fp_zero>
    1fe8:	0e f4       	brtc	.+2      	; 0x1fec <__addsf3x+0x1c>
    1fea:	e0 95       	com	r30
    1fec:	0b 2e       	mov	r0, r27
    1fee:	ba 2f       	mov	r27, r26
    1ff0:	a0 2d       	mov	r26, r0
    1ff2:	0b 01       	movw	r0, r22
    1ff4:	b9 01       	movw	r22, r18
    1ff6:	90 01       	movw	r18, r0
    1ff8:	0c 01       	movw	r0, r24
    1ffa:	ca 01       	movw	r24, r20
    1ffc:	a0 01       	movw	r20, r0
    1ffe:	11 24       	eor	r1, r1
    2000:	ff 27       	eor	r31, r31
    2002:	59 1b       	sub	r21, r25
    2004:	99 f0       	breq	.+38     	; 0x202c <__addsf3x+0x5c>
    2006:	59 3f       	cpi	r21, 0xF9	; 249
    2008:	50 f4       	brcc	.+20     	; 0x201e <__addsf3x+0x4e>
    200a:	50 3e       	cpi	r21, 0xE0	; 224
    200c:	68 f1       	brcs	.+90     	; 0x2068 <__addsf3x+0x98>
    200e:	1a 16       	cp	r1, r26
    2010:	f0 40       	sbci	r31, 0x00	; 0
    2012:	a2 2f       	mov	r26, r18
    2014:	23 2f       	mov	r18, r19
    2016:	34 2f       	mov	r19, r20
    2018:	44 27       	eor	r20, r20
    201a:	58 5f       	subi	r21, 0xF8	; 248
    201c:	f3 cf       	rjmp	.-26     	; 0x2004 <__addsf3x+0x34>
    201e:	46 95       	lsr	r20
    2020:	37 95       	ror	r19
    2022:	27 95       	ror	r18
    2024:	a7 95       	ror	r26
    2026:	f0 40       	sbci	r31, 0x00	; 0
    2028:	53 95       	inc	r21
    202a:	c9 f7       	brne	.-14     	; 0x201e <__addsf3x+0x4e>
    202c:	7e f4       	brtc	.+30     	; 0x204c <__addsf3x+0x7c>
    202e:	1f 16       	cp	r1, r31
    2030:	ba 0b       	sbc	r27, r26
    2032:	62 0b       	sbc	r22, r18
    2034:	73 0b       	sbc	r23, r19
    2036:	84 0b       	sbc	r24, r20
    2038:	ba f0       	brmi	.+46     	; 0x2068 <__addsf3x+0x98>
    203a:	91 50       	subi	r25, 0x01	; 1
    203c:	a1 f0       	breq	.+40     	; 0x2066 <__addsf3x+0x96>
    203e:	ff 0f       	add	r31, r31
    2040:	bb 1f       	adc	r27, r27
    2042:	66 1f       	adc	r22, r22
    2044:	77 1f       	adc	r23, r23
    2046:	88 1f       	adc	r24, r24
    2048:	c2 f7       	brpl	.-16     	; 0x203a <__addsf3x+0x6a>
    204a:	0e c0       	rjmp	.+28     	; 0x2068 <__addsf3x+0x98>
    204c:	ba 0f       	add	r27, r26
    204e:	62 1f       	adc	r22, r18
    2050:	73 1f       	adc	r23, r19
    2052:	84 1f       	adc	r24, r20
    2054:	48 f4       	brcc	.+18     	; 0x2068 <__addsf3x+0x98>
    2056:	87 95       	ror	r24
    2058:	77 95       	ror	r23
    205a:	67 95       	ror	r22
    205c:	b7 95       	ror	r27
    205e:	f7 95       	ror	r31
    2060:	9e 3f       	cpi	r25, 0xFE	; 254
    2062:	08 f0       	brcs	.+2      	; 0x2066 <__addsf3x+0x96>
    2064:	b3 cf       	rjmp	.-154    	; 0x1fcc <__addsf3+0x1e>
    2066:	93 95       	inc	r25
    2068:	88 0f       	add	r24, r24
    206a:	08 f0       	brcs	.+2      	; 0x206e <__addsf3x+0x9e>
    206c:	99 27       	eor	r25, r25
    206e:	ee 0f       	add	r30, r30
    2070:	97 95       	ror	r25
    2072:	87 95       	ror	r24
    2074:	08 95       	ret

00002076 <__cmpsf2>:
    2076:	d9 d0       	rcall	.+434    	; 0x222a <__fp_cmp>
    2078:	08 f4       	brcc	.+2      	; 0x207c <__cmpsf2+0x6>
    207a:	81 e0       	ldi	r24, 0x01	; 1
    207c:	08 95       	ret

0000207e <__divsf3>:
    207e:	0c d0       	rcall	.+24     	; 0x2098 <__divsf3x>
    2080:	0f c1       	rjmp	.+542    	; 0x22a0 <__fp_round>
    2082:	07 d1       	rcall	.+526    	; 0x2292 <__fp_pscB>
    2084:	40 f0       	brcs	.+16     	; 0x2096 <__divsf3+0x18>
    2086:	fe d0       	rcall	.+508    	; 0x2284 <__fp_pscA>
    2088:	30 f0       	brcs	.+12     	; 0x2096 <__divsf3+0x18>
    208a:	21 f4       	brne	.+8      	; 0x2094 <__divsf3+0x16>
    208c:	5f 3f       	cpi	r21, 0xFF	; 255
    208e:	19 f0       	breq	.+6      	; 0x2096 <__divsf3+0x18>
    2090:	f0 c0       	rjmp	.+480    	; 0x2272 <__fp_inf>
    2092:	51 11       	cpse	r21, r1
    2094:	39 c1       	rjmp	.+626    	; 0x2308 <__fp_szero>
    2096:	f3 c0       	rjmp	.+486    	; 0x227e <__fp_nan>

00002098 <__divsf3x>:
    2098:	14 d1       	rcall	.+552    	; 0x22c2 <__fp_split3>
    209a:	98 f3       	brcs	.-26     	; 0x2082 <__divsf3+0x4>

0000209c <__divsf3_pse>:
    209c:	99 23       	and	r25, r25
    209e:	c9 f3       	breq	.-14     	; 0x2092 <__divsf3+0x14>
    20a0:	55 23       	and	r21, r21
    20a2:	b1 f3       	breq	.-20     	; 0x2090 <__divsf3+0x12>
    20a4:	95 1b       	sub	r25, r21
    20a6:	55 0b       	sbc	r21, r21
    20a8:	bb 27       	eor	r27, r27
    20aa:	aa 27       	eor	r26, r26
    20ac:	62 17       	cp	r22, r18
    20ae:	73 07       	cpc	r23, r19
    20b0:	84 07       	cpc	r24, r20
    20b2:	38 f0       	brcs	.+14     	; 0x20c2 <__divsf3_pse+0x26>
    20b4:	9f 5f       	subi	r25, 0xFF	; 255
    20b6:	5f 4f       	sbci	r21, 0xFF	; 255
    20b8:	22 0f       	add	r18, r18
    20ba:	33 1f       	adc	r19, r19
    20bc:	44 1f       	adc	r20, r20
    20be:	aa 1f       	adc	r26, r26
    20c0:	a9 f3       	breq	.-22     	; 0x20ac <__divsf3_pse+0x10>
    20c2:	33 d0       	rcall	.+102    	; 0x212a <__divsf3_pse+0x8e>
    20c4:	0e 2e       	mov	r0, r30
    20c6:	3a f0       	brmi	.+14     	; 0x20d6 <__divsf3_pse+0x3a>
    20c8:	e0 e8       	ldi	r30, 0x80	; 128
    20ca:	30 d0       	rcall	.+96     	; 0x212c <__divsf3_pse+0x90>
    20cc:	91 50       	subi	r25, 0x01	; 1
    20ce:	50 40       	sbci	r21, 0x00	; 0
    20d0:	e6 95       	lsr	r30
    20d2:	00 1c       	adc	r0, r0
    20d4:	ca f7       	brpl	.-14     	; 0x20c8 <__divsf3_pse+0x2c>
    20d6:	29 d0       	rcall	.+82     	; 0x212a <__divsf3_pse+0x8e>
    20d8:	fe 2f       	mov	r31, r30
    20da:	27 d0       	rcall	.+78     	; 0x212a <__divsf3_pse+0x8e>
    20dc:	66 0f       	add	r22, r22
    20de:	77 1f       	adc	r23, r23
    20e0:	88 1f       	adc	r24, r24
    20e2:	bb 1f       	adc	r27, r27
    20e4:	26 17       	cp	r18, r22
    20e6:	37 07       	cpc	r19, r23
    20e8:	48 07       	cpc	r20, r24
    20ea:	ab 07       	cpc	r26, r27
    20ec:	b0 e8       	ldi	r27, 0x80	; 128
    20ee:	09 f0       	breq	.+2      	; 0x20f2 <__divsf3_pse+0x56>
    20f0:	bb 0b       	sbc	r27, r27
    20f2:	80 2d       	mov	r24, r0
    20f4:	bf 01       	movw	r22, r30
    20f6:	ff 27       	eor	r31, r31
    20f8:	93 58       	subi	r25, 0x83	; 131
    20fa:	5f 4f       	sbci	r21, 0xFF	; 255
    20fc:	2a f0       	brmi	.+10     	; 0x2108 <__divsf3_pse+0x6c>
    20fe:	9e 3f       	cpi	r25, 0xFE	; 254
    2100:	51 05       	cpc	r21, r1
    2102:	68 f0       	brcs	.+26     	; 0x211e <__divsf3_pse+0x82>
    2104:	b6 c0       	rjmp	.+364    	; 0x2272 <__fp_inf>
    2106:	00 c1       	rjmp	.+512    	; 0x2308 <__fp_szero>
    2108:	5f 3f       	cpi	r21, 0xFF	; 255
    210a:	ec f3       	brlt	.-6      	; 0x2106 <__divsf3_pse+0x6a>
    210c:	98 3e       	cpi	r25, 0xE8	; 232
    210e:	dc f3       	brlt	.-10     	; 0x2106 <__divsf3_pse+0x6a>
    2110:	86 95       	lsr	r24
    2112:	77 95       	ror	r23
    2114:	67 95       	ror	r22
    2116:	b7 95       	ror	r27
    2118:	f7 95       	ror	r31
    211a:	9f 5f       	subi	r25, 0xFF	; 255
    211c:	c9 f7       	brne	.-14     	; 0x2110 <__divsf3_pse+0x74>
    211e:	88 0f       	add	r24, r24
    2120:	91 1d       	adc	r25, r1
    2122:	96 95       	lsr	r25
    2124:	87 95       	ror	r24
    2126:	97 f9       	bld	r25, 7
    2128:	08 95       	ret
    212a:	e1 e0       	ldi	r30, 0x01	; 1
    212c:	66 0f       	add	r22, r22
    212e:	77 1f       	adc	r23, r23
    2130:	88 1f       	adc	r24, r24
    2132:	bb 1f       	adc	r27, r27
    2134:	62 17       	cp	r22, r18
    2136:	73 07       	cpc	r23, r19
    2138:	84 07       	cpc	r24, r20
    213a:	ba 07       	cpc	r27, r26
    213c:	20 f0       	brcs	.+8      	; 0x2146 <__divsf3_pse+0xaa>
    213e:	62 1b       	sub	r22, r18
    2140:	73 0b       	sbc	r23, r19
    2142:	84 0b       	sbc	r24, r20
    2144:	ba 0b       	sbc	r27, r26
    2146:	ee 1f       	adc	r30, r30
    2148:	88 f7       	brcc	.-30     	; 0x212c <__divsf3_pse+0x90>
    214a:	e0 95       	com	r30
    214c:	08 95       	ret

0000214e <__fixsfsi>:
    214e:	04 d0       	rcall	.+8      	; 0x2158 <__fixunssfsi>
    2150:	68 94       	set
    2152:	b1 11       	cpse	r27, r1
    2154:	d9 c0       	rjmp	.+434    	; 0x2308 <__fp_szero>
    2156:	08 95       	ret

00002158 <__fixunssfsi>:
    2158:	bc d0       	rcall	.+376    	; 0x22d2 <__fp_splitA>
    215a:	88 f0       	brcs	.+34     	; 0x217e <__fixunssfsi+0x26>
    215c:	9f 57       	subi	r25, 0x7F	; 127
    215e:	90 f0       	brcs	.+36     	; 0x2184 <__fixunssfsi+0x2c>
    2160:	b9 2f       	mov	r27, r25
    2162:	99 27       	eor	r25, r25
    2164:	b7 51       	subi	r27, 0x17	; 23
    2166:	a0 f0       	brcs	.+40     	; 0x2190 <__fixunssfsi+0x38>
    2168:	d1 f0       	breq	.+52     	; 0x219e <__fixunssfsi+0x46>
    216a:	66 0f       	add	r22, r22
    216c:	77 1f       	adc	r23, r23
    216e:	88 1f       	adc	r24, r24
    2170:	99 1f       	adc	r25, r25
    2172:	1a f0       	brmi	.+6      	; 0x217a <__fixunssfsi+0x22>
    2174:	ba 95       	dec	r27
    2176:	c9 f7       	brne	.-14     	; 0x216a <__fixunssfsi+0x12>
    2178:	12 c0       	rjmp	.+36     	; 0x219e <__fixunssfsi+0x46>
    217a:	b1 30       	cpi	r27, 0x01	; 1
    217c:	81 f0       	breq	.+32     	; 0x219e <__fixunssfsi+0x46>
    217e:	c3 d0       	rcall	.+390    	; 0x2306 <__fp_zero>
    2180:	b1 e0       	ldi	r27, 0x01	; 1
    2182:	08 95       	ret
    2184:	c0 c0       	rjmp	.+384    	; 0x2306 <__fp_zero>
    2186:	67 2f       	mov	r22, r23
    2188:	78 2f       	mov	r23, r24
    218a:	88 27       	eor	r24, r24
    218c:	b8 5f       	subi	r27, 0xF8	; 248
    218e:	39 f0       	breq	.+14     	; 0x219e <__fixunssfsi+0x46>
    2190:	b9 3f       	cpi	r27, 0xF9	; 249
    2192:	cc f3       	brlt	.-14     	; 0x2186 <__fixunssfsi+0x2e>
    2194:	86 95       	lsr	r24
    2196:	77 95       	ror	r23
    2198:	67 95       	ror	r22
    219a:	b3 95       	inc	r27
    219c:	d9 f7       	brne	.-10     	; 0x2194 <__fixunssfsi+0x3c>
    219e:	3e f4       	brtc	.+14     	; 0x21ae <__fixunssfsi+0x56>
    21a0:	90 95       	com	r25
    21a2:	80 95       	com	r24
    21a4:	70 95       	com	r23
    21a6:	61 95       	neg	r22
    21a8:	7f 4f       	sbci	r23, 0xFF	; 255
    21aa:	8f 4f       	sbci	r24, 0xFF	; 255
    21ac:	9f 4f       	sbci	r25, 0xFF	; 255
    21ae:	08 95       	ret

000021b0 <__floatunsisf>:
    21b0:	e8 94       	clt
    21b2:	09 c0       	rjmp	.+18     	; 0x21c6 <__floatsisf+0x12>

000021b4 <__floatsisf>:
    21b4:	97 fb       	bst	r25, 7
    21b6:	3e f4       	brtc	.+14     	; 0x21c6 <__floatsisf+0x12>
    21b8:	90 95       	com	r25
    21ba:	80 95       	com	r24
    21bc:	70 95       	com	r23
    21be:	61 95       	neg	r22
    21c0:	7f 4f       	sbci	r23, 0xFF	; 255
    21c2:	8f 4f       	sbci	r24, 0xFF	; 255
    21c4:	9f 4f       	sbci	r25, 0xFF	; 255
    21c6:	99 23       	and	r25, r25
    21c8:	a9 f0       	breq	.+42     	; 0x21f4 <__floatsisf+0x40>
    21ca:	f9 2f       	mov	r31, r25
    21cc:	96 e9       	ldi	r25, 0x96	; 150
    21ce:	bb 27       	eor	r27, r27
    21d0:	93 95       	inc	r25
    21d2:	f6 95       	lsr	r31
    21d4:	87 95       	ror	r24
    21d6:	77 95       	ror	r23
    21d8:	67 95       	ror	r22
    21da:	b7 95       	ror	r27
    21dc:	f1 11       	cpse	r31, r1
    21de:	f8 cf       	rjmp	.-16     	; 0x21d0 <__floatsisf+0x1c>
    21e0:	fa f4       	brpl	.+62     	; 0x2220 <__floatsisf+0x6c>
    21e2:	bb 0f       	add	r27, r27
    21e4:	11 f4       	brne	.+4      	; 0x21ea <__floatsisf+0x36>
    21e6:	60 ff       	sbrs	r22, 0
    21e8:	1b c0       	rjmp	.+54     	; 0x2220 <__floatsisf+0x6c>
    21ea:	6f 5f       	subi	r22, 0xFF	; 255
    21ec:	7f 4f       	sbci	r23, 0xFF	; 255
    21ee:	8f 4f       	sbci	r24, 0xFF	; 255
    21f0:	9f 4f       	sbci	r25, 0xFF	; 255
    21f2:	16 c0       	rjmp	.+44     	; 0x2220 <__floatsisf+0x6c>
    21f4:	88 23       	and	r24, r24
    21f6:	11 f0       	breq	.+4      	; 0x21fc <__floatsisf+0x48>
    21f8:	96 e9       	ldi	r25, 0x96	; 150
    21fa:	11 c0       	rjmp	.+34     	; 0x221e <__floatsisf+0x6a>
    21fc:	77 23       	and	r23, r23
    21fe:	21 f0       	breq	.+8      	; 0x2208 <__floatsisf+0x54>
    2200:	9e e8       	ldi	r25, 0x8E	; 142
    2202:	87 2f       	mov	r24, r23
    2204:	76 2f       	mov	r23, r22
    2206:	05 c0       	rjmp	.+10     	; 0x2212 <__floatsisf+0x5e>
    2208:	66 23       	and	r22, r22
    220a:	71 f0       	breq	.+28     	; 0x2228 <__floatsisf+0x74>
    220c:	96 e8       	ldi	r25, 0x86	; 134
    220e:	86 2f       	mov	r24, r22
    2210:	70 e0       	ldi	r23, 0x00	; 0
    2212:	60 e0       	ldi	r22, 0x00	; 0
    2214:	2a f0       	brmi	.+10     	; 0x2220 <__floatsisf+0x6c>
    2216:	9a 95       	dec	r25
    2218:	66 0f       	add	r22, r22
    221a:	77 1f       	adc	r23, r23
    221c:	88 1f       	adc	r24, r24
    221e:	da f7       	brpl	.-10     	; 0x2216 <__floatsisf+0x62>
    2220:	88 0f       	add	r24, r24
    2222:	96 95       	lsr	r25
    2224:	87 95       	ror	r24
    2226:	97 f9       	bld	r25, 7
    2228:	08 95       	ret

0000222a <__fp_cmp>:
    222a:	99 0f       	add	r25, r25
    222c:	00 08       	sbc	r0, r0
    222e:	55 0f       	add	r21, r21
    2230:	aa 0b       	sbc	r26, r26
    2232:	e0 e8       	ldi	r30, 0x80	; 128
    2234:	fe ef       	ldi	r31, 0xFE	; 254
    2236:	16 16       	cp	r1, r22
    2238:	17 06       	cpc	r1, r23
    223a:	e8 07       	cpc	r30, r24
    223c:	f9 07       	cpc	r31, r25
    223e:	c0 f0       	brcs	.+48     	; 0x2270 <__fp_cmp+0x46>
    2240:	12 16       	cp	r1, r18
    2242:	13 06       	cpc	r1, r19
    2244:	e4 07       	cpc	r30, r20
    2246:	f5 07       	cpc	r31, r21
    2248:	98 f0       	brcs	.+38     	; 0x2270 <__fp_cmp+0x46>
    224a:	62 1b       	sub	r22, r18
    224c:	73 0b       	sbc	r23, r19
    224e:	84 0b       	sbc	r24, r20
    2250:	95 0b       	sbc	r25, r21
    2252:	39 f4       	brne	.+14     	; 0x2262 <__fp_cmp+0x38>
    2254:	0a 26       	eor	r0, r26
    2256:	61 f0       	breq	.+24     	; 0x2270 <__fp_cmp+0x46>
    2258:	23 2b       	or	r18, r19
    225a:	24 2b       	or	r18, r20
    225c:	25 2b       	or	r18, r21
    225e:	21 f4       	brne	.+8      	; 0x2268 <__fp_cmp+0x3e>
    2260:	08 95       	ret
    2262:	0a 26       	eor	r0, r26
    2264:	09 f4       	brne	.+2      	; 0x2268 <__fp_cmp+0x3e>
    2266:	a1 40       	sbci	r26, 0x01	; 1
    2268:	a6 95       	lsr	r26
    226a:	8f ef       	ldi	r24, 0xFF	; 255
    226c:	81 1d       	adc	r24, r1
    226e:	81 1d       	adc	r24, r1
    2270:	08 95       	ret

00002272 <__fp_inf>:
    2272:	97 f9       	bld	r25, 7
    2274:	9f 67       	ori	r25, 0x7F	; 127
    2276:	80 e8       	ldi	r24, 0x80	; 128
    2278:	70 e0       	ldi	r23, 0x00	; 0
    227a:	60 e0       	ldi	r22, 0x00	; 0
    227c:	08 95       	ret

0000227e <__fp_nan>:
    227e:	9f ef       	ldi	r25, 0xFF	; 255
    2280:	80 ec       	ldi	r24, 0xC0	; 192
    2282:	08 95       	ret

00002284 <__fp_pscA>:
    2284:	00 24       	eor	r0, r0
    2286:	0a 94       	dec	r0
    2288:	16 16       	cp	r1, r22
    228a:	17 06       	cpc	r1, r23
    228c:	18 06       	cpc	r1, r24
    228e:	09 06       	cpc	r0, r25
    2290:	08 95       	ret

00002292 <__fp_pscB>:
    2292:	00 24       	eor	r0, r0
    2294:	0a 94       	dec	r0
    2296:	12 16       	cp	r1, r18
    2298:	13 06       	cpc	r1, r19
    229a:	14 06       	cpc	r1, r20
    229c:	05 06       	cpc	r0, r21
    229e:	08 95       	ret

000022a0 <__fp_round>:
    22a0:	09 2e       	mov	r0, r25
    22a2:	03 94       	inc	r0
    22a4:	00 0c       	add	r0, r0
    22a6:	11 f4       	brne	.+4      	; 0x22ac <__fp_round+0xc>
    22a8:	88 23       	and	r24, r24
    22aa:	52 f0       	brmi	.+20     	; 0x22c0 <__fp_round+0x20>
    22ac:	bb 0f       	add	r27, r27
    22ae:	40 f4       	brcc	.+16     	; 0x22c0 <__fp_round+0x20>
    22b0:	bf 2b       	or	r27, r31
    22b2:	11 f4       	brne	.+4      	; 0x22b8 <__fp_round+0x18>
    22b4:	60 ff       	sbrs	r22, 0
    22b6:	04 c0       	rjmp	.+8      	; 0x22c0 <__fp_round+0x20>
    22b8:	6f 5f       	subi	r22, 0xFF	; 255
    22ba:	7f 4f       	sbci	r23, 0xFF	; 255
    22bc:	8f 4f       	sbci	r24, 0xFF	; 255
    22be:	9f 4f       	sbci	r25, 0xFF	; 255
    22c0:	08 95       	ret

000022c2 <__fp_split3>:
    22c2:	57 fd       	sbrc	r21, 7
    22c4:	90 58       	subi	r25, 0x80	; 128
    22c6:	44 0f       	add	r20, r20
    22c8:	55 1f       	adc	r21, r21
    22ca:	59 f0       	breq	.+22     	; 0x22e2 <__fp_splitA+0x10>
    22cc:	5f 3f       	cpi	r21, 0xFF	; 255
    22ce:	71 f0       	breq	.+28     	; 0x22ec <__fp_splitA+0x1a>
    22d0:	47 95       	ror	r20

000022d2 <__fp_splitA>:
    22d2:	88 0f       	add	r24, r24
    22d4:	97 fb       	bst	r25, 7
    22d6:	99 1f       	adc	r25, r25
    22d8:	61 f0       	breq	.+24     	; 0x22f2 <__fp_splitA+0x20>
    22da:	9f 3f       	cpi	r25, 0xFF	; 255
    22dc:	79 f0       	breq	.+30     	; 0x22fc <__fp_splitA+0x2a>
    22de:	87 95       	ror	r24
    22e0:	08 95       	ret
    22e2:	12 16       	cp	r1, r18
    22e4:	13 06       	cpc	r1, r19
    22e6:	14 06       	cpc	r1, r20
    22e8:	55 1f       	adc	r21, r21
    22ea:	f2 cf       	rjmp	.-28     	; 0x22d0 <__fp_split3+0xe>
    22ec:	46 95       	lsr	r20
    22ee:	f1 df       	rcall	.-30     	; 0x22d2 <__fp_splitA>
    22f0:	08 c0       	rjmp	.+16     	; 0x2302 <__fp_splitA+0x30>
    22f2:	16 16       	cp	r1, r22
    22f4:	17 06       	cpc	r1, r23
    22f6:	18 06       	cpc	r1, r24
    22f8:	99 1f       	adc	r25, r25
    22fa:	f1 cf       	rjmp	.-30     	; 0x22de <__fp_splitA+0xc>
    22fc:	86 95       	lsr	r24
    22fe:	71 05       	cpc	r23, r1
    2300:	61 05       	cpc	r22, r1
    2302:	08 94       	sec
    2304:	08 95       	ret

00002306 <__fp_zero>:
    2306:	e8 94       	clt

00002308 <__fp_szero>:
    2308:	bb 27       	eor	r27, r27
    230a:	66 27       	eor	r22, r22
    230c:	77 27       	eor	r23, r23
    230e:	cb 01       	movw	r24, r22
    2310:	97 f9       	bld	r25, 7
    2312:	08 95       	ret

00002314 <__gesf2>:
    2314:	8a df       	rcall	.-236    	; 0x222a <__fp_cmp>
    2316:	08 f4       	brcc	.+2      	; 0x231a <__gesf2+0x6>
    2318:	8f ef       	ldi	r24, 0xFF	; 255
    231a:	08 95       	ret

0000231c <__mulsf3>:
    231c:	0b d0       	rcall	.+22     	; 0x2334 <__mulsf3x>
    231e:	c0 cf       	rjmp	.-128    	; 0x22a0 <__fp_round>
    2320:	b1 df       	rcall	.-158    	; 0x2284 <__fp_pscA>
    2322:	28 f0       	brcs	.+10     	; 0x232e <__mulsf3+0x12>
    2324:	b6 df       	rcall	.-148    	; 0x2292 <__fp_pscB>
    2326:	18 f0       	brcs	.+6      	; 0x232e <__mulsf3+0x12>
    2328:	95 23       	and	r25, r21
    232a:	09 f0       	breq	.+2      	; 0x232e <__mulsf3+0x12>
    232c:	a2 cf       	rjmp	.-188    	; 0x2272 <__fp_inf>
    232e:	a7 cf       	rjmp	.-178    	; 0x227e <__fp_nan>
    2330:	11 24       	eor	r1, r1
    2332:	ea cf       	rjmp	.-44     	; 0x2308 <__fp_szero>

00002334 <__mulsf3x>:
    2334:	c6 df       	rcall	.-116    	; 0x22c2 <__fp_split3>
    2336:	a0 f3       	brcs	.-24     	; 0x2320 <__mulsf3+0x4>

00002338 <__mulsf3_pse>:
    2338:	95 9f       	mul	r25, r21
    233a:	d1 f3       	breq	.-12     	; 0x2330 <__mulsf3+0x14>
    233c:	95 0f       	add	r25, r21
    233e:	50 e0       	ldi	r21, 0x00	; 0
    2340:	55 1f       	adc	r21, r21
    2342:	62 9f       	mul	r22, r18
    2344:	f0 01       	movw	r30, r0
    2346:	72 9f       	mul	r23, r18
    2348:	bb 27       	eor	r27, r27
    234a:	f0 0d       	add	r31, r0
    234c:	b1 1d       	adc	r27, r1
    234e:	63 9f       	mul	r22, r19
    2350:	aa 27       	eor	r26, r26
    2352:	f0 0d       	add	r31, r0
    2354:	b1 1d       	adc	r27, r1
    2356:	aa 1f       	adc	r26, r26
    2358:	64 9f       	mul	r22, r20
    235a:	66 27       	eor	r22, r22
    235c:	b0 0d       	add	r27, r0
    235e:	a1 1d       	adc	r26, r1
    2360:	66 1f       	adc	r22, r22
    2362:	82 9f       	mul	r24, r18
    2364:	22 27       	eor	r18, r18
    2366:	b0 0d       	add	r27, r0
    2368:	a1 1d       	adc	r26, r1
    236a:	62 1f       	adc	r22, r18
    236c:	73 9f       	mul	r23, r19
    236e:	b0 0d       	add	r27, r0
    2370:	a1 1d       	adc	r26, r1
    2372:	62 1f       	adc	r22, r18
    2374:	83 9f       	mul	r24, r19
    2376:	a0 0d       	add	r26, r0
    2378:	61 1d       	adc	r22, r1
    237a:	22 1f       	adc	r18, r18
    237c:	74 9f       	mul	r23, r20
    237e:	33 27       	eor	r19, r19
    2380:	a0 0d       	add	r26, r0
    2382:	61 1d       	adc	r22, r1
    2384:	23 1f       	adc	r18, r19
    2386:	84 9f       	mul	r24, r20
    2388:	60 0d       	add	r22, r0
    238a:	21 1d       	adc	r18, r1
    238c:	82 2f       	mov	r24, r18
    238e:	76 2f       	mov	r23, r22
    2390:	6a 2f       	mov	r22, r26
    2392:	11 24       	eor	r1, r1
    2394:	9f 57       	subi	r25, 0x7F	; 127
    2396:	50 40       	sbci	r21, 0x00	; 0
    2398:	8a f0       	brmi	.+34     	; 0x23bc <__mulsf3_pse+0x84>
    239a:	e1 f0       	breq	.+56     	; 0x23d4 <__mulsf3_pse+0x9c>
    239c:	88 23       	and	r24, r24
    239e:	4a f0       	brmi	.+18     	; 0x23b2 <__mulsf3_pse+0x7a>
    23a0:	ee 0f       	add	r30, r30
    23a2:	ff 1f       	adc	r31, r31
    23a4:	bb 1f       	adc	r27, r27
    23a6:	66 1f       	adc	r22, r22
    23a8:	77 1f       	adc	r23, r23
    23aa:	88 1f       	adc	r24, r24
    23ac:	91 50       	subi	r25, 0x01	; 1
    23ae:	50 40       	sbci	r21, 0x00	; 0
    23b0:	a9 f7       	brne	.-22     	; 0x239c <__mulsf3_pse+0x64>
    23b2:	9e 3f       	cpi	r25, 0xFE	; 254
    23b4:	51 05       	cpc	r21, r1
    23b6:	70 f0       	brcs	.+28     	; 0x23d4 <__mulsf3_pse+0x9c>
    23b8:	5c cf       	rjmp	.-328    	; 0x2272 <__fp_inf>
    23ba:	a6 cf       	rjmp	.-180    	; 0x2308 <__fp_szero>
    23bc:	5f 3f       	cpi	r21, 0xFF	; 255
    23be:	ec f3       	brlt	.-6      	; 0x23ba <__mulsf3_pse+0x82>
    23c0:	98 3e       	cpi	r25, 0xE8	; 232
    23c2:	dc f3       	brlt	.-10     	; 0x23ba <__mulsf3_pse+0x82>
    23c4:	86 95       	lsr	r24
    23c6:	77 95       	ror	r23
    23c8:	67 95       	ror	r22
    23ca:	b7 95       	ror	r27
    23cc:	f7 95       	ror	r31
    23ce:	e7 95       	ror	r30
    23d0:	9f 5f       	subi	r25, 0xFF	; 255
    23d2:	c1 f7       	brne	.-16     	; 0x23c4 <__mulsf3_pse+0x8c>
    23d4:	fe 2b       	or	r31, r30
    23d6:	88 0f       	add	r24, r24
    23d8:	91 1d       	adc	r25, r1
    23da:	96 95       	lsr	r25
    23dc:	87 95       	ror	r24
    23de:	97 f9       	bld	r25, 7
    23e0:	08 95       	ret

000023e2 <__divmodhi4>:
    23e2:	97 fb       	bst	r25, 7
    23e4:	07 2e       	mov	r0, r23
    23e6:	16 f4       	brtc	.+4      	; 0x23ec <__divmodhi4+0xa>
    23e8:	00 94       	com	r0
    23ea:	06 d0       	rcall	.+12     	; 0x23f8 <__divmodhi4_neg1>
    23ec:	77 fd       	sbrc	r23, 7
    23ee:	08 d0       	rcall	.+16     	; 0x2400 <__divmodhi4_neg2>
    23f0:	11 d0       	rcall	.+34     	; 0x2414 <__udivmodhi4>
    23f2:	07 fc       	sbrc	r0, 7
    23f4:	05 d0       	rcall	.+10     	; 0x2400 <__divmodhi4_neg2>
    23f6:	3e f4       	brtc	.+14     	; 0x2406 <__divmodhi4_exit>

000023f8 <__divmodhi4_neg1>:
    23f8:	90 95       	com	r25
    23fa:	81 95       	neg	r24
    23fc:	9f 4f       	sbci	r25, 0xFF	; 255
    23fe:	08 95       	ret

00002400 <__divmodhi4_neg2>:
    2400:	70 95       	com	r23
    2402:	61 95       	neg	r22
    2404:	7f 4f       	sbci	r23, 0xFF	; 255

00002406 <__divmodhi4_exit>:
    2406:	08 95       	ret

00002408 <__tablejump2__>:
    2408:	ee 0f       	add	r30, r30
    240a:	ff 1f       	adc	r31, r31
    240c:	05 90       	lpm	r0, Z+
    240e:	f4 91       	lpm	r31, Z
    2410:	e0 2d       	mov	r30, r0
    2412:	09 94       	ijmp

00002414 <__udivmodhi4>:
    2414:	aa 1b       	sub	r26, r26
    2416:	bb 1b       	sub	r27, r27
    2418:	51 e1       	ldi	r21, 0x11	; 17
    241a:	07 c0       	rjmp	.+14     	; 0x242a <__udivmodhi4_ep>

0000241c <__udivmodhi4_loop>:
    241c:	aa 1f       	adc	r26, r26
    241e:	bb 1f       	adc	r27, r27
    2420:	a6 17       	cp	r26, r22
    2422:	b7 07       	cpc	r27, r23
    2424:	10 f0       	brcs	.+4      	; 0x242a <__udivmodhi4_ep>
    2426:	a6 1b       	sub	r26, r22
    2428:	b7 0b       	sbc	r27, r23

0000242a <__udivmodhi4_ep>:
    242a:	88 1f       	adc	r24, r24
    242c:	99 1f       	adc	r25, r25
    242e:	5a 95       	dec	r21
    2430:	a9 f7       	brne	.-22     	; 0x241c <__udivmodhi4_loop>
    2432:	80 95       	com	r24
    2434:	90 95       	com	r25
    2436:	bc 01       	movw	r22, r24
    2438:	cd 01       	movw	r24, r26
    243a:	08 95       	ret

0000243c <_exit>:
    243c:	f8 94       	cli

0000243e <__stop_program>:
    243e:	ff cf       	rjmp	.-2      	; 0x243e <__stop_program>
