--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: ckt_map.vhd
-- /___/   /\     Timestamp: Sat Jul 29 10:59:20 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 4 -pcf ckt.pcf -rpw 100 -tpw 0 -ar Structure -tm ckt -w -dir netgen/map -ofmt vhdl -sim ckt_map.ncd ckt_map.vhd 
-- Device	: 3s100ecp132-4 (PRODUCTION 1.27 2013-10-13)
-- Input file	: ckt_map.ncd
-- Output file	: \\mac\dropbox\documents\UFRGS\materias\atual\sistemas digitais\git\inf-sistemas-digitais\trabalho3\trabfinal\netgen\map\ckt_map.vhd
-- # of Entities	: 1
-- Design Name	: ckt
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity ckt is
  port (
    clk : in STD_LOGIC := 'X'; 
    rst : in STD_LOGIC := 'X'; 
    button : in STD_LOGIC := 'X'; 
    media : out STD_LOGIC_VECTOR ( 5 downto 0 ); 
    desvio : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    variancia : out STD_LOGIC_VECTOR ( 5 downto 0 ) 
  );
end ckt;

architecture Structure of ckt is
  signal Madd_sum_addsub0000_cy_1_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_3_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_5_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_7_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_9_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_11_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_13_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_15_Q : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_17_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_1_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_3_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_5_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_7_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_9_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_11_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_13_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_15_Q : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_17_Q : STD_LOGIC; 
  signal sub_mux0000_0_0 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_Q : STD_LOGIC; 
  signal sub_mux0000_1_0 : STD_LOGIC; 
  signal sub_mux0000_2_0 : STD_LOGIC; 
  signal sub_mux0000_3_0 : STD_LOGIC; 
  signal sub_mux0000_4_0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a8 : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cb : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cc : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd : STD_LOGIC; 
  signal divisao_blk00000003_sig000002be : STD_LOGIC; 
  signal divisao_blk00000003_sig000002b3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cd : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ce : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ad : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cf : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c3 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000078 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000090 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000173 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000165 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000091 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000092 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000181 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000016d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000167 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000093 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000074 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000387 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000197 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000094 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000095 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000199 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000018d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000096 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000097 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000187 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000098 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000053 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002cd : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002da : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dc : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dd : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000163 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000159 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000153 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000169 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b1 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000099 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009a : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001a7 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009c : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001a1 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009d : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007e : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b7 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004c : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002e7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002e1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cb : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009f : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cd : STD_LOGIC; 
  signal divisao_blk00000003_sig000001c1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cf : STD_LOGIC; 
  signal divisao_blk00000003_sig000001bb : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005c : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d1 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000310 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000041 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000df : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e0 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000326 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000031b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030c : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e1 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e2 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000328 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000315 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030e : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e3 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ee : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ef : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035a : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ea : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f0 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f1 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035c : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f2 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f9 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003d : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e5 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000340 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000335 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e7 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000342 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032f : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e8 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000344 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000345 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001eb : STD_LOGIC; 
  signal divisao_blk00000003_sig00000200 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a9 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000202 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000aa : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ab : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000204 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ac : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000206 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000207 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000046 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000da : STD_LOGIC; 
  signal divisao_blk00000003_sig000000db : STD_LOGIC; 
  signal divisao_blk00000003_sig00000301 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000dc : STD_LOGIC; 
  signal divisao_blk00000003_sig000000dd : STD_LOGIC; 
  signal divisao_blk00000003_sig000002fb : STD_LOGIC; 
  signal divisao_blk00000003_sig000000de : STD_LOGIC; 
  signal divisao_blk00000003_sig00000311 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ad : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ae : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000211 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000af : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b0 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000020b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b1 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000221 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ec : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000236 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007f : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ea : STD_LOGIC; 
  signal divisao_blk00000003_sig0000034f : STD_LOGIC; 
  signal divisao_blk00000003_sig000000eb : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ec : STD_LOGIC; 
  signal divisao_blk00000003_sig00000349 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ed : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035f : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001db : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ec : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b3 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000238 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000022c : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b5 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000226 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b6 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000251 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b8 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000253 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000247 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ba : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000255 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000241 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bb : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000257 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000258 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000109 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000080 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000081 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000131 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000127 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000082 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000083 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000133 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000121 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000084 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000149 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028d : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c6 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c7 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000298 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000289 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c8 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c9 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000292 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028b : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ca : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a9 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026c : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bc : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bd : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000262 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000be : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bf : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000270 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000025c : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c0 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000272 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000287 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000085 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000086 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000013f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000087 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000088 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000139 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000089 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014f : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c2 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000027d : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c4 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000277 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c5 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028e : STD_LOGIC; 
  signal s_current_81 : STD_LOGIC; 
  signal s_current_cmp_eq0000_5195 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_5213 : STD_LOGIC; 
  signal dividend_or00001_0 : STD_LOGIC; 
  signal dividend_or0000 : STD_LOGIC; 
  signal s_current_or0000 : STD_LOGIC; 
  signal power_not00011_0 : STD_LOGIC; 
  signal power_not0001 : STD_LOGIC; 
  signal sum_not0001 : STD_LOGIC; 
  signal sub2_not00011_0 : STD_LOGIC; 
  signal sub2_not0001 : STD_LOGIC; 
  signal deviation_mux0005_3_50 : STD_LOGIC; 
  signal deviation_mux0005_3_79 : STD_LOGIC; 
  signal N51_0 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N41_0 : STD_LOGIC; 
  signal counterdiv_not0001_0 : STD_LOGIC; 
  signal counterdiv_mux0000_3_SW0_O : STD_LOGIC; 
  signal N45_0 : STD_LOGIC; 
  signal N111_0 : STD_LOGIC; 
  signal counter_not0001_0 : STD_LOGIC; 
  signal N19_0 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal number_of_workers_0_0_not0000 : STD_LOGIC; 
  signal addra_not0001_0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal dia_or0000 : STD_LOGIC; 
  signal sub_not0001 : STD_LOGIC; 
  signal addra_or0000_0 : STD_LOGIC; 
  signal shortsub_not0001 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N36_0 : STD_LOGIC; 
  signal deviation_mux0005_2_40_0 : STD_LOGIC; 
  signal deviation_mux0005_2_12_0 : STD_LOGIC; 
  signal N49 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000049 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000045 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000044 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000072 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000077 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000073 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000075 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000048 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000079 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000076 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000050 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000051 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006b : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cd : STD_LOGIC; 
  signal divisao_blk00000003_sig000003da : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006d : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ce : STD_LOGIC; 
  signal divisao_blk00000003_sig000003db : STD_LOGIC; 
  signal divisao_blk00000003_sig00000060 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000061 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ea : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cf : STD_LOGIC; 
  signal divisao_blk00000003_sig000003dc : STD_LOGIC; 
  signal divisao_blk00000003_sig00000062 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000063 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cc : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003eb : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003dd : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cd : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003de : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004dc : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ba : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ce : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fa : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003df : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004dd : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bb : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cf : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f4 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000409 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000408 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fb : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ed : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ca : STD_LOGIC; 
  signal divisao_blk00000003_sig000004de : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bd : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bc : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d0 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000403 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000402 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000417 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000416 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fc : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ee : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cb : STD_LOGIC; 
  signal divisao_blk00000003_sig000004df : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f6 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040a : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fd : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ef : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bf : STD_LOGIC; 
  signal divisao_blk00000003_sig000004be : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d2 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000413 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000412 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000427 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000426 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000405 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000404 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000419 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000418 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f7 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040b : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fe : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f0 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040c : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ff : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d4 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000415 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000414 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000429 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000428 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000406 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000401 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000400 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000361 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000360 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000423 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000422 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000437 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000436 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000407 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000431 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000430 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000445 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000444 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000371 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000370 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000363 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000362 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000425 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000424 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000439 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000438 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000411 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000410 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000448 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000455 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000454 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000433 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000432 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000447 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000446 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000373 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000372 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000110 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000365 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000364 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000440 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045c : STD_LOGIC; 
  signal divisao_blk00000003_sig00000441 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000435 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000434 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000449 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000112 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000111 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000367 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000366 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000450 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000375 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000374 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000451 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000442 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000443 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000059 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000058 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000114 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000113 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000369 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000368 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000452 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000377 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000376 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000453 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000461 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000460 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000057 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000056 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000379 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000378 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000463 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000462 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000055 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000054 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000457 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000456 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000465 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000464 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000042 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000043 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000040 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000047 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000064 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000065 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000066 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000071 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000067 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000052 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000068 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000069 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000070 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004da : STD_LOGIC; 
  signal divisao_blk00000003_sig00000421 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000420 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004db : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000115 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000116 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000117 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000118 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000119 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000459 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000458 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000467 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000466 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000469 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000468 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000381 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000380 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000383 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000382 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000391 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000390 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000385 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000384 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039c : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ac : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000393 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000392 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046f : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ad : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a0 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000386 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000471 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000470 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bb : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ae : STD_LOGIC; 
  signal divisao_blk00000003_sig00000395 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000394 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047f : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bc : STD_LOGIC; 
  signal divisao_blk00000003_sig000003af : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a2 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000481 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000480 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000473 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000472 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ca : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bd : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b0 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000397 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000396 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048f : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cb : STD_LOGIC; 
  signal divisao_blk00000003_sig000003be : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a4 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049a : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ac : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000491 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000490 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000483 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000482 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000475 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000474 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cc : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bf : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b2 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049b : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ad : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049f : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ae : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a0 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000493 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000492 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000485 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000484 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004aa : STD_LOGIC; 
  signal divisao_blk00000003_sig000004af : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ab : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a2 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000495 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000494 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b4 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000389 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000388 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000399 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000398 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000477 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000476 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a8 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000487 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000486 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000479 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000478 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b7 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000497 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000496 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000489 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000488 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047a : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003aa : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047b : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ab : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a6 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000499 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000498 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048a : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ba : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a8 : STD_LOGIC; 
  signal sum_addsub0000_0_XORF_5856 : STD_LOGIC; 
  signal sum_addsub0000_0_CYINIT_5855 : STD_LOGIC; 
  signal sum_addsub0000_0_CY0F_5854 : STD_LOGIC; 
  signal sum_addsub0000_0_CYSELF_5846 : STD_LOGIC; 
  signal sum_addsub0000_0_BXINV_5844 : STD_LOGIC; 
  signal sum_addsub0000_0_XORG_5842 : STD_LOGIC; 
  signal sum_addsub0000_0_CYMUXG_5841 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_0_Q : STD_LOGIC; 
  signal sum_addsub0000_0_CY0G_5839 : STD_LOGIC; 
  signal sum_addsub0000_0_CYSELG_5831 : STD_LOGIC; 
  signal sum_addsub0000_2_XORF_5895 : STD_LOGIC; 
  signal sum_addsub0000_2_CYINIT_5894 : STD_LOGIC; 
  signal sum_addsub0000_2_CY0F_5893 : STD_LOGIC; 
  signal sum_addsub0000_2_XORG_5883 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_2_Q : STD_LOGIC; 
  signal sum_addsub0000_2_CYSELF_5881 : STD_LOGIC; 
  signal sum_addsub0000_2_CYMUXFAST_5880 : STD_LOGIC; 
  signal sum_addsub0000_2_CYAND_5879 : STD_LOGIC; 
  signal sum_addsub0000_2_FASTCARRY_5878 : STD_LOGIC; 
  signal sum_addsub0000_2_CYMUXG2_5877 : STD_LOGIC; 
  signal sum_addsub0000_2_CYMUXF2_5876 : STD_LOGIC; 
  signal sum_addsub0000_2_CY0G_5875 : STD_LOGIC; 
  signal sum_addsub0000_2_CYSELG_5867 : STD_LOGIC; 
  signal sum_addsub0000_4_XORF_5934 : STD_LOGIC; 
  signal sum_addsub0000_4_CYINIT_5933 : STD_LOGIC; 
  signal sum_addsub0000_4_CY0F_5932 : STD_LOGIC; 
  signal sum_addsub0000_4_XORG_5922 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_4_Q : STD_LOGIC; 
  signal sum_addsub0000_4_CYSELF_5920 : STD_LOGIC; 
  signal sum_addsub0000_4_CYMUXFAST_5919 : STD_LOGIC; 
  signal sum_addsub0000_4_CYAND_5918 : STD_LOGIC; 
  signal sum_addsub0000_4_FASTCARRY_5917 : STD_LOGIC; 
  signal sum_addsub0000_4_CYMUXG2_5916 : STD_LOGIC; 
  signal sum_addsub0000_4_CYMUXF2_5915 : STD_LOGIC; 
  signal sum_addsub0000_4_LOGIC_ZERO_5914 : STD_LOGIC; 
  signal sum_addsub0000_4_CYSELG_5905 : STD_LOGIC; 
  signal sum_addsub0000_4_G : STD_LOGIC; 
  signal sum_addsub0000_6_XORF_5972 : STD_LOGIC; 
  signal sum_addsub0000_6_CYINIT_5971 : STD_LOGIC; 
  signal sum_addsub0000_6_F : STD_LOGIC; 
  signal sum_addsub0000_6_XORG_5960 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_6_Q : STD_LOGIC; 
  signal sum_addsub0000_6_CYSELF_5958 : STD_LOGIC; 
  signal sum_addsub0000_6_CYMUXFAST_5957 : STD_LOGIC; 
  signal sum_addsub0000_6_CYAND_5956 : STD_LOGIC; 
  signal sum_addsub0000_6_FASTCARRY_5955 : STD_LOGIC; 
  signal sum_addsub0000_6_CYMUXG2_5954 : STD_LOGIC; 
  signal sum_addsub0000_6_CYMUXF2_5953 : STD_LOGIC; 
  signal sum_addsub0000_6_LOGIC_ZERO_5952 : STD_LOGIC; 
  signal sum_addsub0000_6_CYSELG_5943 : STD_LOGIC; 
  signal sum_addsub0000_6_G : STD_LOGIC; 
  signal sum_addsub0000_8_XORF_6010 : STD_LOGIC; 
  signal sum_addsub0000_8_CYINIT_6009 : STD_LOGIC; 
  signal sum_addsub0000_8_F : STD_LOGIC; 
  signal sum_addsub0000_8_XORG_5998 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_8_Q : STD_LOGIC; 
  signal sum_addsub0000_8_CYSELF_5996 : STD_LOGIC; 
  signal sum_addsub0000_8_CYMUXFAST_5995 : STD_LOGIC; 
  signal sum_addsub0000_8_CYAND_5994 : STD_LOGIC; 
  signal sum_addsub0000_8_FASTCARRY_5993 : STD_LOGIC; 
  signal sum_addsub0000_8_CYMUXG2_5992 : STD_LOGIC; 
  signal sum_addsub0000_8_CYMUXF2_5991 : STD_LOGIC; 
  signal sum_addsub0000_8_LOGIC_ZERO_5990 : STD_LOGIC; 
  signal sum_addsub0000_8_CYSELG_5981 : STD_LOGIC; 
  signal sum_addsub0000_8_G : STD_LOGIC; 
  signal sum_addsub0000_10_XORF_6048 : STD_LOGIC; 
  signal sum_addsub0000_10_CYINIT_6047 : STD_LOGIC; 
  signal sum_addsub0000_10_F : STD_LOGIC; 
  signal sum_addsub0000_10_XORG_6036 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_10_Q : STD_LOGIC; 
  signal sum_addsub0000_10_CYSELF_6034 : STD_LOGIC; 
  signal sum_addsub0000_10_CYMUXFAST_6033 : STD_LOGIC; 
  signal sum_addsub0000_10_CYAND_6032 : STD_LOGIC; 
  signal sum_addsub0000_10_FASTCARRY_6031 : STD_LOGIC; 
  signal sum_addsub0000_10_CYMUXG2_6030 : STD_LOGIC; 
  signal sum_addsub0000_10_CYMUXF2_6029 : STD_LOGIC; 
  signal sum_addsub0000_10_LOGIC_ZERO_6028 : STD_LOGIC; 
  signal sum_addsub0000_10_CYSELG_6019 : STD_LOGIC; 
  signal sum_addsub0000_10_G : STD_LOGIC; 
  signal sum_addsub0000_12_XORF_6086 : STD_LOGIC; 
  signal sum_addsub0000_12_CYINIT_6085 : STD_LOGIC; 
  signal sum_addsub0000_12_F : STD_LOGIC; 
  signal sum_addsub0000_12_XORG_6074 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_12_Q : STD_LOGIC; 
  signal sum_addsub0000_12_CYSELF_6072 : STD_LOGIC; 
  signal sum_addsub0000_12_CYMUXFAST_6071 : STD_LOGIC; 
  signal sum_addsub0000_12_CYAND_6070 : STD_LOGIC; 
  signal sum_addsub0000_12_FASTCARRY_6069 : STD_LOGIC; 
  signal sum_addsub0000_12_CYMUXG2_6068 : STD_LOGIC; 
  signal sum_addsub0000_12_CYMUXF2_6067 : STD_LOGIC; 
  signal sum_addsub0000_12_LOGIC_ZERO_6066 : STD_LOGIC; 
  signal sum_addsub0000_12_CYSELG_6057 : STD_LOGIC; 
  signal sum_addsub0000_12_G : STD_LOGIC; 
  signal sum_addsub0000_14_XORF_6124 : STD_LOGIC; 
  signal sum_addsub0000_14_CYINIT_6123 : STD_LOGIC; 
  signal sum_addsub0000_14_F : STD_LOGIC; 
  signal sum_addsub0000_14_XORG_6112 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_14_Q : STD_LOGIC; 
  signal sum_addsub0000_14_CYSELF_6110 : STD_LOGIC; 
  signal sum_addsub0000_14_CYMUXFAST_6109 : STD_LOGIC; 
  signal sum_addsub0000_14_CYAND_6108 : STD_LOGIC; 
  signal sum_addsub0000_14_FASTCARRY_6107 : STD_LOGIC; 
  signal sum_addsub0000_14_CYMUXG2_6106 : STD_LOGIC; 
  signal sum_addsub0000_14_CYMUXF2_6105 : STD_LOGIC; 
  signal sum_addsub0000_14_LOGIC_ZERO_6104 : STD_LOGIC; 
  signal sum_addsub0000_14_CYSELG_6095 : STD_LOGIC; 
  signal sum_addsub0000_14_G : STD_LOGIC; 
  signal sum_addsub0000_16_XORF_6162 : STD_LOGIC; 
  signal sum_addsub0000_16_CYINIT_6161 : STD_LOGIC; 
  signal sum_addsub0000_16_F : STD_LOGIC; 
  signal sum_addsub0000_16_XORG_6150 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_16_Q : STD_LOGIC; 
  signal sum_addsub0000_16_CYSELF_6148 : STD_LOGIC; 
  signal sum_addsub0000_16_CYMUXFAST_6147 : STD_LOGIC; 
  signal sum_addsub0000_16_CYAND_6146 : STD_LOGIC; 
  signal sum_addsub0000_16_FASTCARRY_6145 : STD_LOGIC; 
  signal sum_addsub0000_16_CYMUXG2_6144 : STD_LOGIC; 
  signal sum_addsub0000_16_CYMUXF2_6143 : STD_LOGIC; 
  signal sum_addsub0000_16_LOGIC_ZERO_6142 : STD_LOGIC; 
  signal sum_addsub0000_16_CYSELG_6133 : STD_LOGIC; 
  signal sum_addsub0000_16_G : STD_LOGIC; 
  signal sum_addsub0000_18_XORF_6200 : STD_LOGIC; 
  signal sum_addsub0000_18_CYINIT_6199 : STD_LOGIC; 
  signal sum_addsub0000_18_F : STD_LOGIC; 
  signal sum_addsub0000_18_XORG_6188 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_18_Q : STD_LOGIC; 
  signal sum_addsub0000_18_CYSELF_6186 : STD_LOGIC; 
  signal sum_addsub0000_18_CYMUXFAST_6185 : STD_LOGIC; 
  signal sum_addsub0000_18_CYAND_6184 : STD_LOGIC; 
  signal sum_addsub0000_18_FASTCARRY_6183 : STD_LOGIC; 
  signal sum_addsub0000_18_CYMUXG2_6182 : STD_LOGIC; 
  signal sum_addsub0000_18_CYMUXF2_6181 : STD_LOGIC; 
  signal sum_addsub0000_18_LOGIC_ZERO_6180 : STD_LOGIC; 
  signal sum_addsub0000_18_CYSELG_6171 : STD_LOGIC; 
  signal sum_addsub0000_18_G : STD_LOGIC; 
  signal sum_addsub0000_20_XORF_6231 : STD_LOGIC; 
  signal sum_addsub0000_20_LOGIC_ZERO_6230 : STD_LOGIC; 
  signal sum_addsub0000_20_CYINIT_6229 : STD_LOGIC; 
  signal sum_addsub0000_20_CYSELF_6220 : STD_LOGIC; 
  signal sum_addsub0000_20_F : STD_LOGIC; 
  signal sum_addsub0000_20_XORG_6217 : STD_LOGIC; 
  signal Madd_sum_addsub0000_cy_20_Q : STD_LOGIC; 
  signal sum_21_rt_6214 : STD_LOGIC; 
  signal power_addsub0000_0_XORF_6267 : STD_LOGIC; 
  signal power_addsub0000_0_CYINIT_6266 : STD_LOGIC; 
  signal power_addsub0000_0_CY0F_6265 : STD_LOGIC; 
  signal power_addsub0000_0_CYSELF_6257 : STD_LOGIC; 
  signal power_addsub0000_0_BXINV_6255 : STD_LOGIC; 
  signal power_addsub0000_0_XORG_6253 : STD_LOGIC; 
  signal power_addsub0000_0_CYMUXG_6252 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_0_Q : STD_LOGIC; 
  signal power_addsub0000_0_CY0G_6250 : STD_LOGIC; 
  signal power_addsub0000_0_CYSELG_6242 : STD_LOGIC; 
  signal power_addsub0000_2_XORF_6306 : STD_LOGIC; 
  signal power_addsub0000_2_CYINIT_6305 : STD_LOGIC; 
  signal power_addsub0000_2_CY0F_6304 : STD_LOGIC; 
  signal power_addsub0000_2_XORG_6294 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_2_Q : STD_LOGIC; 
  signal power_addsub0000_2_CYSELF_6292 : STD_LOGIC; 
  signal power_addsub0000_2_CYMUXFAST_6291 : STD_LOGIC; 
  signal power_addsub0000_2_CYAND_6290 : STD_LOGIC; 
  signal power_addsub0000_2_FASTCARRY_6289 : STD_LOGIC; 
  signal power_addsub0000_2_CYMUXG2_6288 : STD_LOGIC; 
  signal power_addsub0000_2_CYMUXF2_6287 : STD_LOGIC; 
  signal power_addsub0000_2_CY0G_6286 : STD_LOGIC; 
  signal power_addsub0000_2_CYSELG_6278 : STD_LOGIC; 
  signal power_addsub0000_4_XORF_6345 : STD_LOGIC; 
  signal power_addsub0000_4_CYINIT_6344 : STD_LOGIC; 
  signal power_addsub0000_4_CY0F_6343 : STD_LOGIC; 
  signal power_addsub0000_4_XORG_6333 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_4_Q : STD_LOGIC; 
  signal power_addsub0000_4_CYSELF_6331 : STD_LOGIC; 
  signal power_addsub0000_4_CYMUXFAST_6330 : STD_LOGIC; 
  signal power_addsub0000_4_CYAND_6329 : STD_LOGIC; 
  signal power_addsub0000_4_FASTCARRY_6328 : STD_LOGIC; 
  signal power_addsub0000_4_CYMUXG2_6327 : STD_LOGIC; 
  signal power_addsub0000_4_CYMUXF2_6326 : STD_LOGIC; 
  signal power_addsub0000_4_CY0G_6325 : STD_LOGIC; 
  signal power_addsub0000_4_CYSELG_6317 : STD_LOGIC; 
  signal power_addsub0000_6_XORF_6384 : STD_LOGIC; 
  signal power_addsub0000_6_CYINIT_6383 : STD_LOGIC; 
  signal power_addsub0000_6_CY0F_6382 : STD_LOGIC; 
  signal power_addsub0000_6_XORG_6372 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_6_Q : STD_LOGIC; 
  signal power_addsub0000_6_CYSELF_6370 : STD_LOGIC; 
  signal power_addsub0000_6_CYMUXFAST_6369 : STD_LOGIC; 
  signal power_addsub0000_6_CYAND_6368 : STD_LOGIC; 
  signal power_addsub0000_6_FASTCARRY_6367 : STD_LOGIC; 
  signal power_addsub0000_6_CYMUXG2_6366 : STD_LOGIC; 
  signal power_addsub0000_6_CYMUXF2_6365 : STD_LOGIC; 
  signal power_addsub0000_6_CY0G_6364 : STD_LOGIC; 
  signal power_addsub0000_6_CYSELG_6356 : STD_LOGIC; 
  signal power_addsub0000_8_XORF_6423 : STD_LOGIC; 
  signal power_addsub0000_8_CYINIT_6422 : STD_LOGIC; 
  signal power_addsub0000_8_CY0F_6421 : STD_LOGIC; 
  signal power_addsub0000_8_XORG_6411 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_8_Q : STD_LOGIC; 
  signal power_addsub0000_8_CYSELF_6409 : STD_LOGIC; 
  signal power_addsub0000_8_CYMUXFAST_6408 : STD_LOGIC; 
  signal power_addsub0000_8_CYAND_6407 : STD_LOGIC; 
  signal power_addsub0000_8_FASTCARRY_6406 : STD_LOGIC; 
  signal power_addsub0000_8_CYMUXG2_6405 : STD_LOGIC; 
  signal power_addsub0000_8_CYMUXF2_6404 : STD_LOGIC; 
  signal power_addsub0000_8_CY0G_6403 : STD_LOGIC; 
  signal power_addsub0000_8_CYSELG_6395 : STD_LOGIC; 
  signal power_addsub0000_10_XORF_6462 : STD_LOGIC; 
  signal power_addsub0000_10_CYINIT_6461 : STD_LOGIC; 
  signal power_addsub0000_10_CY0F_6460 : STD_LOGIC; 
  signal power_addsub0000_10_XORG_6450 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_10_Q : STD_LOGIC; 
  signal power_addsub0000_10_CYSELF_6448 : STD_LOGIC; 
  signal power_addsub0000_10_CYMUXFAST_6447 : STD_LOGIC; 
  signal power_addsub0000_10_CYAND_6446 : STD_LOGIC; 
  signal power_addsub0000_10_FASTCARRY_6445 : STD_LOGIC; 
  signal power_addsub0000_10_CYMUXG2_6444 : STD_LOGIC; 
  signal power_addsub0000_10_CYMUXF2_6443 : STD_LOGIC; 
  signal power_addsub0000_10_CY0G_6442 : STD_LOGIC; 
  signal power_addsub0000_10_CYSELG_6434 : STD_LOGIC; 
  signal power_addsub0000_12_XORF_6501 : STD_LOGIC; 
  signal power_addsub0000_12_CYINIT_6500 : STD_LOGIC; 
  signal power_addsub0000_12_CY0F_6499 : STD_LOGIC; 
  signal power_addsub0000_12_XORG_6489 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_12_Q : STD_LOGIC; 
  signal power_addsub0000_12_CYSELF_6487 : STD_LOGIC; 
  signal power_addsub0000_12_CYMUXFAST_6486 : STD_LOGIC; 
  signal power_addsub0000_12_CYAND_6485 : STD_LOGIC; 
  signal power_addsub0000_12_FASTCARRY_6484 : STD_LOGIC; 
  signal power_addsub0000_12_CYMUXG2_6483 : STD_LOGIC; 
  signal power_addsub0000_12_CYMUXF2_6482 : STD_LOGIC; 
  signal power_addsub0000_12_CY0G_6481 : STD_LOGIC; 
  signal power_addsub0000_12_CYSELG_6473 : STD_LOGIC; 
  signal power_addsub0000_14_XORF_6540 : STD_LOGIC; 
  signal power_addsub0000_14_CYINIT_6539 : STD_LOGIC; 
  signal power_addsub0000_14_CY0F_6538 : STD_LOGIC; 
  signal power_addsub0000_14_XORG_6528 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_14_Q : STD_LOGIC; 
  signal power_addsub0000_14_CYSELF_6526 : STD_LOGIC; 
  signal power_addsub0000_14_CYMUXFAST_6525 : STD_LOGIC; 
  signal power_addsub0000_14_CYAND_6524 : STD_LOGIC; 
  signal power_addsub0000_14_FASTCARRY_6523 : STD_LOGIC; 
  signal power_addsub0000_14_CYMUXG2_6522 : STD_LOGIC; 
  signal power_addsub0000_14_CYMUXF2_6521 : STD_LOGIC; 
  signal power_addsub0000_14_CY0G_6520 : STD_LOGIC; 
  signal power_addsub0000_14_CYSELG_6512 : STD_LOGIC; 
  signal power_addsub0000_16_XORF_6579 : STD_LOGIC; 
  signal power_addsub0000_16_CYINIT_6578 : STD_LOGIC; 
  signal power_addsub0000_16_CY0F_6577 : STD_LOGIC; 
  signal power_addsub0000_16_XORG_6567 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_16_Q : STD_LOGIC; 
  signal power_addsub0000_16_CYSELF_6565 : STD_LOGIC; 
  signal power_addsub0000_16_CYMUXFAST_6564 : STD_LOGIC; 
  signal power_addsub0000_16_CYAND_6563 : STD_LOGIC; 
  signal power_addsub0000_16_FASTCARRY_6562 : STD_LOGIC; 
  signal power_addsub0000_16_CYMUXG2_6561 : STD_LOGIC; 
  signal power_addsub0000_16_CYMUXF2_6560 : STD_LOGIC; 
  signal power_addsub0000_16_CY0G_6559 : STD_LOGIC; 
  signal power_addsub0000_16_CYSELG_6551 : STD_LOGIC; 
  signal power_addsub0000_18_XORF_6618 : STD_LOGIC; 
  signal power_addsub0000_18_CYINIT_6617 : STD_LOGIC; 
  signal power_addsub0000_18_CY0F_6616 : STD_LOGIC; 
  signal power_addsub0000_18_XORG_6606 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_18_Q : STD_LOGIC; 
  signal power_addsub0000_18_CYSELF_6604 : STD_LOGIC; 
  signal power_addsub0000_18_CYMUXFAST_6603 : STD_LOGIC; 
  signal power_addsub0000_18_CYAND_6602 : STD_LOGIC; 
  signal power_addsub0000_18_FASTCARRY_6601 : STD_LOGIC; 
  signal power_addsub0000_18_CYMUXG2_6600 : STD_LOGIC; 
  signal power_addsub0000_18_CYMUXF2_6599 : STD_LOGIC; 
  signal power_addsub0000_18_CY0G_6598 : STD_LOGIC; 
  signal power_addsub0000_18_CYSELG_6590 : STD_LOGIC; 
  signal power_addsub0000_20_XORF_6649 : STD_LOGIC; 
  signal power_addsub0000_20_CYINIT_6648 : STD_LOGIC; 
  signal power_addsub0000_20_CY0F_6647 : STD_LOGIC; 
  signal power_addsub0000_20_CYSELF_6639 : STD_LOGIC; 
  signal power_addsub0000_20_XORG_6636 : STD_LOGIC; 
  signal Madd_power_addsub0000_cy_20_Q : STD_LOGIC; 
  signal sub_addsub0000_0_XORF_6685 : STD_LOGIC; 
  signal sub_addsub0000_0_CYINIT_6684 : STD_LOGIC; 
  signal sub_addsub0000_0_CY0F_6683 : STD_LOGIC; 
  signal sub_addsub0000_0_CYSELF_6677 : STD_LOGIC; 
  signal sub_addsub0000_0_BXINV_6675 : STD_LOGIC; 
  signal sub_addsub0000_0_XORG_6673 : STD_LOGIC; 
  signal sub_addsub0000_0_CYMUXG_6672 : STD_LOGIC; 
  signal sub_addsub0000_0_CY0G_6670 : STD_LOGIC; 
  signal sub_addsub0000_0_CYSELG_6663 : STD_LOGIC; 
  signal sub_addsub0000_2_XORF_6724 : STD_LOGIC; 
  signal sub_addsub0000_2_CYINIT_6723 : STD_LOGIC; 
  signal sub_addsub0000_2_CY0F_6722 : STD_LOGIC; 
  signal sub_addsub0000_2_XORG_6713 : STD_LOGIC; 
  signal sub_addsub0000_2_CYSELF_6711 : STD_LOGIC; 
  signal sub_addsub0000_2_CYMUXFAST_6710 : STD_LOGIC; 
  signal sub_addsub0000_2_CYAND_6709 : STD_LOGIC; 
  signal sub_addsub0000_2_FASTCARRY_6708 : STD_LOGIC; 
  signal sub_addsub0000_2_CYMUXG2_6707 : STD_LOGIC; 
  signal sub_addsub0000_2_CYMUXF2_6706 : STD_LOGIC; 
  signal sub_addsub0000_2_CY0G_6705 : STD_LOGIC; 
  signal sub_addsub0000_2_CYSELG_6698 : STD_LOGIC; 
  signal sub_addsub0000_4_XORF_6764 : STD_LOGIC; 
  signal sub_addsub0000_4_CYINIT_6763 : STD_LOGIC; 
  signal sub_addsub0000_4_CY0F_6762 : STD_LOGIC; 
  signal sub_addsub0000_4_XORG_6753 : STD_LOGIC; 
  signal sub_addsub0000_4_CYSELF_6751 : STD_LOGIC; 
  signal sub_addsub0000_4_CYMUXFAST_6750 : STD_LOGIC; 
  signal sub_addsub0000_4_CYAND_6749 : STD_LOGIC; 
  signal sub_addsub0000_4_FASTCARRY_6748 : STD_LOGIC; 
  signal sub_addsub0000_4_CYMUXG2_6747 : STD_LOGIC; 
  signal sub_addsub0000_4_CYMUXF2_6746 : STD_LOGIC; 
  signal sub_addsub0000_4_CY0G_6745 : STD_LOGIC; 
  signal sub_mux0000_5_mand1 : STD_LOGIC; 
  signal sub_addsub0000_4_CYSELG_6736 : STD_LOGIC; 
  signal sub_addsub0000_6_XORF_6805 : STD_LOGIC; 
  signal sub_addsub0000_6_CYINIT_6804 : STD_LOGIC; 
  signal sub_addsub0000_6_CY0F_6803 : STD_LOGIC; 
  signal sub_mux0000_6_mand1 : STD_LOGIC; 
  signal sub_addsub0000_6_XORG_6792 : STD_LOGIC; 
  signal sub_addsub0000_6_CYSELF_6790 : STD_LOGIC; 
  signal sub_addsub0000_6_CYMUXFAST_6789 : STD_LOGIC; 
  signal sub_addsub0000_6_CYAND_6788 : STD_LOGIC; 
  signal sub_addsub0000_6_FASTCARRY_6787 : STD_LOGIC; 
  signal sub_addsub0000_6_CYMUXG2_6786 : STD_LOGIC; 
  signal sub_addsub0000_6_CYMUXF2_6785 : STD_LOGIC; 
  signal sub_addsub0000_6_CY0G_6784 : STD_LOGIC; 
  signal sub_mux0000_7_mand1 : STD_LOGIC; 
  signal sub_addsub0000_6_CYSELG_6775 : STD_LOGIC; 
  signal sub_addsub0000_8_XORF_6846 : STD_LOGIC; 
  signal sub_addsub0000_8_CYINIT_6845 : STD_LOGIC; 
  signal sub_addsub0000_8_CY0F_6844 : STD_LOGIC; 
  signal sub_mux0000_8_mand1 : STD_LOGIC; 
  signal sub_addsub0000_8_XORG_6833 : STD_LOGIC; 
  signal sub_addsub0000_8_CYSELF_6831 : STD_LOGIC; 
  signal sub_addsub0000_8_CYMUXFAST_6830 : STD_LOGIC; 
  signal sub_addsub0000_8_CYAND_6829 : STD_LOGIC; 
  signal sub_addsub0000_8_FASTCARRY_6828 : STD_LOGIC; 
  signal sub_addsub0000_8_CYMUXG2_6827 : STD_LOGIC; 
  signal sub_addsub0000_8_CYMUXF2_6826 : STD_LOGIC; 
  signal sub_addsub0000_8_CY0G_6825 : STD_LOGIC; 
  signal sub_mux0000_9_mand1 : STD_LOGIC; 
  signal sub_addsub0000_8_CYSELG_6816 : STD_LOGIC; 
  signal sub_addsub0000_10_XORF_6861 : STD_LOGIC; 
  signal sub_addsub0000_10_CYINIT_6860 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_DXMUX_6905 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_XORF_6903 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CYINIT_6902 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CY0F_6901 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CYSELF_6894 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bb : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_DYMUX_6888 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_XORG_6886 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CYMUXG_6885 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002b6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CY0G_6883 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CYSELG_6876 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002b7 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bd_CLKINV_6874 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_DXMUX_6954 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_XORF_6952 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYINIT_6951 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CY0F_6950 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002b4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_DYMUX_6939 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_XORG_6937 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002b0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYSELF_6935 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYMUXFAST_6934 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYAND_6933 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_FASTCARRY_6932 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYMUXG2_6931 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYMUXF2_6930 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CY0G_6929 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CYSELG_6922 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002b1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002bf_CLKINV_6920 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_DXMUX_7003 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_XORF_7001 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYINIT_7000 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CY0F_6999 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ae : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_DYMUX_6988 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_XORG_6986 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002aa : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYSELF_6984 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYMUXFAST_6983 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYAND_6982 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_FASTCARRY_6981 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYMUXG2_6980 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYMUXF2_6979 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CY0G_6978 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CYSELG_6970 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ab : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c1_CLKINV_6968 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c3_DXMUX_7024 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c3_XORF_7022 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c3_CYINIT_7021 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c3_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c3_CLKINV_7010 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_DXMUX_7070 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_XORF_7068 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CYINIT_7067 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CY0F_7066 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CYSELF_7059 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_DYMUX_7053 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_XORG_7051 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CYMUXG_7050 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000176 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CY0G_7048 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CYSELG_7041 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000177 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017e_CLKINV_7039 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_DXMUX_7119 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_XORF_7117 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYINIT_7116 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CY0F_7115 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000174 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_DYMUX_7104 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_XORG_7102 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000170 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYSELF_7100 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYMUXFAST_7099 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYAND_7098 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_FASTCARRY_7097 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYMUXG2_7096 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYMUXF2_7095 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CY0G_7094 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CYSELG_7087 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000171 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000180_CLKINV_7085 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_DXMUX_7168 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_XORF_7166 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYINIT_7165 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CY0F_7164 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000016e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_DYMUX_7153 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_XORG_7151 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000016a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYSELF_7149 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYMUXFAST_7148 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYAND_7147 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_FASTCARRY_7146 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYMUXG2_7145 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYMUXF2_7144 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CY0G_7143 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CYSELG_7135 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000016b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000182_CLKINV_7133 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183_DXMUX_7196 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183_XORF_7194 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183_CYINIT_7193 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183_DYMUX_7179 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000183_CLKINV_7177 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_DXMUX_7242 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_XORF_7240 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CYINIT_7239 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CY0F_7238 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CYSELF_7231 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000195 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_DYMUX_7225 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_XORG_7223 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CYMUXG_7222 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000190 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CY0G_7220 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CYSELG_7213 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000191 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000198_CLKINV_7211 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_DXMUX_7291 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_XORF_7289 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYINIT_7288 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CY0F_7287 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000018e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_DYMUX_7276 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_XORG_7274 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000018a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYSELF_7272 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYMUXFAST_7271 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYAND_7270 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_FASTCARRY_7269 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYMUXG2_7268 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYMUXF2_7267 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CY0G_7266 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CYSELG_7259 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000018b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019a_CLKINV_7257 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_DXMUX_7340 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_XORF_7338 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYINIT_7337 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CY0F_7336 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000188 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_DYMUX_7325 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_XORG_7323 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000184 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYSELF_7321 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYMUXFAST_7320 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYAND_7319 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_FASTCARRY_7318 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYMUXG2_7317 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYMUXF2_7316 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CY0G_7315 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CYSELG_7307 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000185 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019c_CLKINV_7305 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019d_DXMUX_7361 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019d_XORF_7359 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019d_CYINIT_7358 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019d_F : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019d_CLKINV_7347 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_DXMUX_7407 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_XORF_7405 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CYINIT_7404 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CY0F_7403 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CYSELF_7396 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_DYMUX_7390 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_XORG_7388 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CYMUXG_7387 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CY0G_7385 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CYSELG_7378 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d1 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d7_CLKINV_7376 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_DXMUX_7456 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_XORF_7454 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYINIT_7453 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CY0F_7452 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ce : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_DYMUX_7441 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_XORG_7439 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ca : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYSELF_7437 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYMUXFAST_7436 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYAND_7435 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_FASTCARRY_7434 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYMUXG2_7433 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYMUXF2_7432 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CY0G_7431 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CYSELG_7424 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002cb : STD_LOGIC; 
  signal divisao_blk00000003_sig000002d9_CLKINV_7422 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_DXMUX_7505 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_XORF_7503 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYINIT_7502 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CY0F_7501 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_DYMUX_7490 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_XORG_7488 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYSELF_7486 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYMUXFAST_7485 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYAND_7484 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_FASTCARRY_7483 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYMUXG2_7482 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYMUXF2_7481 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CY0G_7480 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CYSELG_7472 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002c5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002db_CLKINV_7470 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dd_DXMUX_7526 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dd_XORF_7524 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dd_CYINIT_7523 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dd_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000002dd_CLKINV_7512 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_DXMUX_7572 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_XORF_7570 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CYINIT_7569 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CY0F_7568 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CYSELF_7561 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000161 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_DYMUX_7555 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_XORG_7553 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CYMUXG_7552 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000015c : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CY0G_7550 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CYSELG_7543 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000015d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000164_CLKINV_7541 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_DXMUX_7621 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_XORF_7619 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYINIT_7618 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CY0F_7617 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000015a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_DYMUX_7606 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_XORG_7604 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000156 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYSELF_7602 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYMUXFAST_7601 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYAND_7600 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_FASTCARRY_7599 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYMUXG2_7598 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYMUXF2_7597 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CY0G_7596 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CYSELG_7589 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000157 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000166_CLKINV_7587 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_DXMUX_7670 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_XORF_7668 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYINIT_7667 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CY0F_7666 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000154 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_DYMUX_7655 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_XORG_7653 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000150 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYSELF_7651 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYMUXFAST_7650 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYAND_7649 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_FASTCARRY_7648 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYMUXG2_7647 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYMUXF2_7646 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CY0G_7645 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CYSELG_7637 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000151 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000168_CLKINV_7635 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000169_DXMUX_7691 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000169_XORF_7689 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000169_CYINIT_7688 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000169_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000169_CLKINV_7677 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_DXMUX_7737 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_XORF_7735 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CYINIT_7734 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CY0F_7733 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CYSELF_7726 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001af : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_DYMUX_7720 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_XORG_7718 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CYMUXG_7717 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001aa : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CY0G_7715 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CYSELG_7708 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ab : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b2_CLKINV_7706 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_DXMUX_7786 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_XORF_7784 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYINIT_7783 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CY0F_7782 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001a8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_DYMUX_7771 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_XORG_7769 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001a4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYSELF_7767 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYMUXFAST_7766 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYAND_7765 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_FASTCARRY_7764 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYMUXG2_7763 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYMUXF2_7762 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CY0G_7761 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CYSELG_7754 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001a5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b4_CLKINV_7752 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_DXMUX_7835 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_XORF_7833 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYINIT_7832 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CY0F_7831 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001a2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_DYMUX_7820 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_XORG_7818 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019e : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYSELF_7816 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYMUXFAST_7815 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYAND_7814 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_FASTCARRY_7813 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYMUXG2_7812 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYMUXF2_7811 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CY0G_7810 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CYSELG_7802 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000019f : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b6_CLKINV_7800 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b7_DXMUX_7856 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b7_XORF_7854 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b7_CYINIT_7853 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b7_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b7_CLKINV_7842 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_DXMUX_7902 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_XORF_7900 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CYINIT_7899 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CY0F_7898 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CYSELF_7891 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ef : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_DYMUX_7885 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_XORG_7883 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CYMUXG_7882 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ea : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CY0G_7880 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CYSELG_7873 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002eb : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f1_CLKINV_7871 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_DXMUX_7951 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_XORF_7949 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYINIT_7948 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CY0F_7947 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002e8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_DYMUX_7936 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_XORG_7934 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002e4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYSELF_7932 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYMUXFAST_7931 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYAND_7930 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_FASTCARRY_7929 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYMUXG2_7928 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYMUXF2_7927 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CY0G_7926 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CYSELG_7919 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002e5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f3_CLKINV_7917 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_DXMUX_8000 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_XORF_7998 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYINIT_7997 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CY0F_7996 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002e2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_DYMUX_7985 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_XORG_7983 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002de : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYSELF_7981 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYMUXFAST_7980 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYAND_7979 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_FASTCARRY_7978 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYMUXG2_7977 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYMUXF2_7976 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CY0G_7975 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CYSELG_7967 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002df : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f5_CLKINV_7965 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f7_DXMUX_8021 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f7_XORF_8019 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f7_CYINIT_8018 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f7_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f7_CLKINV_8007 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_DXMUX_8067 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_XORF_8065 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CYINIT_8064 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CY0F_8063 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CYSELF_8056 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001c9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_DYMUX_8050 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_XORG_8048 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CYMUXG_8047 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001c4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CY0G_8045 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CYSELG_8038 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001c5 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cc_CLKINV_8036 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_DXMUX_8116 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_XORF_8114 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYINIT_8113 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CY0F_8112 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001c2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_DYMUX_8101 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_XORG_8099 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001be : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYSELF_8097 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYMUXFAST_8096 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYAND_8095 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_FASTCARRY_8094 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYMUXG2_8093 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYMUXF2_8092 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CY0G_8091 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CYSELG_8084 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001bf : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ce_CLKINV_8082 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_DXMUX_8165 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_XORF_8163 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYINIT_8162 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CY0F_8161 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001bc : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_DYMUX_8150 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_XORG_8148 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYSELF_8146 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYMUXFAST_8145 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYAND_8144 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_FASTCARRY_8143 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYMUXG2_8142 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYMUXF2_8141 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CY0G_8140 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CYSELG_8132 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d0_CLKINV_8130 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d1_DXMUX_8186 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d1_XORF_8184 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d1_CYINIT_8183 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d1_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d1_CLKINV_8172 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_DXMUX_8232 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_XORF_8230 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CYINIT_8229 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CY0F_8228 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CYSELF_8221 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000323 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_DYMUX_8215 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_XORG_8213 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CYMUXG_8212 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000031e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CY0G_8210 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CYSELG_8203 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000031f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000325_CLKINV_8201 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_DXMUX_8281 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_XORF_8279 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYINIT_8278 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CY0F_8277 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000031c : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_DYMUX_8266 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_XORG_8264 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000318 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYSELF_8262 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYMUXFAST_8261 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYAND_8260 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_FASTCARRY_8259 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYMUXG2_8258 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYMUXF2_8257 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CY0G_8256 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CYSELG_8249 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000319 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000327_CLKINV_8247 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_DXMUX_8330 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_XORF_8328 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYINIT_8327 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CY0F_8326 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000316 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_DYMUX_8315 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_XORG_8313 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000312 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYSELF_8311 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYMUXFAST_8310 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYAND_8309 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_FASTCARRY_8308 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYMUXG2_8307 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYMUXF2_8306 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CY0G_8305 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CYSELG_8297 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000313 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000329_CLKINV_8295 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032b_DXMUX_8351 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032b_XORF_8349 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032b_CYINIT_8348 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032b_F : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032b_CLKINV_8337 : STD_LOGIC; 
  signal divisao_fractional_0_DXMUX_8399 : STD_LOGIC; 
  signal divisao_fractional_0_XORF_8397 : STD_LOGIC; 
  signal divisao_fractional_0_CYINIT_8396 : STD_LOGIC; 
  signal divisao_fractional_0_CY0F_8395 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f7 : STD_LOGIC; 
  signal divisao_fractional_0_CYSELF_8387 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f5 : STD_LOGIC; 
  signal divisao_fractional_0_BXINV_8385 : STD_LOGIC; 
  signal divisao_fractional_0_DYMUX_8381 : STD_LOGIC; 
  signal divisao_fractional_0_XORG_8379 : STD_LOGIC; 
  signal divisao_fractional_0_CYMUXG_8378 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ee : STD_LOGIC; 
  signal divisao_fractional_0_CY0G_8376 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f1 : STD_LOGIC; 
  signal divisao_fractional_0_CYSELG_8368 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ef : STD_LOGIC; 
  signal divisao_fractional_0_CLKINV_8366 : STD_LOGIC; 
  signal divisao_fractional_2_DXMUX_8450 : STD_LOGIC; 
  signal divisao_fractional_2_XORF_8448 : STD_LOGIC; 
  signal divisao_fractional_2_CYINIT_8447 : STD_LOGIC; 
  signal divisao_fractional_2_CY0F_8446 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ed : STD_LOGIC; 
  signal divisao_blk00000003_sig000004eb : STD_LOGIC; 
  signal divisao_fractional_2_DYMUX_8434 : STD_LOGIC; 
  signal divisao_fractional_2_XORG_8432 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e6 : STD_LOGIC; 
  signal divisao_fractional_2_CYSELF_8430 : STD_LOGIC; 
  signal divisao_fractional_2_CYMUXFAST_8429 : STD_LOGIC; 
  signal divisao_fractional_2_CYAND_8428 : STD_LOGIC; 
  signal divisao_fractional_2_FASTCARRY_8427 : STD_LOGIC; 
  signal divisao_fractional_2_CYMUXG2_8426 : STD_LOGIC; 
  signal divisao_fractional_2_CYMUXF2_8425 : STD_LOGIC; 
  signal divisao_fractional_2_CY0G_8424 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e9 : STD_LOGIC; 
  signal divisao_fractional_2_CYSELG_8416 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e7 : STD_LOGIC; 
  signal divisao_fractional_2_CLKINV_8414 : STD_LOGIC; 
  signal divisao_fractional_4_DXMUX_8501 : STD_LOGIC; 
  signal divisao_fractional_4_XORF_8499 : STD_LOGIC; 
  signal divisao_fractional_4_CYINIT_8498 : STD_LOGIC; 
  signal divisao_fractional_4_CY0F_8497 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e4 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e2 : STD_LOGIC; 
  signal divisao_fractional_4_DYMUX_8485 : STD_LOGIC; 
  signal divisao_fractional_4_XORG_8483 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e5 : STD_LOGIC; 
  signal divisao_fractional_4_CYSELF_8481 : STD_LOGIC; 
  signal divisao_fractional_4_CYMUXFAST_8480 : STD_LOGIC; 
  signal divisao_fractional_4_CYAND_8479 : STD_LOGIC; 
  signal divisao_fractional_4_FASTCARRY_8478 : STD_LOGIC; 
  signal divisao_fractional_4_CYMUXG2_8477 : STD_LOGIC; 
  signal divisao_fractional_4_CYMUXF2_8476 : STD_LOGIC; 
  signal divisao_fractional_4_CY0G_8475 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f2 : STD_LOGIC; 
  signal divisao_fractional_4_CYSELG_8466 : STD_LOGIC; 
  signal divisao_fractional_4_G : STD_LOGIC; 
  signal divisao_fractional_4_CLKINV_8464 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f9_DXMUX_8522 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f9_XORF_8520 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f9_CYINIT_8519 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f9_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000004f9_CLKINV_8508 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_DXMUX_8568 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_XORF_8566 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CYINIT_8565 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CY0F_8564 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CYSELF_8557 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_DYMUX_8551 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_XORG_8549 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CYMUXG_8548 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000338 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CY0G_8546 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CYSELG_8539 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000339 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000033f_CLKINV_8537 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_DXMUX_8617 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_XORF_8615 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYINIT_8614 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CY0F_8613 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000336 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_DYMUX_8602 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_XORG_8600 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000332 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYSELF_8598 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYMUXFAST_8597 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYAND_8596 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_FASTCARRY_8595 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYMUXG2_8594 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYMUXF2_8593 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CY0G_8592 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CYSELG_8585 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000333 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000341_CLKINV_8583 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_DXMUX_8666 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_XORF_8664 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYINIT_8663 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CY0F_8662 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000330 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_DYMUX_8651 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_XORG_8649 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032c : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYSELF_8647 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYMUXFAST_8646 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYAND_8645 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_FASTCARRY_8644 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYMUXG2_8643 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYMUXF2_8642 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CY0G_8641 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CYSELG_8633 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000032d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000343_CLKINV_8631 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000345_DXMUX_8687 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000345_XORF_8685 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000345_CYINIT_8684 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000345_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000345_CLKINV_8673 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_DXMUX_8733 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_XORF_8731 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CYINIT_8730 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CY0F_8729 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CYSELF_8722 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001fe : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_DYMUX_8716 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_XORG_8714 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CYMUXG_8713 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f9 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CY0G_8711 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CYSELG_8704 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001fa : STD_LOGIC; 
  signal divisao_blk00000003_sig00000201_CLKINV_8702 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_DXMUX_8782 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_XORF_8780 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYINIT_8779 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CY0F_8778 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f7 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_DYMUX_8767 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_XORG_8765 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f3 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYSELF_8763 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYMUXFAST_8762 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYAND_8761 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_FASTCARRY_8760 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYMUXG2_8759 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYMUXF2_8758 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CY0G_8757 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CYSELG_8750 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f4 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000203_CLKINV_8748 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_DXMUX_8831 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_XORF_8829 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYINIT_8828 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CY0F_8827 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001f1 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_DYMUX_8816 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_XORG_8814 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ed : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYSELF_8812 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYMUXFAST_8811 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYAND_8810 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_FASTCARRY_8809 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYMUXG2_8808 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYMUXF2_8807 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CY0G_8806 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CYSELG_8798 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ee : STD_LOGIC; 
  signal divisao_blk00000003_sig00000205_CLKINV_8796 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000207_DXMUX_8852 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000207_XORF_8850 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000207_CYINIT_8849 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000207_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000207_CLKINV_8838 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_DXMUX_8898 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_XORF_8896 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CYINIT_8895 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CY0F_8894 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CYSELF_8887 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000309 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_DYMUX_8881 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_XORG_8879 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CYMUXG_8878 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000304 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CY0G_8876 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CYSELG_8869 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000305 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030b_CLKINV_8867 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_DXMUX_8947 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_XORF_8945 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYINIT_8944 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CY0F_8943 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000302 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_DYMUX_8932 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_XORG_8930 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002fe : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYSELF_8928 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYMUXFAST_8927 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYAND_8926 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_FASTCARRY_8925 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYMUXG2_8924 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYMUXF2_8923 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CY0G_8922 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CYSELG_8915 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002ff : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030d_CLKINV_8913 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_DXMUX_8996 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_XORF_8994 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYINIT_8993 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CY0F_8992 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002fc : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_DYMUX_8981 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_XORG_8979 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f8 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYSELF_8977 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYMUXFAST_8976 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYAND_8975 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_FASTCARRY_8974 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYMUXG2_8973 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYMUXF2_8972 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CY0G_8971 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CYSELG_8963 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002f9 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000030f_CLKINV_8961 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000311_DXMUX_9017 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000311_XORF_9015 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000311_CYINIT_9014 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000311_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000311_CLKINV_9003 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_DXMUX_9063 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_XORF_9061 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CYINIT_9060 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CY0F_9059 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CYSELF_9052 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000219 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_DYMUX_9046 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_XORG_9044 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CYMUXG_9043 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000214 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CY0G_9041 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CYSELG_9034 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000215 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021c_CLKINV_9032 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_DXMUX_9112 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_XORF_9110 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYINIT_9109 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CY0F_9108 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000212 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_DYMUX_9097 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_XORG_9095 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000020e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYSELF_9093 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYMUXFAST_9092 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYAND_9091 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_FASTCARRY_9090 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYMUXG2_9089 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYMUXF2_9088 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CY0G_9087 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CYSELG_9080 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000020f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021e_CLKINV_9078 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_DXMUX_9161 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_XORF_9159 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYINIT_9158 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CY0F_9157 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000020c : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_DYMUX_9146 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_XORG_9144 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000208 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYSELF_9142 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYMUXFAST_9141 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYAND_9140 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_FASTCARRY_9139 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYMUXG2_9138 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYMUXF2_9137 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CY0G_9136 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CYSELG_9128 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000209 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000220_CLKINV_9126 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222_DXMUX_9189 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222_XORF_9187 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222_CYINIT_9186 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222_DYMUX_9172 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000222_CLKINV_9170 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_DXMUX_9235 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_XORF_9233 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CYINIT_9232 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CY0F_9231 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CYSELF_9224 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000357 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_DYMUX_9218 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_XORG_9216 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CYMUXG_9215 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000352 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CY0G_9213 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CYSELG_9206 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000353 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000359_CLKINV_9204 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_DXMUX_9284 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_XORF_9282 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYINIT_9281 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CY0F_9280 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000350 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_DYMUX_9269 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_XORG_9267 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000034c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYSELF_9265 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYMUXFAST_9264 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYAND_9263 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_FASTCARRY_9262 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYMUXG2_9261 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYMUXF2_9260 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CY0G_9259 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CYSELG_9252 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000034d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035b_CLKINV_9250 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_DXMUX_9333 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_XORF_9331 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYINIT_9330 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CY0F_9329 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000034a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_DYMUX_9318 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_XORG_9316 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000346 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYSELF_9314 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYMUXFAST_9313 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYAND_9312 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_FASTCARRY_9311 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYMUXG2_9310 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYMUXF2_9309 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CY0G_9308 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CYSELG_9300 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000347 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035d_CLKINV_9298 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035f_DXMUX_9354 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035f_XORF_9352 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035f_CYINIT_9351 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035f_F : STD_LOGIC; 
  signal divisao_blk00000003_sig0000035f_CLKINV_9340 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_DXMUX_9400 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_XORF_9398 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CYINIT_9397 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CY0F_9396 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CYSELF_9389 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_DYMUX_9383 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_XORG_9381 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CYMUXG_9380 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001de : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CY0G_9378 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CYSELG_9371 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001df : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e6_CLKINV_9369 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_DXMUX_9449 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_XORF_9447 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYINIT_9446 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CY0F_9445 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001dc : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_DYMUX_9434 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_XORG_9432 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d8 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYSELF_9430 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYMUXFAST_9429 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYAND_9428 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_FASTCARRY_9427 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYMUXG2_9426 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYMUXF2_9425 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CY0G_9424 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CYSELG_9417 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d9 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e8_CLKINV_9415 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_DXMUX_9498 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_XORF_9496 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYINIT_9495 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CY0F_9494 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d6 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_DYMUX_9483 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_XORG_9481 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d2 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYSELF_9479 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYMUXFAST_9478 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYAND_9477 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_FASTCARRY_9476 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYMUXG2_9475 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYMUXF2_9474 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CY0G_9473 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CYSELG_9465 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001d3 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ea_CLKINV_9463 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ec_DXMUX_9519 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ec_XORF_9517 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ec_CYINIT_9516 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ec_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000001ec_CLKINV_9505 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_DXMUX_9565 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_XORF_9563 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CYINIT_9562 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CY0F_9561 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CYSELF_9554 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000234 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_DYMUX_9548 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_XORG_9546 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CYMUXG_9545 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000022f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CY0G_9543 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CYSELG_9536 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000230 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000237_CLKINV_9534 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_DXMUX_9614 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_XORF_9612 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYINIT_9611 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CY0F_9610 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000022d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_DYMUX_9599 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_XORG_9597 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000229 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYSELF_9595 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYMUXFAST_9594 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYAND_9593 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_FASTCARRY_9592 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYMUXG2_9591 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYMUXF2_9590 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CY0G_9589 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CYSELG_9582 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000022a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000239_CLKINV_9580 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_DXMUX_9663 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_XORF_9661 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYINIT_9660 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CY0F_9659 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000227 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_DYMUX_9648 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_XORG_9646 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000223 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYSELF_9644 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYMUXFAST_9643 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYAND_9642 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_FASTCARRY_9641 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYMUXG2_9640 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYMUXF2_9639 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CY0G_9638 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CYSELG_9630 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000224 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023b_CLKINV_9628 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023d_DXMUX_9684 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023d_XORF_9682 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023d_CYINIT_9681 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023d_F : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023d_CLKINV_9670 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_DXMUX_9730 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_XORF_9728 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CYINIT_9727 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CY0F_9726 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CYSELF_9719 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000024f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_DYMUX_9713 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_XORG_9711 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CYMUXG_9710 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000024a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CY0G_9708 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CYSELG_9701 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000024b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000252_CLKINV_9699 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_DXMUX_9779 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_XORF_9777 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYINIT_9776 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CY0F_9775 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000248 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_DYMUX_9764 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_XORG_9762 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000244 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYSELF_9760 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYMUXFAST_9759 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYAND_9758 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_FASTCARRY_9757 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYMUXG2_9756 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYMUXF2_9755 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CY0G_9754 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CYSELG_9747 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000245 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000254_CLKINV_9745 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_DXMUX_9828 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_XORF_9826 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYINIT_9825 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CY0F_9824 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000242 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_DYMUX_9813 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_XORG_9811 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYSELF_9809 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYMUXFAST_9808 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYAND_9807 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_FASTCARRY_9806 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYMUXG2_9805 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYMUXF2_9804 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CY0G_9803 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CYSELG_9795 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000023f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000256_CLKINV_9793 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000258_DXMUX_9849 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000258_XORF_9847 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000258_CYINIT_9846 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000258_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000258_CLKINV_9835 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_DXMUX_9895 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_XORF_9893 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_CYINIT_9892 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_CY0F_9891 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_CYSELF_9883 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000012e : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_BXINV_9881 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_DYMUX_9877 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_XORG_9875 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_CYMUXG_9874 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000012a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_LOGIC_ZERO_9872 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_CYSELG_9863 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000012b : STD_LOGIC; 
  signal divisao_blk00000003_sig00000130_CLKINV_9861 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_DXMUX_9943 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_XORF_9941 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYINIT_9940 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000128 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_DYMUX_9927 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_XORG_9925 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000124 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYSELF_9923 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYMUXFAST_9922 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYAND_9921 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_FASTCARRY_9920 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYMUXG2_9919 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYMUXF2_9918 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_LOGIC_ZERO_9917 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CYSELG_9908 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000125 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000132_CLKINV_9906 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_DXMUX_9991 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_XORF_9989 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_LOGIC_ZERO_9988 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CYINIT_9987 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000122 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_DYMUX_9974 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_XORG_9972 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011f : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CYSELF_9970 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CYMUXFAST_9969 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CYAND_9968 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_FASTCARRY_9967 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CYMUXG2_9966 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_LOGIC_ONE_9965 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CYMUXF2_9964 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_G : STD_LOGIC; 
  signal divisao_blk00000003_sig00000134_CLKINV_9953 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135_DXMUX_10019 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135_XORF_10017 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135_CYINIT_10016 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135_DYMUX_10002 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000135_CLKINV_10000 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_DXMUX_10065 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_XORF_10063 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CYINIT_10062 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CY0F_10061 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CYSELF_10054 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a0 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_DYMUX_10048 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_XORG_10046 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CYMUXG_10045 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000029b : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CY0G_10043 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CYSELG_10036 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000029c : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a3_CLKINV_10034 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_DXMUX_10114 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_XORF_10112 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYINIT_10111 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CY0F_10110 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000299 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_DYMUX_10099 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_XORG_10097 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000295 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYSELF_10095 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYMUXFAST_10094 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYAND_10093 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_FASTCARRY_10092 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYMUXG2_10091 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYMUXF2_10090 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CY0G_10089 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CYSELG_10082 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000296 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a5_CLKINV_10080 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_DXMUX_10163 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_XORF_10161 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYINIT_10160 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CY0F_10159 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000293 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_DYMUX_10148 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_XORG_10146 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028f : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYSELF_10144 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYMUXFAST_10143 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYAND_10142 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_FASTCARRY_10141 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYMUXG2_10140 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYMUXF2_10139 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CY0G_10138 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CYSELG_10130 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000290 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a7_CLKINV_10128 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a9_DXMUX_10184 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a9_XORF_10182 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a9_CYINIT_10181 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a9_F : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a9_CLKINV_10170 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_DXMUX_10230 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_XORF_10228 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CYINIT_10227 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CY0F_10226 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CYSELF_10219 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_DYMUX_10213 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_XORG_10211 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CYMUXG_10210 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000265 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CY0G_10208 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CYSELG_10201 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000266 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026d_CLKINV_10199 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_DXMUX_10279 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_XORF_10277 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYINIT_10276 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CY0F_10275 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000263 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_DYMUX_10264 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_XORG_10262 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000025f : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYSELF_10260 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYMUXFAST_10259 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYAND_10258 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_FASTCARRY_10257 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYMUXG2_10256 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYMUXF2_10255 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CY0G_10254 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CYSELG_10247 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000260 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026f_CLKINV_10245 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_DXMUX_10328 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_XORF_10326 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYINIT_10325 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CY0F_10324 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000025d : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_DYMUX_10313 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_XORG_10311 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000259 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYSELF_10309 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYMUXFAST_10308 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYAND_10307 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_FASTCARRY_10306 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYMUXG2_10305 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYMUXF2_10304 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CY0G_10303 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CYSELG_10295 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000025a : STD_LOGIC; 
  signal divisao_blk00000003_sig00000271_CLKINV_10293 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273_DXMUX_10356 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273_XORF_10354 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273_CYINIT_10353 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273_F : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273_DYMUX_10339 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000273_CLKINV_10337 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_DXMUX_10402 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_XORF_10400 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CYINIT_10399 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CY0F_10398 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CYSELF_10391 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000147 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_DYMUX_10385 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_XORG_10383 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CYMUXG_10382 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000142 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CY0G_10380 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CYSELG_10373 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000143 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014a_CLKINV_10371 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_DXMUX_10451 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_XORF_10449 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYINIT_10448 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CY0F_10447 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000140 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_DYMUX_10436 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_XORG_10434 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000013c : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYSELF_10432 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYMUXFAST_10431 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYAND_10430 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_FASTCARRY_10429 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYMUXG2_10428 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYMUXF2_10427 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CY0G_10426 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CYSELG_10419 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000013d : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014c_CLKINV_10417 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_DXMUX_10500 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_XORF_10498 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYINIT_10497 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CY0F_10496 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000013a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_DYMUX_10485 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_XORG_10483 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000136 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYSELF_10481 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYMUXFAST_10480 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYAND_10479 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_FASTCARRY_10478 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYMUXG2_10477 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYMUXF2_10476 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CY0G_10475 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CYSELG_10467 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000137 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014e_CLKINV_10465 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014f_DXMUX_10521 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014f_XORF_10519 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014f_CYINIT_10518 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014f_F : STD_LOGIC; 
  signal divisao_blk00000003_sig0000014f_CLKINV_10507 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_DXMUX_10567 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_XORF_10565 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CYINIT_10564 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CY0F_10563 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CYSELF_10556 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000285 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_DYMUX_10550 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_XORG_10548 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CYMUXG_10547 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000280 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CY0G_10545 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CYSELG_10538 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000281 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000288_CLKINV_10536 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_DXMUX_10616 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_XORF_10614 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYINIT_10613 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CY0F_10612 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000027e : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_DYMUX_10601 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_XORG_10599 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000027a : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYSELF_10597 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYMUXFAST_10596 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYAND_10595 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_FASTCARRY_10594 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYMUXG2_10593 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYMUXF2_10592 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CY0G_10591 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CYSELG_10584 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000027b : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028a_CLKINV_10582 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_DXMUX_10665 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_XORF_10663 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYINIT_10662 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CY0F_10661 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000278 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_DYMUX_10650 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_XORG_10648 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000274 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYSELF_10646 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYMUXFAST_10645 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYAND_10644 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_FASTCARRY_10643 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYMUXG2_10642 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYMUXF2_10641 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CY0G_10640 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CYSELG_10632 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000275 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028c_CLKINV_10630 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028e_DXMUX_10686 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028e_XORF_10684 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028e_CYINIT_10683 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028e_F : STD_LOGIC; 
  signal divisao_blk00000003_sig0000028e_CLKINV_10672 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_1_CYINIT_10718 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_1_CYSELF_10712 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_1_BXINV_10710 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_1_CYMUXG_10709 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_1_LOGIC_ONE_10707 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_1_CYSELG_10701 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_CYSELF_10742 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_CYMUXFAST_10741 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_CYAND_10740 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_FASTCARRY_10739 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_CYMUXG2_10738 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_CYMUXF2_10737 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_LOGIC_ONE_10736 : STD_LOGIC; 
  signal s_current_or0000_wg_cy_3_CYSELG_10730 : STD_LOGIC; 
  signal s_current_or00001_CYSELF_10772 : STD_LOGIC; 
  signal s_current_or00001_CYMUXFAST_10771 : STD_LOGIC; 
  signal s_current_or00001_CYAND_10770 : STD_LOGIC; 
  signal s_current_or00001_FASTCARRY_10769 : STD_LOGIC; 
  signal s_current_or00001_CYMUXG2_10768 : STD_LOGIC; 
  signal s_current_or00001_CYMUXF2_10767 : STD_LOGIC; 
  signal s_current_or00001_LOGIC_ONE_10766 : STD_LOGIC; 
  signal s_current_or00001_CYSELG_10760 : STD_LOGIC; 
  signal addra_share0000_0_XORF_10813 : STD_LOGIC; 
  signal addra_share0000_0_CYINIT_10812 : STD_LOGIC; 
  signal addra_share0000_0_CY0F_10811 : STD_LOGIC; 
  signal addra_share0000_0_CYSELF_10805 : STD_LOGIC; 
  signal Maddsub_addra_share0000_lut_0_Q_10804 : STD_LOGIC; 
  signal addra_share0000_0_XORG_10801 : STD_LOGIC; 
  signal addra_share0000_0_CYMUXG_10800 : STD_LOGIC; 
  signal addra_share0000_0_CY0G_10798 : STD_LOGIC; 
  signal addra_share0000_0_CYSELG_10792 : STD_LOGIC; 
  signal Maddsub_addra_share0000_lut_1_Q_10791 : STD_LOGIC; 
  signal addra_share0000_2_XORF_10851 : STD_LOGIC; 
  signal addra_share0000_2_CYINIT_10850 : STD_LOGIC; 
  signal addra_share0000_2_F : STD_LOGIC; 
  signal addra_share0000_2_XORG_10839 : STD_LOGIC; 
  signal addra_share0000_2_CYSELF_10837 : STD_LOGIC; 
  signal addra_share0000_2_CYMUXFAST_10836 : STD_LOGIC; 
  signal addra_share0000_2_CYAND_10835 : STD_LOGIC; 
  signal addra_share0000_2_FASTCARRY_10834 : STD_LOGIC; 
  signal addra_share0000_2_CYMUXG2_10833 : STD_LOGIC; 
  signal addra_share0000_2_CYMUXF2_10832 : STD_LOGIC; 
  signal addra_share0000_2_LOGIC_ZERO_10831 : STD_LOGIC; 
  signal addra_share0000_2_CYSELG_10822 : STD_LOGIC; 
  signal addra_share0000_2_G : STD_LOGIC; 
  signal addra_share0000_4_XORF_10890 : STD_LOGIC; 
  signal addra_share0000_4_LOGIC_ZERO_10889 : STD_LOGIC; 
  signal addra_share0000_4_CYINIT_10888 : STD_LOGIC; 
  signal addra_share0000_4_F : STD_LOGIC; 
  signal addra_share0000_4_XORG_10877 : STD_LOGIC; 
  signal addra_share0000_4_CYSELF_10875 : STD_LOGIC; 
  signal addra_share0000_4_CYMUXFAST_10874 : STD_LOGIC; 
  signal addra_share0000_4_CYAND_10873 : STD_LOGIC; 
  signal addra_share0000_4_FASTCARRY_10872 : STD_LOGIC; 
  signal addra_share0000_4_CYMUXG2_10871 : STD_LOGIC; 
  signal addra_share0000_4_CYMUXF2_10870 : STD_LOGIC; 
  signal addra_share0000_4_CY0G_10869 : STD_LOGIC; 
  signal addra_share0000_4_CYSELG_10861 : STD_LOGIC; 
  signal Maddsub_addra_share0000_lut_5_Q_10860 : STD_LOGIC; 
  signal addra_share0000_6_XORF_10929 : STD_LOGIC; 
  signal addra_share0000_6_CYINIT_10928 : STD_LOGIC; 
  signal addra_share0000_6_CY0F_10927 : STD_LOGIC; 
  signal Maddsub_addra_share0000_lut_6_Q_10919 : STD_LOGIC; 
  signal addra_share0000_6_XORG_10917 : STD_LOGIC; 
  signal addra_share0000_6_CYSELF_10915 : STD_LOGIC; 
  signal addra_share0000_6_CYMUXFAST_10914 : STD_LOGIC; 
  signal addra_share0000_6_CYAND_10913 : STD_LOGIC; 
  signal addra_share0000_6_FASTCARRY_10912 : STD_LOGIC; 
  signal addra_share0000_6_CYMUXG2_10911 : STD_LOGIC; 
  signal addra_share0000_6_CYMUXF2_10910 : STD_LOGIC; 
  signal addra_share0000_6_CY0G_10909 : STD_LOGIC; 
  signal addra_share0000_6_CYSELG_10901 : STD_LOGIC; 
  signal Maddsub_addra_share0000_lut_7_Q_10900 : STD_LOGIC; 
  signal addra_share0000_8_XORF_10956 : STD_LOGIC; 
  signal addra_share0000_8_CYINIT_10955 : STD_LOGIC; 
  signal Maddsub_addra_share0000_lut_8_Q_10953 : STD_LOGIC; 
  signal sum_not00011_10944 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_CYINIT_10987 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_CY0F_10986 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_CYSELF_10978 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_BXINV_10976 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_CYMUXG_10975 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_0_Q : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_CY0G_10973 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_1_CYSELG_10965 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CY0F_11018 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CYSELF_11009 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CYMUXFAST_11008 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CYAND_11007 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_FASTCARRY_11006 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CYMUXG2_11005 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CYMUXF2_11004 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CY0G_11003 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_3_CYSELG_10995 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CY0F_11049 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CYSELF_11040 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CYMUXFAST_11039 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CYAND_11038 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_FASTCARRY_11037 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CYMUXG2_11036 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CYMUXF2_11035 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_LOGIC_ONE_11034 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_5_CYSELG_11028 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_CYSELF_11073 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_CYMUXFAST_11072 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_CYAND_11071 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_FASTCARRY_11070 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_CYMUXG2_11069 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_CYMUXF2_11068 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_LOGIC_ONE_11067 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_7_CYSELG_11061 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_CYSELF_11103 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_CYMUXFAST_11102 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_CYAND_11101 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_FASTCARRY_11100 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_CYMUXG2_11099 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_CYMUXF2_11098 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_LOGIC_ONE_11097 : STD_LOGIC; 
  signal Mcompar_sub_cmp_gt0000_cy_9_CYSELG_11088 : STD_LOGIC; 
  signal avg_21_inv : STD_LOGIC; 
  signal clk_INBUF : STD_LOGIC; 
  signal variancia_0_O : STD_LOGIC; 
  signal variancia_1_O : STD_LOGIC; 
  signal variancia_2_O : STD_LOGIC; 
  signal variancia_3_O : STD_LOGIC; 
  signal variancia_4_O : STD_LOGIC; 
  signal variancia_5_O : STD_LOGIC; 
  signal desvio_0_O : STD_LOGIC; 
  signal desvio_1_O : STD_LOGIC; 
  signal desvio_2_O : STD_LOGIC; 
  signal desvio_3_O : STD_LOGIC; 
  signal media_0_O : STD_LOGIC; 
  signal media_1_O : STD_LOGIC; 
  signal media_2_O : STD_LOGIC; 
  signal media_3_O : STD_LOGIC; 
  signal media_4_O : STD_LOGIC; 
  signal media_5_O : STD_LOGIC; 
  signal dividend_or0000_BUFG_S_INVNOT : STD_LOGIC; 
  signal clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; 
  signal s_current_or0000_BUFG_S_INVNOT : STD_LOGIC; 
  signal s_current_or0000_BUFG_I0_INV : STD_LOGIC; 
  signal power_not0001_BUFG_S_INVNOT : STD_LOGIC; 
  signal s_current_8_BUFG_S_INVNOT : STD_LOGIC; 
  signal sum_not0001_BUFG_S_INVNOT : STD_LOGIC; 
  signal sum_not0001_BUFG_I0_INV : STD_LOGIC; 
  signal sub2_not0001_BUFG_S_INVNOT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT0 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT1 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT2 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT3 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT4 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT5 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT6 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT7 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT8 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT9 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT10 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT11 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT12 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT13 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT14 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT15 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT16 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCOUT17 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P22 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P23 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P24 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P25 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P26 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P27 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P28 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P29 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P30 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P31 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P32 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P33 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P34 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_P35 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN0 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN1 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN2 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN3 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN4 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN5 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN6 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN7 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN8 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN9 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN10 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN11 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN12 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN13 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN14 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN15 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN16 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_BCIN17 : STD_LOGIC; 
  signal Mmult_sub2_mult0000_RSTP_INT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_RSTB_INT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_RSTA_INT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_CLK_INT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_CEP_INT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_CEB_INT : STD_LOGIC; 
  signal Mmult_sub2_mult0000_CEA_INT : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB3 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB2 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB1 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB0 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB31 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB30 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB29 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB28 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB27 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB26 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB25 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB24 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB23 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB22 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB21 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB20 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB19 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB18 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB17 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB16 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB15 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB14 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB13 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB12 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB11 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB10 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB9 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB8 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB7 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB6 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB5 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB4 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB3 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB2 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB1 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB0 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA3 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA2 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA1 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA0 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA31 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA30 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA29 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA28 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA27 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA26 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA25 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA23 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA22 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA21 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA20 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA19 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA18 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA17 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA15 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA14 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA13 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA12 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA11 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA10 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA9 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA7 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA6 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA5 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA4 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA3 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA2 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA3 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA2 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA1 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA0 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA31 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA30 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA29 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA28 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA27 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA26 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA25 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA24 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA23 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA22 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA21 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA20 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA19 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA18 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA17 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA16 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA15 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA14 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA13 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA12 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA11 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA10 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA9 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA8 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA7 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA6 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA5 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA4 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA3 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA2 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA1 : STD_LOGIC; 
  signal memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA0 : STD_LOGIC; 
  signal deviation_mux0005_3_50_F5MUX_11702 : STD_LOGIC; 
  signal deviation_mux0005_3_501_11700 : STD_LOGIC; 
  signal deviation_mux0005_3_50_BXINV_11694 : STD_LOGIC; 
  signal deviation_mux0005_3_502_11692 : STD_LOGIC; 
  signal deviation_0_DXMUX_11731 : STD_LOGIC; 
  signal deviation_0_F5MUX_11729 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal deviation_0_BXINV_11722 : STD_LOGIC; 
  signal N55 : STD_LOGIC; 
  signal deviation_0_CLKINVNOT : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N18_pack_1 : STD_LOGIC; 
  signal counterdiv_3_DXMUX_11785 : STD_LOGIC; 
  signal counterdiv_mux0000_3_SW0_O_pack_2 : STD_LOGIC; 
  signal counterdiv_3_CLKINVNOT : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal s_current_cmp_eq0000_pack_1 : STD_LOGIC; 
  signal counter_4_DXMUX_11839 : STD_LOGIC; 
  signal N12_pack_2 : STD_LOGIC; 
  signal counter_4_CLKINVNOT : STD_LOGIC; 
  signal s_current_7_DXMUX_11873 : STD_LOGIC; 
  signal s_current_mux0000_7_Q : STD_LOGIC; 
  signal s_current_7_DYMUX_11860 : STD_LOGIC; 
  signal s_current_mux0000_6_Q : STD_LOGIC; 
  signal s_current_7_CLKINVNOT : STD_LOGIC; 
  signal counter_not0001 : STD_LOGIC; 
  signal s_current_81_DYMUX_11896 : STD_LOGIC; 
  signal s_current_mux0000_8_Q : STD_LOGIC; 
  signal s_current_81_CLKINVNOT : STD_LOGIC; 
  signal s_current_23_DYMUX_11921 : STD_LOGIC; 
  signal s_current_mux0000_23_Q : STD_LOGIC; 
  signal s_current_23_CLKINVNOT : STD_LOGIC; 
  signal s_current_16_DXMUX_11955 : STD_LOGIC; 
  signal s_current_mux0000_16_Q : STD_LOGIC; 
  signal s_current_16_DYMUX_11942 : STD_LOGIC; 
  signal s_current_mux0000_15_Q : STD_LOGIC; 
  signal s_current_16_CLKINVNOT : STD_LOGIC; 
  signal s_current_18_DXMUX_11989 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal s_current_18_DYMUX_11976 : STD_LOGIC; 
  signal power_and0000 : STD_LOGIC; 
  signal s_current_18_CLKINVNOT : STD_LOGIC; 
  signal number_of_workers_3_DXMUX_12026 : STD_LOGIC; 
  signal number_of_workers_3_DYMUX_12014 : STD_LOGIC; 
  signal number_of_workers_3_CLKINVNOT : STD_LOGIC; 
  signal number_of_workers_3_CEINV_12004 : STD_LOGIC; 
  signal counterdiv_1_DXMUX_12061 : STD_LOGIC; 
  signal counterdiv_1_DYMUX_12050 : STD_LOGIC; 
  signal counterdiv_1_CLKINVNOT : STD_LOGIC; 
  signal counterdiv_4_DXMUX_12095 : STD_LOGIC; 
  signal counterdiv_4_DYMUX_12083 : STD_LOGIC; 
  signal counterdiv_4_CLKINVNOT : STD_LOGIC; 
  signal dividend_11_DXMUX_12129 : STD_LOGIC; 
  signal dividend_11_DYMUX_12118 : STD_LOGIC; 
  signal dividend_11_CLKINVNOT : STD_LOGIC; 
  signal dividend_21_DXMUX_12163 : STD_LOGIC; 
  signal dividend_21_DYMUX_12152 : STD_LOGIC; 
  signal dividend_21_CLKINVNOT : STD_LOGIC; 
  signal dividend_13_DXMUX_12197 : STD_LOGIC; 
  signal dividend_13_DYMUX_12186 : STD_LOGIC; 
  signal dividend_13_CLKINVNOT : STD_LOGIC; 
  signal dividend_15_DXMUX_12231 : STD_LOGIC; 
  signal dividend_15_DYMUX_12220 : STD_LOGIC; 
  signal dividend_15_CLKINVNOT : STD_LOGIC; 
  signal dividend_17_DXMUX_12265 : STD_LOGIC; 
  signal dividend_17_DYMUX_12254 : STD_LOGIC; 
  signal dividend_17_CLKINVNOT : STD_LOGIC; 
  signal dividend_19_DXMUX_12299 : STD_LOGIC; 
  signal dividend_19_DYMUX_12288 : STD_LOGIC; 
  signal dividend_19_CLKINVNOT : STD_LOGIC; 
  signal addra_8_DXMUX_12333 : STD_LOGIC; 
  signal addra_8_DYMUX_12320 : STD_LOGIC; 
  signal addra_8_CLKINVNOT : STD_LOGIC; 
  signal addra_3_DXMUX_12367 : STD_LOGIC; 
  signal addra_3_DYMUX_12354 : STD_LOGIC; 
  signal addra_3_CLKINVNOT : STD_LOGIC; 
  signal addra_5_DXMUX_12401 : STD_LOGIC; 
  signal addra_5_DYMUX_12388 : STD_LOGIC; 
  signal addra_5_CLKINVNOT : STD_LOGIC; 
  signal addra_7_DXMUX_12435 : STD_LOGIC; 
  signal addra_7_DYMUX_12422 : STD_LOGIC; 
  signal addra_7_CLKINVNOT : STD_LOGIC; 
  signal dia_1_DXMUX_12469 : STD_LOGIC; 
  signal dia_1_DYMUX_12457 : STD_LOGIC; 
  signal dia_1_CLKINVNOT : STD_LOGIC; 
  signal dia_3_DXMUX_12503 : STD_LOGIC; 
  signal dia_3_DYMUX_12491 : STD_LOGIC; 
  signal dia_3_CLKINVNOT : STD_LOGIC; 
  signal dia_or0000_pack_3 : STD_LOGIC; 
  signal dia_4_DYMUX_12524 : STD_LOGIC; 
  signal dia_4_CLKINVNOT : STD_LOGIC; 
  signal sub_1_DXMUX_12567 : STD_LOGIC; 
  signal sub_1_DYMUX_12554 : STD_LOGIC; 
  signal sub_1_CLKINVNOT : STD_LOGIC; 
  signal sub_3_DXMUX_12601 : STD_LOGIC; 
  signal sub_3_DYMUX_12588 : STD_LOGIC; 
  signal sub_3_CLKINVNOT : STD_LOGIC; 
  signal sub_5_DXMUX_12635 : STD_LOGIC; 
  signal sub_5_DYMUX_12622 : STD_LOGIC; 
  signal sub_5_CLKINVNOT : STD_LOGIC; 
  signal sub_7_DXMUX_12669 : STD_LOGIC; 
  signal sub_7_DYMUX_12656 : STD_LOGIC; 
  signal sub_7_CLKINVNOT : STD_LOGIC; 
  signal sub_9_DXMUX_12703 : STD_LOGIC; 
  signal sub_9_DYMUX_12690 : STD_LOGIC; 
  signal sub_9_CLKINVNOT : STD_LOGIC; 
  signal sum_1_DXMUX_12737 : STD_LOGIC; 
  signal sum_1_DYMUX_12725 : STD_LOGIC; 
  signal sum_1_CLKINVNOT : STD_LOGIC; 
  signal sum_3_DXMUX_12771 : STD_LOGIC; 
  signal sum_3_DYMUX_12759 : STD_LOGIC; 
  signal sum_3_CLKINVNOT : STD_LOGIC; 
  signal sum_5_DXMUX_12805 : STD_LOGIC; 
  signal sum_5_DYMUX_12792 : STD_LOGIC; 
  signal sum_5_CLKINVNOT : STD_LOGIC; 
  signal sum_7_DXMUX_12839 : STD_LOGIC; 
  signal sum_7_DYMUX_12826 : STD_LOGIC; 
  signal sum_7_CLKINVNOT : STD_LOGIC; 
  signal sum_9_DXMUX_12873 : STD_LOGIC; 
  signal sum_9_DYMUX_12860 : STD_LOGIC; 
  signal sum_9_CLKINVNOT : STD_LOGIC; 
  signal sub2_11_DXMUX_12907 : STD_LOGIC; 
  signal sub2_11_DYMUX_12894 : STD_LOGIC; 
  signal sub2_11_CLKINVNOT : STD_LOGIC; 
  signal sub2_21_DXMUX_12941 : STD_LOGIC; 
  signal sub2_21_DYMUX_12928 : STD_LOGIC; 
  signal sub2_21_CLKINVNOT : STD_LOGIC; 
  signal sub2_13_DXMUX_12975 : STD_LOGIC; 
  signal sub2_13_DYMUX_12962 : STD_LOGIC; 
  signal sub2_13_CLKINVNOT : STD_LOGIC; 
  signal sub2_15_DXMUX_13009 : STD_LOGIC; 
  signal sub2_15_DYMUX_12996 : STD_LOGIC; 
  signal sub2_15_CLKINVNOT : STD_LOGIC; 
  signal sub2_17_DXMUX_13043 : STD_LOGIC; 
  signal sub2_17_DYMUX_13030 : STD_LOGIC; 
  signal sub2_17_CLKINVNOT : STD_LOGIC; 
  signal sub2_19_DXMUX_13077 : STD_LOGIC; 
  signal sub2_19_DYMUX_13064 : STD_LOGIC; 
  signal sub2_19_CLKINVNOT : STD_LOGIC; 
  signal counter_1_DXMUX_13111 : STD_LOGIC; 
  signal counter_1_DYMUX_13100 : STD_LOGIC; 
  signal counter_1_CLKINVNOT : STD_LOGIC; 
  signal counter_3_DXMUX_13145 : STD_LOGIC; 
  signal counter_3_DYMUX_13134 : STD_LOGIC; 
  signal counter_3_CLKINVNOT : STD_LOGIC; 
  signal shortsub_1_DXMUX_13179 : STD_LOGIC; 
  signal shortsub_1_DYMUX_13166 : STD_LOGIC; 
  signal shortsub_1_CLKINVNOT : STD_LOGIC; 
  signal shortsub_3_DXMUX_13213 : STD_LOGIC; 
  signal shortsub_3_DYMUX_13200 : STD_LOGIC; 
  signal shortsub_3_CLKINVNOT : STD_LOGIC; 
  signal shortsub_5_DXMUX_13247 : STD_LOGIC; 
  signal shortsub_5_DYMUX_13234 : STD_LOGIC; 
  signal shortsub_5_CLKINVNOT : STD_LOGIC; 
  signal shortsub_7_DXMUX_13281 : STD_LOGIC; 
  signal shortsub_7_DYMUX_13268 : STD_LOGIC; 
  signal shortsub_7_CLKINVNOT : STD_LOGIC; 
  signal shortsub_9_DXMUX_13315 : STD_LOGIC; 
  signal shortsub_9_DYMUX_13302 : STD_LOGIC; 
  signal shortsub_9_CLKINVNOT : STD_LOGIC; 
  signal power_1_DXMUX_13349 : STD_LOGIC; 
  signal power_1_DYMUX_13336 : STD_LOGIC; 
  signal power_1_CLKINVNOT : STD_LOGIC; 
  signal power_3_DXMUX_13383 : STD_LOGIC; 
  signal power_3_DYMUX_13370 : STD_LOGIC; 
  signal power_3_CLKINVNOT : STD_LOGIC; 
  signal power_5_DXMUX_13417 : STD_LOGIC; 
  signal power_5_DYMUX_13404 : STD_LOGIC; 
  signal power_5_CLKINVNOT : STD_LOGIC; 
  signal power_7_DXMUX_13451 : STD_LOGIC; 
  signal power_7_DYMUX_13438 : STD_LOGIC; 
  signal power_7_CLKINVNOT : STD_LOGIC; 
  signal power_9_DXMUX_13485 : STD_LOGIC; 
  signal power_9_DYMUX_13472 : STD_LOGIC; 
  signal power_9_CLKINVNOT : STD_LOGIC; 
  signal dividend_1_DXMUX_13519 : STD_LOGIC; 
  signal dividend_1_DYMUX_13508 : STD_LOGIC; 
  signal dividend_1_CLKINVNOT : STD_LOGIC; 
  signal dividend_3_DXMUX_13553 : STD_LOGIC; 
  signal dividend_3_DYMUX_13542 : STD_LOGIC; 
  signal dividend_3_CLKINVNOT : STD_LOGIC; 
  signal dividend_5_DXMUX_13587 : STD_LOGIC; 
  signal dividend_5_DYMUX_13576 : STD_LOGIC; 
  signal dividend_5_CLKINVNOT : STD_LOGIC; 
  signal dividend_7_DXMUX_13621 : STD_LOGIC; 
  signal dividend_7_DYMUX_13610 : STD_LOGIC; 
  signal dividend_7_CLKINVNOT : STD_LOGIC; 
  signal dividend_9_DXMUX_13655 : STD_LOGIC; 
  signal dividend_9_DYMUX_13644 : STD_LOGIC; 
  signal dividend_9_CLKINVNOT : STD_LOGIC; 
  signal sub2_1_DXMUX_13689 : STD_LOGIC; 
  signal sub2_1_DYMUX_13676 : STD_LOGIC; 
  signal sub2_1_CLKINVNOT : STD_LOGIC; 
  signal sub2_3_DXMUX_13723 : STD_LOGIC; 
  signal sub2_3_DYMUX_13710 : STD_LOGIC; 
  signal sub2_3_CLKINVNOT : STD_LOGIC; 
  signal sub2_5_DXMUX_13757 : STD_LOGIC; 
  signal sub2_5_DYMUX_13744 : STD_LOGIC; 
  signal sub2_5_CLKINVNOT : STD_LOGIC; 
  signal sub2_7_DXMUX_13791 : STD_LOGIC; 
  signal sub2_7_DYMUX_13778 : STD_LOGIC; 
  signal sub2_7_CLKINVNOT : STD_LOGIC; 
  signal sub2_9_DXMUX_13825 : STD_LOGIC; 
  signal sub2_9_DYMUX_13812 : STD_LOGIC; 
  signal sub2_9_CLKINVNOT : STD_LOGIC; 
  signal sub_not0001_pack_2 : STD_LOGIC; 
  signal sub_10_DYMUX_13847 : STD_LOGIC; 
  signal sub_10_CLKINVNOT : STD_LOGIC; 
  signal sum_11_DXMUX_13889 : STD_LOGIC; 
  signal sum_11_DYMUX_13876 : STD_LOGIC; 
  signal sum_11_CLKINVNOT : STD_LOGIC; 
  signal sum_21_DXMUX_13923 : STD_LOGIC; 
  signal sum_21_DYMUX_13910 : STD_LOGIC; 
  signal sum_21_CLKINVNOT : STD_LOGIC; 
  signal sum_13_DXMUX_13957 : STD_LOGIC; 
  signal sum_13_DYMUX_13944 : STD_LOGIC; 
  signal sum_13_CLKINVNOT : STD_LOGIC; 
  signal sum_15_DXMUX_13991 : STD_LOGIC; 
  signal sum_15_DYMUX_13978 : STD_LOGIC; 
  signal sum_15_CLKINVNOT : STD_LOGIC; 
  signal sum_17_DXMUX_14025 : STD_LOGIC; 
  signal sum_17_DYMUX_14012 : STD_LOGIC; 
  signal sum_17_CLKINVNOT : STD_LOGIC; 
  signal sum_19_DXMUX_14059 : STD_LOGIC; 
  signal sum_19_DYMUX_14046 : STD_LOGIC; 
  signal sum_19_CLKINVNOT : STD_LOGIC; 
  signal shortsub_not0001_pack_2 : STD_LOGIC; 
  signal shortsub_10_DYMUX_14081 : STD_LOGIC; 
  signal shortsub_10_CLKINVNOT : STD_LOGIC; 
  signal power_11_DXMUX_14123 : STD_LOGIC; 
  signal power_11_DYMUX_14110 : STD_LOGIC; 
  signal power_11_CLKINVNOT : STD_LOGIC; 
  signal power_21_DXMUX_14157 : STD_LOGIC; 
  signal power_21_DYMUX_14144 : STD_LOGIC; 
  signal power_21_CLKINVNOT : STD_LOGIC; 
  signal power_13_DXMUX_14191 : STD_LOGIC; 
  signal power_13_DYMUX_14178 : STD_LOGIC; 
  signal power_13_CLKINVNOT : STD_LOGIC; 
  signal power_15_DXMUX_14225 : STD_LOGIC; 
  signal power_15_DYMUX_14212 : STD_LOGIC; 
  signal power_15_CLKINVNOT : STD_LOGIC; 
  signal power_17_DXMUX_14259 : STD_LOGIC; 
  signal power_17_DYMUX_14246 : STD_LOGIC; 
  signal power_17_CLKINVNOT : STD_LOGIC; 
  signal power_19_DXMUX_14293 : STD_LOGIC; 
  signal power_19_DYMUX_14280 : STD_LOGIC; 
  signal power_19_CLKINVNOT : STD_LOGIC; 
  signal s_current_0_DXMUX_14390 : STD_LOGIC; 
  signal addra_or0000 : STD_LOGIC; 
  signal s_current_0_BXINV_14380 : STD_LOGIC; 
  signal s_current_0_DYMUX_14376 : STD_LOGIC; 
  signal s_current_mux0000_1_Q : STD_LOGIC; 
  signal s_current_0_CLKINVNOT : STD_LOGIC; 
  signal s_current_3_DXMUX_14406 : STD_LOGIC; 
  signal s_current_3_DYMUX_14401 : STD_LOGIC; 
  signal s_current_3_CLKINVNOT : STD_LOGIC; 
  signal s_current_4_DXMUX_14431 : STD_LOGIC; 
  signal s_current_4_DYMUX_14426 : STD_LOGIC; 
  signal s_current_mux0000_5_Q : STD_LOGIC; 
  signal s_current_4_CLKINVNOT : STD_LOGIC; 
  signal s_current_10_DXMUX_14447 : STD_LOGIC; 
  signal s_current_10_DYMUX_14442 : STD_LOGIC; 
  signal s_current_10_CLKINVNOT : STD_LOGIC; 
  signal addra_not0001_14472 : STD_LOGIC; 
  signal N53_pack_1 : STD_LOGIC; 
  signal deviation_mux0005_2_40_14496 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal deviation_2_DXMUX_14525 : STD_LOGIC; 
  signal deviation_mux0005_3_79_pack_2 : STD_LOGIC; 
  signal deviation_2_CLKINVNOT : STD_LOGIC; 
  signal deviation_1_DXMUX_14555 : STD_LOGIC; 
  signal N49_pack_2 : STD_LOGIC; 
  signal deviation_1_CLKINVNOT : STD_LOGIC; 
  signal s_current_12_DXMUX_14571 : STD_LOGIC; 
  signal s_current_12_DYMUX_14566 : STD_LOGIC; 
  signal s_current_12_CLKINVNOT : STD_LOGIC; 
  signal s_current_22_DXMUX_14587 : STD_LOGIC; 
  signal s_current_22_DYMUX_14582 : STD_LOGIC; 
  signal s_current_22_CLKINVNOT : STD_LOGIC; 
  signal s_current_14_DXMUX_14603 : STD_LOGIC; 
  signal s_current_14_DYMUX_14598 : STD_LOGIC; 
  signal s_current_14_CLKINVNOT : STD_LOGIC; 
  signal s_current_19_DXMUX_14640 : STD_LOGIC; 
  signal power_not00011 : STD_LOGIC; 
  signal s_current_19_DYMUX_14627 : STD_LOGIC; 
  signal counterdiv_and0000 : STD_LOGIC; 
  signal s_current_19_CLKINVNOT : STD_LOGIC; 
  signal number_of_workers_0_DXMUX_14668 : STD_LOGIC; 
  signal number_of_workers_0_DYMUX_14662 : STD_LOGIC; 
  signal number_of_workers_0_CLKINVNOT : STD_LOGIC; 
  signal number_of_workers_0_CEINV_14651 : STD_LOGIC; 
  signal variance_1_DXMUX_14685 : STD_LOGIC; 
  signal variance_1_DYMUX_14680 : STD_LOGIC; 
  signal variance_1_CLKINVNOT : STD_LOGIC; 
  signal variance_3_DXMUX_14701 : STD_LOGIC; 
  signal variance_3_DYMUX_14696 : STD_LOGIC; 
  signal variance_3_CLKINVNOT : STD_LOGIC; 
  signal variance_5_DXMUX_14717 : STD_LOGIC; 
  signal variance_5_DYMUX_14712 : STD_LOGIC; 
  signal variance_5_CLKINVNOT : STD_LOGIC; 
  signal avg_1_DXMUX_14733 : STD_LOGIC; 
  signal avg_1_DYMUX_14728 : STD_LOGIC; 
  signal avg_1_CLKINVNOT : STD_LOGIC; 
  signal avg_3_DXMUX_14749 : STD_LOGIC; 
  signal avg_3_DYMUX_14744 : STD_LOGIC; 
  signal avg_3_CLKINVNOT : STD_LOGIC; 
  signal avg_5_DXMUX_14765 : STD_LOGIC; 
  signal avg_5_DYMUX_14760 : STD_LOGIC; 
  signal avg_5_CLKINVNOT : STD_LOGIC; 
  signal avg_7_DXMUX_14781 : STD_LOGIC; 
  signal avg_7_DYMUX_14776 : STD_LOGIC; 
  signal avg_7_CLKINVNOT : STD_LOGIC; 
  signal avg_9_DXMUX_14797 : STD_LOGIC; 
  signal avg_9_DYMUX_14792 : STD_LOGIC; 
  signal avg_9_CLKINVNOT : STD_LOGIC; 
  signal dividend_or00001_14810 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal number_of_workers_0_0_not0000_pack_1 : STD_LOGIC; 
  signal deviation_mux0005_2_12_14846 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal counterdiv_not0001 : STD_LOGIC; 
  signal N5_pack_1 : STD_LOGIC; 
  signal avg_11_DXMUX_14909 : STD_LOGIC; 
  signal avg_11_DYMUX_14904 : STD_LOGIC; 
  signal avg_11_CLKINVNOT : STD_LOGIC; 
  signal avg_21_DXMUX_14925 : STD_LOGIC; 
  signal avg_21_DYMUX_14920 : STD_LOGIC; 
  signal avg_21_CLKINVNOT : STD_LOGIC; 
  signal avg_13_DXMUX_14941 : STD_LOGIC; 
  signal avg_13_DYMUX_14936 : STD_LOGIC; 
  signal avg_13_CLKINVNOT : STD_LOGIC; 
  signal avg_15_DXMUX_14957 : STD_LOGIC; 
  signal avg_15_DYMUX_14952 : STD_LOGIC; 
  signal avg_15_CLKINVNOT : STD_LOGIC; 
  signal avg_17_DXMUX_14973 : STD_LOGIC; 
  signal avg_17_DYMUX_14968 : STD_LOGIC; 
  signal avg_17_CLKINVNOT : STD_LOGIC; 
  signal avg_19_DXMUX_14989 : STD_LOGIC; 
  signal avg_19_DYMUX_14984 : STD_LOGIC; 
  signal avg_19_CLKINVNOT : STD_LOGIC; 
  signal divisao_blk00000003_sig00000045_DXMUX_15005 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000045_DYMUX_15000 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000045_CLKINV_14998 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005b_DYMUX_15014 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005b_CLKINV_15012 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005d_DYMUX_15023 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005d_CLKINV_15021 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004c_DYMUX_15032 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004c_CLKINV_15030 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000073_DXMUX_15048 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000073_DYMUX_15043 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000073_CLKINV_15041 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005f_DYMUX_15057 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005f_CLKINV_15055 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003b_DYMUX_15066 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003b_CLKINV_15064 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000075_DYMUX_15075 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000075_CLKINV_15073 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000049_DXMUX_15091 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000049_DYMUX_15086 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000049_CLKINV_15084 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003d_DYMUX_15100 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003d_CLKINV_15098 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000083_DXMUX_15116 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000083_BXINV_15115 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000083_DYMUX_15111 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000083_BYINV_15110 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000083_CLKINV_15109 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000077_DXMUX_15132 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000077_DYMUX_15127 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000077_CLKINV_15125 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003a_DYMUX_15141 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003a_CLKINV_15139 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004a_DYMUX_15150 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004a_CLKINV_15148 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003c_DYMUX_15159 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003c_CLKINV_15157 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000093_DXMUX_15175 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000093_DYMUX_15170 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000093_CLKINV_15168 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000085_DXMUX_15191 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000085_DYMUX_15186 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000085_BYINV_15185 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000085_CLKINV_15184 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000079_DYMUX_15200 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000079_CLKINV_15198 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004b_DYMUX_15209 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004b_CLKINV_15207 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007a_DYMUX_15218 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007a_CLKINV_15216 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a3_DXMUX_15234 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a3_DYMUX_15229 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a3_CLKINV_15227 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000095_DXMUX_15250 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000095_DYMUX_15245 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000095_CLKINV_15243 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000087_DXMUX_15266 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000087_DYMUX_15261 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000087_CLKINV_15259 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007c_DYMUX_15275 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007c_CLKINV_15273 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006b_DYMUX_15284 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006b_CLKINV_15282 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003da_DYMUX_15293 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003da_CLKINV_15291 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005e_DYMUX_15302 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005e_CLKINV_15300 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006d_DYMUX_15311 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006d_CLKINV_15309 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003db_DYMUX_15320 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003db_CLKINV_15318 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b3_DXMUX_15336 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b3_DYMUX_15331 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b3_CLKINV_15329 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a5_DXMUX_15352 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a5_DYMUX_15347 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a5_CLKINV_15345 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000097_DXMUX_15368 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000097_DYMUX_15363 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000097_CLKINV_15361 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000089_DXMUX_15384 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000089_DYMUX_15379 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000089_CLKINV_15377 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000061_DXMUX_15400 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000061_DYMUX_15395 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000061_CLKINV_15393 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ea_DYMUX_15409 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ea_CLKINV_15407 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003dc_DYMUX_15418 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003dc_CLKINV_15416 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000063_DXMUX_15434 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000063_DYMUX_15429 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000063_CLKINV_15427 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cc_DYMUX_15443 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cc_CLKINV_15441 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f9_DXMUX_15459 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f9_DYMUX_15454 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f9_CLKINV_15452 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003eb_DYMUX_15468 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003eb_CLKINV_15466 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003dd_DYMUX_15477 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003dd_CLKINV_15475 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c3_DXMUX_15493 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c3_DYMUX_15488 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c3_CLKINV_15486 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b5_DXMUX_15509 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b5_DYMUX_15504 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b5_CLKINV_15502 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a7_DXMUX_15525 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a7_DYMUX_15520 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a7_CLKINV_15518 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000099_DXMUX_15541 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000099_DYMUX_15536 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000099_CLKINV_15534 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008a_DYMUX_15550 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008a_CLKINV_15548 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cd_DYMUX_15559 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cd_CLKINV_15557 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021b_DYMUX_15568 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000021b_CLKINV_15566 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003de_DYMUX_15577 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003de_CLKINV_15575 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008b_DYMUX_15586 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008b_CLKINV_15584 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004dc_DYMUX_15595 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004dc_CLKINV_15593 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ce_DYMUX_15604 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ce_CLKINV_15602 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fa_DYMUX_15613 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fa_CLKINV_15611 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ec_DYMUX_15622 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ec_CLKINV_15620 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003df_DYMUX_15631 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003df_CLKINV_15629 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d3_DXMUX_15647 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d3_DYMUX_15642 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d3_CLKINV_15640 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c5_DXMUX_15663 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c5_DYMUX_15658 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c5_CLKINV_15656 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b7_DXMUX_15679 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b7_DYMUX_15674 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b7_CLKINV_15672 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a9_DXMUX_15695 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a9_DYMUX_15690 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a9_CLKINV_15688 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009a_DYMUX_15704 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009a_CLKINV_15702 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004dd_DYMUX_15713 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004dd_CLKINV_15711 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cf_DYMUX_15722 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cf_CLKINV_15720 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000409_DXMUX_15738 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000409_DYMUX_15733 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000409_CLKINV_15731 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fb_DYMUX_15747 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fb_CLKINV_15745 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ed_DYMUX_15756 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ed_CLKINV_15754 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e1_DXMUX_15772 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e1_DYMUX_15767 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e1_CLKINV_15765 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009b_DYMUX_15781 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009b_CLKINV_15779 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004de_DYMUX_15790 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004de_CLKINV_15788 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d1_DXMUX_15806 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d1_DYMUX_15801 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d1_CLKINV_15799 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000417_DXMUX_15822 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000417_DYMUX_15817 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000417_CLKINV_15815 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fc_DYMUX_15831 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fc_CLKINV_15829 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ee_DYMUX_15840 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ee_CLKINV_15838 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d5_DXMUX_15856 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d5_DYMUX_15851 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d5_CLKINV_15849 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c7_DXMUX_15872 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c7_DYMUX_15867 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c7_CLKINV_15865 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b9_DXMUX_15888 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b9_DYMUX_15883 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b9_CLKINV_15881 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000aa_DYMUX_15897 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000aa_CLKINV_15895 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004df_DYMUX_15906 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004df_CLKINV_15904 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040a_DYMUX_15915 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040a_CLKINV_15913 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fd_DYMUX_15924 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fd_CLKINV_15922 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ef_DYMUX_15933 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ef_CLKINV_15931 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e3_DXMUX_15949 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e3_DYMUX_15944 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e3_CLKINV_15942 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ab_DYMUX_15958 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ab_CLKINV_15956 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e0_DYMUX_15967 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004e0_CLKINV_15965 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d3_DXMUX_15983 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d3_DYMUX_15978 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d3_CLKINV_15976 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000427_DXMUX_15999 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000427_DYMUX_15994 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000427_CLKINV_15992 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000419_DXMUX_16015 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000419_DYMUX_16010 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000419_CLKINV_16008 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040b_DYMUX_16024 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040b_CLKINV_16022 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fe_DYMUX_16033 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003fe_CLKINV_16031 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f1_DXMUX_16049 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f1_DYMUX_16044 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f1_CLKINV_16042 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d7_DXMUX_16065 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d7_DYMUX_16060 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d7_CLKINV_16058 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c9_DXMUX_16081 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c9_DYMUX_16076 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c9_CLKINV_16074 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ba_DYMUX_16090 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ba_CLKINV_16088 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040c_DYMUX_16099 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040c_CLKINV_16097 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ff_DYMUX_16108 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ff_CLKINV_16106 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bb_DYMUX_16117 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bb_CLKINV_16115 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d5_DXMUX_16133 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d5_DYMUX_16128 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d5_CLKINV_16126 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000429_DXMUX_16149 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000429_DYMUX_16144 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000429_CLKINV_16142 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041a_DYMUX_16158 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041a_CLKINV_16156 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040d_DYMUX_16167 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040d_CLKINV_16165 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000401_DXMUX_16183 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000401_DYMUX_16178 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000401_CLKINV_16176 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000361_DXMUX_16199 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000361_DYMUX_16194 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000361_CLKINV_16192 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d9_DXMUX_16215 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d9_DYMUX_16210 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d9_CLKINV_16208 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ca_DYMUX_16224 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ca_CLKINV_16222 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000437_DXMUX_16240 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000437_DYMUX_16235 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000437_CLKINV_16233 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041b_DYMUX_16249 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041b_CLKINV_16247 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040e_DYMUX_16258 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040e_CLKINV_16256 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cb_DYMUX_16267 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cb_CLKINV_16265 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000445_DXMUX_16283 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000445_DYMUX_16278 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000445_CLKINV_16276 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042a_DYMUX_16292 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042a_CLKINV_16290 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041c_DYMUX_16301 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041c_CLKINV_16299 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040f_DYMUX_16310 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000040f_CLKINV_16308 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000371_DXMUX_16326 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000371_DYMUX_16321 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000371_CLKINV_16319 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000363_DXMUX_16342 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000363_DYMUX_16337 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000363_CLKINV_16335 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000da_DYMUX_16351 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000da_CLKINV_16349 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000439_DXMUX_16367 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000439_DYMUX_16362 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000439_CLKINV_16360 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026c_DYMUX_16376 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000026c_CLKINV_16374 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041d_DYMUX_16385 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041d_CLKINV_16383 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000411_DXMUX_16401 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000411_DYMUX_16396 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000411_CLKINV_16394 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000db_DYMUX_16410 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000db_CLKINV_16408 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000455_DXMUX_16426 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000455_DYMUX_16421 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000455_CLKINV_16419 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000447_DXMUX_16442 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000447_DYMUX_16437 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000447_CLKINV_16435 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042b_DYMUX_16451 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042b_CLKINV_16449 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041e_DYMUX_16460 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041e_CLKINV_16458 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000373_DXMUX_16476 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000373_DYMUX_16471 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000373_CLKINV_16469 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000365_DXMUX_16492 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000365_DYMUX_16487 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000365_CLKINV_16485 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a2_DYMUX_16501 : STD_LOGIC; 
  signal divisao_blk00000003_sig000002a2_CLKINV_16499 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043a_DYMUX_16510 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043a_CLKINV_16508 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042c_DYMUX_16519 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042c_CLKINV_16517 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041f_DYMUX_16528 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000041f_CLKINV_16526 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045c_DYMUX_16537 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045c_CLKINV_16535 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005a_DYMUX_16546 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000005a_CLKINV_16544 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000449_DXMUX_16562 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000449_DYMUX_16557 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000449_CLKINV_16555 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043b_DYMUX_16571 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043b_CLKINV_16569 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042d_DYMUX_16580 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042d_CLKINV_16578 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000163_DYMUX_16589 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000163_CLKINV_16587 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000367_DXMUX_16605 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000367_DYMUX_16600 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000367_CLKINV_16598 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045d_DYMUX_16614 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045d_CLKINV_16612 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043c_DYMUX_16623 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043c_CLKINV_16621 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042e_DYMUX_16632 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042e_CLKINV_16630 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000375_DXMUX_16648 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000375_DYMUX_16643 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000375_CLKINV_16641 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045e_DYMUX_16657 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045e_CLKINV_16655 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000059_DXMUX_16673 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000059_DYMUX_16668 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000059_CLKINV_16666 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044a_DYMUX_16682 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044a_CLKINV_16680 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043d_DYMUX_16691 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043d_CLKINV_16689 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000369_DXMUX_16707 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000369_DYMUX_16702 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000369_CLKINV_16700 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045f_DYMUX_16716 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045f_CLKINV_16714 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044b_DYMUX_16725 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044b_CLKINV_16723 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043e_DYMUX_16734 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043e_CLKINV_16732 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000377_DXMUX_16750 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000377_DYMUX_16745 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000377_CLKINV_16743 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000461_DXMUX_16766 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000461_DYMUX_16761 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000461_CLKINV_16759 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000057_DXMUX_16782 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000057_DYMUX_16777 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000057_CLKINV_16775 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044c_DYMUX_16791 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044c_CLKINV_16789 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044d_DYMUX_16800 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044d_CLKINV_16798 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000379_DXMUX_16816 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000379_DYMUX_16811 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000379_CLKINV_16809 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000463_DXMUX_16832 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000463_DYMUX_16827 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000463_CLKINV_16825 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000055_DXMUX_16848 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000055_DYMUX_16843 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000055_CLKINV_16841 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000465_DXMUX_16864 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000465_DYMUX_16859 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000465_CLKINV_16857 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003e_DYMUX_16873 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003e_CLKINV_16871 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004d_DYMUX_16882 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004d_CLKINV_16880 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003f_DYMUX_16891 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000003f_CLKINV_16889 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004e_DYMUX_16900 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004e_CLKINV_16898 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000041_DXMUX_16916 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000041_DYMUX_16911 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000041_CLKINV_16909 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006f_DYMUX_16925 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006f_CLKINV_16923 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004f_DYMUX_16934 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000004f_CLKINV_16932 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000047_DXMUX_16950 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000047_DYMUX_16945 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000047_CLKINV_16943 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000051_DXMUX_16966 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000051_DYMUX_16961 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000051_CLKINV_16959 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000043_DXMUX_16982 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000043_DYMUX_16977 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000043_CLKINV_16975 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000065_DXMUX_16998 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000065_DYMUX_16993 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000065_CLKINV_16991 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000067_DXMUX_17014 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000067_DYMUX_17009 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000067_CLKINV_17007 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006c_DYMUX_17023 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006c_CLKINV_17021 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000053_DXMUX_17039 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000053_DYMUX_17034 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000053_CLKINV_17032 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008c_DYMUX_17048 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008c_CLKINV_17046 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000069_DXMUX_17064 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000069_DYMUX_17059 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000069_CLKINV_17057 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006e_DYMUX_17073 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000006e_CLKINV_17071 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008d_DYMUX_17082 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008d_CLKINV_17080 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007f_DYMUX_17091 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000007f_CLKINV_17089 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000071_DXMUX_17107 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000071_DYMUX_17102 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000071_CLKINV_17100 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009c_DYMUX_17116 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009c_CLKINV_17114 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008e_DYMUX_17125 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008e_CLKINV_17123 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000081_DXMUX_17141 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000081_BXINV_17140 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000081_DYMUX_17136 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000081_BYINV_17135 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000081_CLKINV_17134 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009d_DYMUX_17150 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009d_CLKINV_17148 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008f_DYMUX_17159 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000008f_CLKINV_17157 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ac_DYMUX_17168 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ac_CLKINV_17166 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009e_DYMUX_17177 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009e_CLKINV_17175 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000091_DXMUX_17193 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000091_DYMUX_17188 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000091_CLKINV_17186 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e5_DXMUX_17209 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e5_DYMUX_17204 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e5_CLKINV_17202 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ad_DYMUX_17218 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ad_CLKINV_17216 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009f_DYMUX_17227 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000009f_CLKINV_17225 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f3_DXMUX_17243 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f3_DYMUX_17238 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f3_CLKINV_17236 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bc_DYMUX_17252 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bc_CLKINV_17250 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ae_DYMUX_17261 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ae_CLKINV_17259 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a1_DXMUX_17277 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a1_DYMUX_17272 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000a1_CLKINV_17270 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e7_DXMUX_17293 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e7_DYMUX_17288 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e7_CLKINV_17286 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bd_DYMUX_17302 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bd_CLKINV_17300 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000af_DYMUX_17311 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000af_CLKINV_17309 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d7_DXMUX_17327 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d7_DYMUX_17322 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d7_CLKINV_17320 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f5_DXMUX_17343 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f5_DYMUX_17338 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f5_CLKINV_17336 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cc_DYMUX_17352 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cc_CLKINV_17350 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000be_DYMUX_17361 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000be_CLKINV_17359 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b1_DXMUX_17377 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b1_DYMUX_17372 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000b1_CLKINV_17370 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000403_DXMUX_17393 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000403_DYMUX_17388 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000403_CLKINV_17386 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e9_DXMUX_17409 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e9_DYMUX_17404 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003e9_CLKINV_17402 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cd_DYMUX_17418 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cd_CLKINV_17416 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bf_DYMUX_17427 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000bf_CLKINV_17425 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d9_DXMUX_17443 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d9_DYMUX_17438 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004d9_CLKINV_17436 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f7_DXMUX_17459 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f7_DYMUX_17454 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003f7_CLKINV_17452 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000dc_DYMUX_17468 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000dc_CLKINV_17466 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ce_DYMUX_17477 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ce_CLKINV_17475 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c1_DXMUX_17493 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c1_DYMUX_17488 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000c1_CLKINV_17486 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000413_DXMUX_17509 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000413_DYMUX_17504 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000413_CLKINV_17502 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000405_DXMUX_17525 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000405_DYMUX_17520 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000405_CLKINV_17518 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000dd_DYMUX_17534 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000dd_CLKINV_17532 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cf_DYMUX_17543 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000cf_CLKINV_17541 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004da_DYMUX_17552 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004da_CLKINV_17550 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000421_DXMUX_17568 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000421_DYMUX_17563 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000421_CLKINV_17561 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000de_DYMUX_17577 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000de_CLKINV_17575 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d1_DXMUX_17593 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d1_DYMUX_17588 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000d1_CLKINV_17586 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004db_DYMUX_17602 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004db_CLKINV_17600 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000415_DXMUX_17618 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000415_DYMUX_17613 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000415_CLKINV_17611 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000407_DXMUX_17634 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000407_DYMUX_17629 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000407_CLKINV_17627 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000df_DYMUX_17643 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000df_CLKINV_17641 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042f_DYMUX_17652 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000042f_CLKINV_17650 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000423_DXMUX_17668 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000423_DYMUX_17663 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000423_CLKINV_17661 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e1_DXMUX_17684 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e1_DYMUX_17679 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e1_CLKINV_17677 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000431_DXMUX_17700 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000431_DYMUX_17695 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000431_CLKINV_17693 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000251_DYMUX_17709 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000251_CLKINV_17707 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043f_DYMUX_17718 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000043f_CLKINV_17716 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000425_DXMUX_17734 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000425_DYMUX_17729 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000425_CLKINV_17727 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036a_DYMUX_17743 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036a_CLKINV_17741 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000433_DXMUX_17759 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000433_DYMUX_17754 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000433_CLKINV_17752 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036b_DYMUX_17768 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036b_CLKINV_17766 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044e_DYMUX_17777 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044e_CLKINV_17775 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000441_DXMUX_17793 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000441_DYMUX_17788 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000441_CLKINV_17786 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036c_DYMUX_17802 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036c_CLKINV_17800 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044f_DYMUX_17811 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000044f_CLKINV_17809 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000435_DXMUX_17827 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000435_DYMUX_17822 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000435_CLKINV_17820 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037a_DYMUX_17836 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037a_CLKINV_17834 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036d_DYMUX_17845 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036d_CLKINV_17843 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000457_DXMUX_17861 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000457_DYMUX_17856 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000457_CLKINV_17854 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000451_DXMUX_17877 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000451_DYMUX_17872 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000451_CLKINV_17870 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000443_DXMUX_17893 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000443_DYMUX_17888 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000443_CLKINV_17886 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037b_DYMUX_17902 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037b_CLKINV_17900 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036e_DYMUX_17911 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036e_CLKINV_17909 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037c_DYMUX_17920 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037c_CLKINV_17918 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036f_DYMUX_17929 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000036f_CLKINV_17927 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000467_DXMUX_17945 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000467_DYMUX_17940 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000467_CLKINV_17938 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000459_DXMUX_17961 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000459_DYMUX_17956 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000459_CLKINV_17954 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000453_DXMUX_17977 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000453_DYMUX_17972 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000453_CLKINV_17970 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037d_DYMUX_17986 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037d_CLKINV_17984 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037e_DYMUX_17995 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037e_CLKINV_17993 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000469_DXMUX_18011 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000469_DYMUX_18006 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000469_CLKINV_18004 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045a_DYMUX_18020 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045a_CLKINV_18018 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045b_DYMUX_18029 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000045b_CLKINV_18027 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046a_DYMUX_18038 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046a_CLKINV_18036 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046b_DYMUX_18047 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046b_CLKINV_18045 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e3_DXMUX_18063 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e3_DYMUX_18058 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e3_CLKINV_18056 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f2_DYMUX_18072 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f2_CLKINV_18070 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e5_DXMUX_18088 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e5_DYMUX_18083 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e5_CLKINV_18081 : STD_LOGIC; 
  signal quotient_7_DXMUX_18104 : STD_LOGIC; 
  signal quotient_7_DYMUX_18099 : STD_LOGIC; 
  signal quotient_7_CLKINV_18097 : STD_LOGIC; 
  signal quotient_21_DXMUX_18120 : STD_LOGIC; 
  signal quotient_21_DYMUX_18115 : STD_LOGIC; 
  signal quotient_21_CLKINV_18113 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e7_DXMUX_18136 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e7_DYMUX_18131 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e7_CLKINV_18129 : STD_LOGIC; 
  signal quotient_5_DXMUX_18152 : STD_LOGIC; 
  signal quotient_5_DYMUX_18147 : STD_LOGIC; 
  signal quotient_5_CLKINV_18145 : STD_LOGIC; 
  signal quotient_19_DXMUX_18168 : STD_LOGIC; 
  signal quotient_19_DYMUX_18163 : STD_LOGIC; 
  signal quotient_19_CLKINV_18161 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e9_DXMUX_18184 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e9_DYMUX_18179 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000e9_CLKINV_18177 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000114_DXMUX_18200 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000114_DYMUX_18195 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000114_CLKINV_18193 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037f_DYMUX_18209 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000037f_CLKINV_18207 : STD_LOGIC; 
  signal quotient_3_DXMUX_18225 : STD_LOGIC; 
  signal quotient_3_DYMUX_18220 : STD_LOGIC; 
  signal quotient_3_CLKINV_18218 : STD_LOGIC; 
  signal quotient_17_DXMUX_18241 : STD_LOGIC; 
  signal quotient_17_DYMUX_18236 : STD_LOGIC; 
  signal quotient_17_CLKINV_18234 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ea_DYMUX_18250 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ea_CLKINV_18248 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000381_DXMUX_18266 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000381_DYMUX_18261 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000381_CLKINV_18259 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000116_DXMUX_18282 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000116_DYMUX_18277 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000116_CLKINV_18275 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000eb_DYMUX_18291 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000eb_CLKINV_18289 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038e_DYMUX_18300 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038e_CLKINV_18298 : STD_LOGIC; 
  signal quotient_1_DXMUX_18316 : STD_LOGIC; 
  signal quotient_1_DYMUX_18311 : STD_LOGIC; 
  signal quotient_1_CLKINV_18309 : STD_LOGIC; 
  signal quotient_15_DXMUX_18332 : STD_LOGIC; 
  signal quotient_15_DYMUX_18327 : STD_LOGIC; 
  signal quotient_15_CLKINV_18325 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038f_DYMUX_18341 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038f_CLKINV_18339 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000383_DXMUX_18357 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000383_DYMUX_18352 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000383_CLKINV_18350 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000118_DXMUX_18373 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000118_DYMUX_18368 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000118_CLKINV_18366 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000110_DXMUX_18389 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000110_DYMUX_18384 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000110_CLKINV_18382 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046c_DYMUX_18398 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046c_CLKINV_18396 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039d_DYMUX_18407 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039d_CLKINV_18405 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000391_DXMUX_18423 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000391_DYMUX_18418 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000391_CLKINV_18416 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010a_DYMUX_18432 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010a_CLKINV_18430 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046d_DYMUX_18441 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046d_CLKINV_18439 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039e_DYMUX_18450 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039e_CLKINV_18448 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000385_DXMUX_18466 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000385_DYMUX_18461 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000385_CLKINV_18459 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000119_DYMUX_18475 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000119_CLKINV_18473 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010b_DYMUX_18484 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010b_CLKINV_18482 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047c_DYMUX_18493 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047c_CLKINV_18491 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046e_DYMUX_18502 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046e_CLKINV_18500 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ac_DYMUX_18511 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ac_CLKINV_18509 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039f_DYMUX_18520 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039f_CLKINV_18518 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000393_DXMUX_18536 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000393_DYMUX_18531 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000393_CLKINV_18529 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011a_DYMUX_18545 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011a_CLKINV_18543 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047d_DYMUX_18554 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047d_CLKINV_18552 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046f_DYMUX_18563 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000046f_CLKINV_18561 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ad_DYMUX_18572 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ad_CLKINV_18570 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a1_DXMUX_18588 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a1_DYMUX_18583 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a1_CLKINV_18581 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000387_DXMUX_18604 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000387_DYMUX_18599 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000387_CLKINV_18597 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011b_DYMUX_18613 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011b_CLKINV_18611 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048c_DYMUX_18622 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048c_CLKINV_18620 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047e_DYMUX_18631 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047e_CLKINV_18629 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000471_DXMUX_18647 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000471_DYMUX_18642 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000471_CLKINV_18640 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bb_DYMUX_18656 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bb_CLKINV_18654 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ae_DYMUX_18665 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ae_CLKINV_18663 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000395_DXMUX_18681 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000395_DYMUX_18676 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000395_CLKINV_18674 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017d_DYMUX_18690 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000017d_CLKINV_18688 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048d_DYMUX_18699 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048d_CLKINV_18697 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047f_DYMUX_18708 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047f_CLKINV_18706 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bc_DYMUX_18717 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bc_CLKINV_18715 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003af_DYMUX_18726 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003af_CLKINV_18724 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a3_DXMUX_18742 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a3_DYMUX_18737 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a3_CLKINV_18735 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049c_DYMUX_18751 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049c_CLKINV_18749 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048e_DYMUX_18760 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048e_CLKINV_18758 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000481_DXMUX_18776 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000481_DYMUX_18771 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000481_CLKINV_18769 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000473_DXMUX_18792 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000473_DYMUX_18787 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000473_CLKINV_18785 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ca_DYMUX_18801 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ca_CLKINV_18799 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bd_DYMUX_18810 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bd_CLKINV_18808 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b1_DXMUX_18826 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b1_DYMUX_18821 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b1_CLKINV_18819 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000397_DXMUX_18842 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000397_DYMUX_18837 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000397_CLKINV_18835 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049d_DYMUX_18851 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049d_CLKINV_18849 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048f_DYMUX_18860 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048f_CLKINV_18858 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cb_DYMUX_18869 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cb_CLKINV_18867 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003be_DYMUX_18878 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003be_CLKINV_18876 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a5_DXMUX_18894 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a5_DYMUX_18889 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a5_CLKINV_18887 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ac_DYMUX_18903 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ac_CLKINV_18901 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049e_DYMUX_18912 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049e_CLKINV_18910 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000491_DXMUX_18928 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000491_DYMUX_18923 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000491_CLKINV_18921 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000483_DXMUX_18944 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000483_DYMUX_18939 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000483_CLKINV_18937 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000475_DXMUX_18960 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000475_DYMUX_18955 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000475_CLKINV_18953 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cc_DYMUX_18969 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cc_CLKINV_18967 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bf_DYMUX_18978 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003bf_CLKINV_18976 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b3_DXMUX_18994 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b3_DYMUX_18989 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b3_CLKINV_18987 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ad_DYMUX_19003 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ad_CLKINV_19001 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049f_DYMUX_19012 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049f_CLKINV_19010 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cd_DYMUX_19021 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cd_CLKINV_19019 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c1_DXMUX_19037 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c1_DYMUX_19032 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c1_CLKINV_19030 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a7_DXMUX_19053 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a7_DYMUX_19048 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a7_CLKINV_19046 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bc_DYMUX_19062 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bc_CLKINV_19060 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ae_DYMUX_19071 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ae_CLKINV_19069 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a1_DXMUX_19087 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a1_DYMUX_19082 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a1_CLKINV_19080 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000493_DXMUX_19103 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000493_DYMUX_19098 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000493_CLKINV_19096 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000485_DXMUX_19119 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000485_DYMUX_19114 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000485_CLKINV_19112 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ce_DYMUX_19128 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ce_CLKINV_19126 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b5_DXMUX_19144 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b5_DYMUX_19139 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b5_CLKINV_19137 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bd_DYMUX_19153 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bd_CLKINV_19151 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004af_DYMUX_19162 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004af_CLKINV_19160 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cf_DYMUX_19171 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003cf_CLKINV_19169 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c3_DXMUX_19187 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c3_DYMUX_19182 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c3_CLKINV_19180 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004be_DYMUX_19196 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004be_CLKINV_19194 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b1_DXMUX_19212 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b1_DYMUX_19207 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b1_CLKINV_19205 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a3_DXMUX_19228 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a3_DYMUX_19223 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a3_CLKINV_19221 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000495_DXMUX_19244 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000495_DYMUX_19239 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000495_CLKINV_19237 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d1_DXMUX_19260 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d1_DYMUX_19255 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d1_CLKINV_19253 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bf_DYMUX_19269 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bf_CLKINV_19267 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c5_DXMUX_19285 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c5_DYMUX_19280 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c5_CLKINV_19278 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c1_DXMUX_19301 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c1_DYMUX_19296 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c1_CLKINV_19294 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b3_DXMUX_19317 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b3_DYMUX_19312 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b3_CLKINV_19310 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a5_DXMUX_19333 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a5_DYMUX_19328 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a5_CLKINV_19326 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d3_DXMUX_19349 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d3_DYMUX_19344 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d3_CLKINV_19342 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c3_DXMUX_19365 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c3_DYMUX_19360 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c3_CLKINV_19358 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b5_DXMUX_19381 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b5_DYMUX_19376 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b5_CLKINV_19374 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c5_DXMUX_19397 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c5_DYMUX_19392 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c5_CLKINV_19390 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ec_DYMUX_19406 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ec_CLKINV_19404 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ed_DYMUX_19415 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ed_CLKINV_19413 : STD_LOGIC; 
  signal quotient_13_DXMUX_19431 : STD_LOGIC; 
  signal quotient_13_DYMUX_19426 : STD_LOGIC; 
  signal quotient_13_CLKINV_19424 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ee_DYMUX_19440 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ee_CLKINV_19438 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ef_DYMUX_19449 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000ef_CLKINV_19447 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010c_DYMUX_19458 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010c_CLKINV_19456 : STD_LOGIC; 
  signal quotient_11_DXMUX_19474 : STD_LOGIC; 
  signal quotient_11_DYMUX_19469 : STD_LOGIC; 
  signal quotient_11_CLKINV_19467 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f1_DXMUX_19490 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f1_DYMUX_19485 : STD_LOGIC; 
  signal divisao_blk00000003_sig000000f1_CLKINV_19483 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010d_DYMUX_19499 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010d_CLKINV_19497 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011c_DYMUX_19508 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011c_CLKINV_19506 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010e_DYMUX_19517 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010e_CLKINV_19515 : STD_LOGIC; 
  signal quotient_9_DXMUX_19533 : STD_LOGIC; 
  signal quotient_9_DYMUX_19528 : STD_LOGIC; 
  signal quotient_9_CLKINV_19526 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011d_DYMUX_19542 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011d_CLKINV_19540 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010f_DYMUX_19551 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000010f_CLKINV_19549 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000389_DXMUX_19567 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000389_DYMUX_19562 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000389_CLKINV_19560 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011e_DYMUX_19576 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000011e_CLKINV_19574 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000112_DXMUX_19592 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000112_DYMUX_19587 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000112_CLKINV_19585 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000399_DXMUX_19608 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000399_DYMUX_19603 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000399_CLKINV_19601 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038a_DYMUX_19617 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038a_CLKINV_19615 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038b_DYMUX_19626 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038b_CLKINV_19624 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000477_DXMUX_19642 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000477_DYMUX_19637 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000477_CLKINV_19635 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038c_DYMUX_19651 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038c_CLKINV_19649 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a9_DXMUX_19667 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a9_DYMUX_19662 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003a9_CLKINV_19660 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039a_DYMUX_19676 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039a_CLKINV_19674 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038d_DYMUX_19685 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000038d_CLKINV_19683 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000487_DXMUX_19701 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000487_DYMUX_19696 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000487_CLKINV_19694 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000479_DXMUX_19717 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000479_DYMUX_19712 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000479_CLKINV_19710 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b7_DXMUX_19733 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b7_DYMUX_19728 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b7_CLKINV_19726 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039b_DYMUX_19742 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039b_CLKINV_19740 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b1_DYMUX_19751 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001b1_CLKINV_19749 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039c_DYMUX_19760 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000039c_CLKINV_19758 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000497_DXMUX_19776 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000497_DYMUX_19771 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000497_CLKINV_19769 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000489_DXMUX_19792 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000489_DYMUX_19787 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000489_CLKINV_19785 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047a_DYMUX_19801 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047a_CLKINV_19799 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b9_DXMUX_19817 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b9_DYMUX_19812 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003b9_CLKINV_19810 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003aa_DYMUX_19826 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003aa_CLKINV_19824 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047b_DYMUX_19835 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000047b_CLKINV_19833 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c7_DXMUX_19851 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c7_DYMUX_19846 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c7_CLKINV_19844 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ab_DYMUX_19860 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ab_CLKINV_19858 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a7_DXMUX_19876 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a7_DYMUX_19871 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a7_CLKINV_19869 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000499_DXMUX_19892 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000499_DYMUX_19887 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000499_CLKINV_19885 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048a_DYMUX_19901 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048a_CLKINV_19899 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d5_DXMUX_19917 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d5_DYMUX_19912 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d5_CLKINV_19910 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cb_DYMUX_19926 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001cb_CLKINV_19924 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048b_DYMUX_19935 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000048b_CLKINV_19933 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c9_DXMUX_19951 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c9_DYMUX_19946 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003c9_CLKINV_19944 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ba_DYMUX_19960 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003ba_CLKINV_19958 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b7_DXMUX_19976 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b7_DYMUX_19971 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b7_CLKINV_19969 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a9_DXMUX_19992 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a9_DYMUX_19987 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004a9_CLKINV_19985 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049a_DYMUX_20001 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049a_CLKINV_19999 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d7_DXMUX_20017 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d7_DYMUX_20012 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d7_CLKINV_20010 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e5_DYMUX_20026 : STD_LOGIC; 
  signal divisao_blk00000003_sig000001e5_CLKINV_20024 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049b_DYMUX_20035 : STD_LOGIC; 
  signal divisao_blk00000003_sig0000049b_CLKINV_20033 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000200_DYMUX_20044 : STD_LOGIC; 
  signal divisao_blk00000003_sig00000200_CLKINV_20042 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c7_DXMUX_20060 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c7_DYMUX_20055 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c7_CLKINV_20053 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b9_DXMUX_20076 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b9_DYMUX_20071 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004b9_CLKINV_20069 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004aa_DYMUX_20085 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004aa_CLKINV_20083 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ab_DYMUX_20094 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ab_CLKINV_20092 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d9_DXMUX_20110 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d9_DYMUX_20105 : STD_LOGIC; 
  signal divisao_blk00000003_sig000003d9_CLKINV_20103 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c9_DXMUX_20126 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c9_DYMUX_20121 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004c9_CLKINV_20119 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ba_DYMUX_20135 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ba_CLKINV_20133 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bb_DYMUX_20144 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004bb_CLKINV_20142 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ca_DYMUX_20153 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004ca_CLKINV_20151 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cb_DYMUX_20162 : STD_LOGIC; 
  signal divisao_blk00000003_sig000004cb_CLKINV_20160 : STD_LOGIC; 
  signal sub2_not00011_20175 : STD_LOGIC; 
  signal addra_0_DXMUX_20204 : STD_LOGIC; 
  signal N01_pack_1 : STD_LOGIC; 
  signal addra_0_CLKINVNOT : STD_LOGIC; 
  signal variancia_0_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal variance_0_1_11130 : STD_LOGIC; 
  signal variancia_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal variancia_1_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal variance_1_1_11147 : STD_LOGIC; 
  signal variancia_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal variancia_2_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal variance_2_1_11164 : STD_LOGIC; 
  signal variancia_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal variancia_3_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal variance_3_1_11181 : STD_LOGIC; 
  signal variancia_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal variancia_4_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal variance_4_1_11198 : STD_LOGIC; 
  signal variancia_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal variancia_5_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal variance_5_1_11215 : STD_LOGIC; 
  signal variancia_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal media_0_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal avg_0_1_11264 : STD_LOGIC; 
  signal media_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal media_1_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal avg_1_1_11281 : STD_LOGIC; 
  signal media_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal media_2_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal avg_2_1_11298 : STD_LOGIC; 
  signal media_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal media_3_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal avg_3_1_11315 : STD_LOGIC; 
  signal media_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal media_4_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal avg_4_1_11332 : STD_LOGIC; 
  signal media_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal media_5_OUTPUT_OFF_ODDRIN1_MUX : STD_LOGIC; 
  signal avg_5_1_11349 : STD_LOGIC; 
  signal media_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal desvio_3_OUTPUT_OFF_O1INV_11249 : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_divisao_blk00000003_sig00000134_CYMUXG2_IA_UNCONNECTED : STD_LOGIC; 
  signal NlwInverterSignal_counterdiv_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counterdiv_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counterdiv_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counterdiv_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_11_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_12_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_13_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_14_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_16_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_11_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_number_of_workers_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_number_of_workers_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_16_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_15_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dividend_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_0_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_1_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_2_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_3_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_4_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_variance_5_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_0_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_1_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_2_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_3_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_4_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_5_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_deviation_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counterdiv_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counter_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_23_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_15_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_addra_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dia_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dia_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dia_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dia_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_dia_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_11_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_12_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_13_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_14_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_15_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_16_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counter_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counter_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counter_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_counter_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_6_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_7_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_8_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub2_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sub_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_11_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_12_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_13_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_14_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_15_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_16_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_sum_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_shortsub_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_11_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_12_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_13_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_14_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_15_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_16_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_power_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_3_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_5_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_4_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_9_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_10_CLK : STD_LOGIC; 
  signal NlwInverterSignal_deviation_2_CLK : STD_LOGIC; 
  signal NlwInverterSignal_deviation_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_11_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_12_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_22_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_13_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_14_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_s_current_19_CLK : STD_LOGIC; 
  signal NlwInverterSignal_number_of_workers_1_CLK : STD_LOGIC; 
  signal NlwInverterSignal_number_of_workers_0_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_20_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_21_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_12_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_13_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_14_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_15_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_16_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_17_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_18_CLK : STD_LOGIC; 
  signal NlwInverterSignal_avg_19_CLK : STD_LOGIC; 
  signal sum : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal dia : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal sum_addsub0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal power : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal sub2 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal power_addsub0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal avg : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal sub_addsub0000 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Msub_sub_addsub0000_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal divisao_fractional : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal s_current : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal addra : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal addra_share0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Maddsub_addra_share0000_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal quotient : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal deviation : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal shortsub : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sub2_mult0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal douta : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal variance : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal counterdiv : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal counter : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal number_of_workers : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal dividend : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal sub : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Madd_sum_addsub0000_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Madd_power_addsub0000_lut : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal Msub_sub_addsub0000_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal s_current_or0000_wg_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal s_current_or0000_wg_cy : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Mcompar_sub_cmp_gt0000_lut : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal counterdiv_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal counter_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal number_of_workers_add0000 : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal dividend_mux0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal addra_mux0002 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal dia_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal sub_mux0002 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal sum_mux0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal sub2_mux0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal shortsub_mux0000 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal power_mux0000 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal sub_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal deviation_mux0005 : STD_LOGIC_VECTOR ( 2 downto 1 ); 
begin
  sum_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_0_XORF_5856,
      O => sum_addsub0000(0)
    );
  sum_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_0_CYINIT_5855,
      I1 => Madd_sum_addsub0000_lut(0),
      O => sum_addsub0000_0_XORF_5856
    );
  sum_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_0_CY0F_5854,
      IB => sum_addsub0000_0_CYINIT_5855,
      SEL => sum_addsub0000_0_CYSELF_5846,
      O => Madd_sum_addsub0000_cy_0_Q
    );
  sum_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_0_BXINV_5844,
      O => sum_addsub0000_0_CYINIT_5855
    );
  sum_addsub0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum(0),
      O => sum_addsub0000_0_CY0F_5854
    );
  sum_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_lut(0),
      O => sum_addsub0000_0_CYSELF_5846
    );
  sum_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => sum_addsub0000_0_BXINV_5844
    );
  sum_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_0_XORG_5842,
      O => sum_addsub0000(1)
    );
  sum_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_0_Q,
      I1 => Madd_sum_addsub0000_lut(1),
      O => sum_addsub0000_0_XORG_5842
    );
  sum_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_0_CYMUXG_5841,
      O => Madd_sum_addsub0000_cy_1_Q
    );
  sum_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => sum_addsub0000_0_CY0G_5839,
      IB => Madd_sum_addsub0000_cy_0_Q,
      SEL => sum_addsub0000_0_CYSELG_5831,
      O => sum_addsub0000_0_CYMUXG_5841
    );
  sum_addsub0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum(1),
      O => sum_addsub0000_0_CY0G_5839
    );
  sum_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_lut(1),
      O => sum_addsub0000_0_CYSELG_5831
    );
  sum_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_2_XORF_5895,
      O => sum_addsub0000(2)
    );
  sum_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_2_CYINIT_5894,
      I1 => Madd_sum_addsub0000_lut(2),
      O => sum_addsub0000_2_XORF_5895
    );
  sum_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_2_CY0F_5893,
      IB => sum_addsub0000_2_CYINIT_5894,
      SEL => sum_addsub0000_2_CYSELF_5881,
      O => Madd_sum_addsub0000_cy_2_Q
    );
  sum_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_2_CY0F_5893,
      IB => sum_addsub0000_2_CY0F_5893,
      SEL => sum_addsub0000_2_CYSELF_5881,
      O => sum_addsub0000_2_CYMUXF2_5876
    );
  sum_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_1_Q,
      O => sum_addsub0000_2_CYINIT_5894
    );
  sum_addsub0000_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum(2),
      O => sum_addsub0000_2_CY0F_5893
    );
  sum_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_lut(2),
      O => sum_addsub0000_2_CYSELF_5881
    );
  sum_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_2_XORG_5883,
      O => sum_addsub0000(3)
    );
  sum_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_2_Q,
      I1 => Madd_sum_addsub0000_lut(3),
      O => sum_addsub0000_2_XORG_5883
    );
  sum_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_2_CYMUXFAST_5880,
      O => Madd_sum_addsub0000_cy_3_Q
    );
  sum_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_1_Q,
      O => sum_addsub0000_2_FASTCARRY_5878
    );
  sum_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_2_CYSELG_5867,
      I1 => sum_addsub0000_2_CYSELF_5881,
      O => sum_addsub0000_2_CYAND_5879
    );
  sum_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_2_CYMUXG2_5877,
      IB => sum_addsub0000_2_FASTCARRY_5878,
      SEL => sum_addsub0000_2_CYAND_5879,
      O => sum_addsub0000_2_CYMUXFAST_5880
    );
  sum_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_2_CY0G_5875,
      IB => sum_addsub0000_2_CYMUXF2_5876,
      SEL => sum_addsub0000_2_CYSELG_5867,
      O => sum_addsub0000_2_CYMUXG2_5877
    );
  sum_addsub0000_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum(3),
      O => sum_addsub0000_2_CY0G_5875
    );
  sum_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_lut(3),
      O => sum_addsub0000_2_CYSELG_5867
    );
  sum_addsub0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_4_LOGIC_ZERO_5914
    );
  sum_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_4_XORF_5934,
      O => sum_addsub0000(4)
    );
  sum_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_4_CYINIT_5933,
      I1 => Madd_sum_addsub0000_lut(4),
      O => sum_addsub0000_4_XORF_5934
    );
  sum_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_4_CY0F_5932,
      IB => sum_addsub0000_4_CYINIT_5933,
      SEL => sum_addsub0000_4_CYSELF_5920,
      O => Madd_sum_addsub0000_cy_4_Q
    );
  sum_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_4_CY0F_5932,
      IB => sum_addsub0000_4_CY0F_5932,
      SEL => sum_addsub0000_4_CYSELF_5920,
      O => sum_addsub0000_4_CYMUXF2_5915
    );
  sum_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_3_Q,
      O => sum_addsub0000_4_CYINIT_5933
    );
  sum_addsub0000_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum(4),
      O => sum_addsub0000_4_CY0F_5932
    );
  sum_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_lut(4),
      O => sum_addsub0000_4_CYSELF_5920
    );
  sum_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_4_XORG_5922,
      O => sum_addsub0000(5)
    );
  sum_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_4_Q,
      I1 => sum_addsub0000_4_G,
      O => sum_addsub0000_4_XORG_5922
    );
  sum_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_4_CYMUXFAST_5919,
      O => Madd_sum_addsub0000_cy_5_Q
    );
  sum_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_3_Q,
      O => sum_addsub0000_4_FASTCARRY_5917
    );
  sum_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_4_CYSELG_5905,
      I1 => sum_addsub0000_4_CYSELF_5920,
      O => sum_addsub0000_4_CYAND_5918
    );
  sum_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_4_CYMUXG2_5916,
      IB => sum_addsub0000_4_FASTCARRY_5917,
      SEL => sum_addsub0000_4_CYAND_5918,
      O => sum_addsub0000_4_CYMUXFAST_5919
    );
  sum_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_4_LOGIC_ZERO_5914,
      IB => sum_addsub0000_4_CYMUXF2_5915,
      SEL => sum_addsub0000_4_CYSELG_5905,
      O => sum_addsub0000_4_CYMUXG2_5916
    );
  sum_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_4_G,
      O => sum_addsub0000_4_CYSELG_5905
    );
  sum_addsub0000_6_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_6_LOGIC_ZERO_5952
    );
  sum_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_6_XORF_5972,
      O => sum_addsub0000(6)
    );
  sum_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_6_CYINIT_5971,
      I1 => sum_addsub0000_6_F,
      O => sum_addsub0000_6_XORF_5972
    );
  sum_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_6_LOGIC_ZERO_5952,
      IB => sum_addsub0000_6_CYINIT_5971,
      SEL => sum_addsub0000_6_CYSELF_5958,
      O => Madd_sum_addsub0000_cy_6_Q
    );
  sum_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_6_LOGIC_ZERO_5952,
      IB => sum_addsub0000_6_LOGIC_ZERO_5952,
      SEL => sum_addsub0000_6_CYSELF_5958,
      O => sum_addsub0000_6_CYMUXF2_5953
    );
  sum_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_5_Q,
      O => sum_addsub0000_6_CYINIT_5971
    );
  sum_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_6_F,
      O => sum_addsub0000_6_CYSELF_5958
    );
  sum_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_6_XORG_5960,
      O => sum_addsub0000(7)
    );
  sum_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_6_Q,
      I1 => sum_addsub0000_6_G,
      O => sum_addsub0000_6_XORG_5960
    );
  sum_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_6_CYMUXFAST_5957,
      O => Madd_sum_addsub0000_cy_7_Q
    );
  sum_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_5_Q,
      O => sum_addsub0000_6_FASTCARRY_5955
    );
  sum_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_6_CYSELG_5943,
      I1 => sum_addsub0000_6_CYSELF_5958,
      O => sum_addsub0000_6_CYAND_5956
    );
  sum_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_6_CYMUXG2_5954,
      IB => sum_addsub0000_6_FASTCARRY_5955,
      SEL => sum_addsub0000_6_CYAND_5956,
      O => sum_addsub0000_6_CYMUXFAST_5957
    );
  sum_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_6_LOGIC_ZERO_5952,
      IB => sum_addsub0000_6_CYMUXF2_5953,
      SEL => sum_addsub0000_6_CYSELG_5943,
      O => sum_addsub0000_6_CYMUXG2_5954
    );
  sum_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_6_G,
      O => sum_addsub0000_6_CYSELG_5943
    );
  sum_addsub0000_8_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_8_LOGIC_ZERO_5990
    );
  sum_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_8_XORF_6010,
      O => sum_addsub0000(8)
    );
  sum_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_8_CYINIT_6009,
      I1 => sum_addsub0000_8_F,
      O => sum_addsub0000_8_XORF_6010
    );
  sum_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_8_LOGIC_ZERO_5990,
      IB => sum_addsub0000_8_CYINIT_6009,
      SEL => sum_addsub0000_8_CYSELF_5996,
      O => Madd_sum_addsub0000_cy_8_Q
    );
  sum_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_8_LOGIC_ZERO_5990,
      IB => sum_addsub0000_8_LOGIC_ZERO_5990,
      SEL => sum_addsub0000_8_CYSELF_5996,
      O => sum_addsub0000_8_CYMUXF2_5991
    );
  sum_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_7_Q,
      O => sum_addsub0000_8_CYINIT_6009
    );
  sum_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_8_F,
      O => sum_addsub0000_8_CYSELF_5996
    );
  sum_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_8_XORG_5998,
      O => sum_addsub0000(9)
    );
  sum_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_8_Q,
      I1 => sum_addsub0000_8_G,
      O => sum_addsub0000_8_XORG_5998
    );
  sum_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_8_CYMUXFAST_5995,
      O => Madd_sum_addsub0000_cy_9_Q
    );
  sum_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_7_Q,
      O => sum_addsub0000_8_FASTCARRY_5993
    );
  sum_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_8_CYSELG_5981,
      I1 => sum_addsub0000_8_CYSELF_5996,
      O => sum_addsub0000_8_CYAND_5994
    );
  sum_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_8_CYMUXG2_5992,
      IB => sum_addsub0000_8_FASTCARRY_5993,
      SEL => sum_addsub0000_8_CYAND_5994,
      O => sum_addsub0000_8_CYMUXFAST_5995
    );
  sum_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_8_LOGIC_ZERO_5990,
      IB => sum_addsub0000_8_CYMUXF2_5991,
      SEL => sum_addsub0000_8_CYSELG_5981,
      O => sum_addsub0000_8_CYMUXG2_5992
    );
  sum_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_8_G,
      O => sum_addsub0000_8_CYSELG_5981
    );
  sum_addsub0000_10_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_10_LOGIC_ZERO_6028
    );
  sum_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_10_XORF_6048,
      O => sum_addsub0000(10)
    );
  sum_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_10_CYINIT_6047,
      I1 => sum_addsub0000_10_F,
      O => sum_addsub0000_10_XORF_6048
    );
  sum_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_10_LOGIC_ZERO_6028,
      IB => sum_addsub0000_10_CYINIT_6047,
      SEL => sum_addsub0000_10_CYSELF_6034,
      O => Madd_sum_addsub0000_cy_10_Q
    );
  sum_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_10_LOGIC_ZERO_6028,
      IB => sum_addsub0000_10_LOGIC_ZERO_6028,
      SEL => sum_addsub0000_10_CYSELF_6034,
      O => sum_addsub0000_10_CYMUXF2_6029
    );
  sum_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_9_Q,
      O => sum_addsub0000_10_CYINIT_6047
    );
  sum_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_10_F,
      O => sum_addsub0000_10_CYSELF_6034
    );
  sum_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_10_XORG_6036,
      O => sum_addsub0000(11)
    );
  sum_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_10_Q,
      I1 => sum_addsub0000_10_G,
      O => sum_addsub0000_10_XORG_6036
    );
  sum_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_10_CYMUXFAST_6033,
      O => Madd_sum_addsub0000_cy_11_Q
    );
  sum_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_9_Q,
      O => sum_addsub0000_10_FASTCARRY_6031
    );
  sum_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_10_CYSELG_6019,
      I1 => sum_addsub0000_10_CYSELF_6034,
      O => sum_addsub0000_10_CYAND_6032
    );
  sum_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_10_CYMUXG2_6030,
      IB => sum_addsub0000_10_FASTCARRY_6031,
      SEL => sum_addsub0000_10_CYAND_6032,
      O => sum_addsub0000_10_CYMUXFAST_6033
    );
  sum_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_10_LOGIC_ZERO_6028,
      IB => sum_addsub0000_10_CYMUXF2_6029,
      SEL => sum_addsub0000_10_CYSELG_6019,
      O => sum_addsub0000_10_CYMUXG2_6030
    );
  sum_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_10_G,
      O => sum_addsub0000_10_CYSELG_6019
    );
  sum_addsub0000_12_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_12_LOGIC_ZERO_6066
    );
  sum_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_12_XORF_6086,
      O => sum_addsub0000(12)
    );
  sum_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_12_CYINIT_6085,
      I1 => sum_addsub0000_12_F,
      O => sum_addsub0000_12_XORF_6086
    );
  sum_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_12_LOGIC_ZERO_6066,
      IB => sum_addsub0000_12_CYINIT_6085,
      SEL => sum_addsub0000_12_CYSELF_6072,
      O => Madd_sum_addsub0000_cy_12_Q
    );
  sum_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_12_LOGIC_ZERO_6066,
      IB => sum_addsub0000_12_LOGIC_ZERO_6066,
      SEL => sum_addsub0000_12_CYSELF_6072,
      O => sum_addsub0000_12_CYMUXF2_6067
    );
  sum_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_11_Q,
      O => sum_addsub0000_12_CYINIT_6085
    );
  sum_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_12_F,
      O => sum_addsub0000_12_CYSELF_6072
    );
  sum_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_12_XORG_6074,
      O => sum_addsub0000(13)
    );
  sum_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_12_Q,
      I1 => sum_addsub0000_12_G,
      O => sum_addsub0000_12_XORG_6074
    );
  sum_addsub0000_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_12_CYMUXFAST_6071,
      O => Madd_sum_addsub0000_cy_13_Q
    );
  sum_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_11_Q,
      O => sum_addsub0000_12_FASTCARRY_6069
    );
  sum_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_12_CYSELG_6057,
      I1 => sum_addsub0000_12_CYSELF_6072,
      O => sum_addsub0000_12_CYAND_6070
    );
  sum_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_12_CYMUXG2_6068,
      IB => sum_addsub0000_12_FASTCARRY_6069,
      SEL => sum_addsub0000_12_CYAND_6070,
      O => sum_addsub0000_12_CYMUXFAST_6071
    );
  sum_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_12_LOGIC_ZERO_6066,
      IB => sum_addsub0000_12_CYMUXF2_6067,
      SEL => sum_addsub0000_12_CYSELG_6057,
      O => sum_addsub0000_12_CYMUXG2_6068
    );
  sum_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_12_G,
      O => sum_addsub0000_12_CYSELG_6057
    );
  sum_addsub0000_14_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_14_LOGIC_ZERO_6104
    );
  sum_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_14_XORF_6124,
      O => sum_addsub0000(14)
    );
  sum_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_14_CYINIT_6123,
      I1 => sum_addsub0000_14_F,
      O => sum_addsub0000_14_XORF_6124
    );
  sum_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_14_LOGIC_ZERO_6104,
      IB => sum_addsub0000_14_CYINIT_6123,
      SEL => sum_addsub0000_14_CYSELF_6110,
      O => Madd_sum_addsub0000_cy_14_Q
    );
  sum_addsub0000_14_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_14_LOGIC_ZERO_6104,
      IB => sum_addsub0000_14_LOGIC_ZERO_6104,
      SEL => sum_addsub0000_14_CYSELF_6110,
      O => sum_addsub0000_14_CYMUXF2_6105
    );
  sum_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_13_Q,
      O => sum_addsub0000_14_CYINIT_6123
    );
  sum_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_14_F,
      O => sum_addsub0000_14_CYSELF_6110
    );
  sum_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_14_XORG_6112,
      O => sum_addsub0000(15)
    );
  sum_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_14_Q,
      I1 => sum_addsub0000_14_G,
      O => sum_addsub0000_14_XORG_6112
    );
  sum_addsub0000_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_14_CYMUXFAST_6109,
      O => Madd_sum_addsub0000_cy_15_Q
    );
  sum_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_13_Q,
      O => sum_addsub0000_14_FASTCARRY_6107
    );
  sum_addsub0000_14_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_14_CYSELG_6095,
      I1 => sum_addsub0000_14_CYSELF_6110,
      O => sum_addsub0000_14_CYAND_6108
    );
  sum_addsub0000_14_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_14_CYMUXG2_6106,
      IB => sum_addsub0000_14_FASTCARRY_6107,
      SEL => sum_addsub0000_14_CYAND_6108,
      O => sum_addsub0000_14_CYMUXFAST_6109
    );
  sum_addsub0000_14_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_14_LOGIC_ZERO_6104,
      IB => sum_addsub0000_14_CYMUXF2_6105,
      SEL => sum_addsub0000_14_CYSELG_6095,
      O => sum_addsub0000_14_CYMUXG2_6106
    );
  sum_addsub0000_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_14_G,
      O => sum_addsub0000_14_CYSELG_6095
    );
  sum_addsub0000_16_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_16_LOGIC_ZERO_6142
    );
  sum_addsub0000_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_16_XORF_6162,
      O => sum_addsub0000(16)
    );
  sum_addsub0000_16_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_16_CYINIT_6161,
      I1 => sum_addsub0000_16_F,
      O => sum_addsub0000_16_XORF_6162
    );
  sum_addsub0000_16_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_16_LOGIC_ZERO_6142,
      IB => sum_addsub0000_16_CYINIT_6161,
      SEL => sum_addsub0000_16_CYSELF_6148,
      O => Madd_sum_addsub0000_cy_16_Q
    );
  sum_addsub0000_16_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_16_LOGIC_ZERO_6142,
      IB => sum_addsub0000_16_LOGIC_ZERO_6142,
      SEL => sum_addsub0000_16_CYSELF_6148,
      O => sum_addsub0000_16_CYMUXF2_6143
    );
  sum_addsub0000_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_15_Q,
      O => sum_addsub0000_16_CYINIT_6161
    );
  sum_addsub0000_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_16_F,
      O => sum_addsub0000_16_CYSELF_6148
    );
  sum_addsub0000_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_16_XORG_6150,
      O => sum_addsub0000(17)
    );
  sum_addsub0000_16_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_16_Q,
      I1 => sum_addsub0000_16_G,
      O => sum_addsub0000_16_XORG_6150
    );
  sum_addsub0000_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_16_CYMUXFAST_6147,
      O => Madd_sum_addsub0000_cy_17_Q
    );
  sum_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_15_Q,
      O => sum_addsub0000_16_FASTCARRY_6145
    );
  sum_addsub0000_16_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_16_CYSELG_6133,
      I1 => sum_addsub0000_16_CYSELF_6148,
      O => sum_addsub0000_16_CYAND_6146
    );
  sum_addsub0000_16_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_16_CYMUXG2_6144,
      IB => sum_addsub0000_16_FASTCARRY_6145,
      SEL => sum_addsub0000_16_CYAND_6146,
      O => sum_addsub0000_16_CYMUXFAST_6147
    );
  sum_addsub0000_16_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_16_LOGIC_ZERO_6142,
      IB => sum_addsub0000_16_CYMUXF2_6143,
      SEL => sum_addsub0000_16_CYSELG_6133,
      O => sum_addsub0000_16_CYMUXG2_6144
    );
  sum_addsub0000_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_16_G,
      O => sum_addsub0000_16_CYSELG_6133
    );
  sum_addsub0000_18_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_18_LOGIC_ZERO_6180
    );
  sum_addsub0000_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_18_XORF_6200,
      O => sum_addsub0000(18)
    );
  sum_addsub0000_18_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_18_CYINIT_6199,
      I1 => sum_addsub0000_18_F,
      O => sum_addsub0000_18_XORF_6200
    );
  sum_addsub0000_18_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_18_LOGIC_ZERO_6180,
      IB => sum_addsub0000_18_CYINIT_6199,
      SEL => sum_addsub0000_18_CYSELF_6186,
      O => Madd_sum_addsub0000_cy_18_Q
    );
  sum_addsub0000_18_CYMUXF2 : X_MUX2
    port map (
      IA => sum_addsub0000_18_LOGIC_ZERO_6180,
      IB => sum_addsub0000_18_LOGIC_ZERO_6180,
      SEL => sum_addsub0000_18_CYSELF_6186,
      O => sum_addsub0000_18_CYMUXF2_6181
    );
  sum_addsub0000_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_17_Q,
      O => sum_addsub0000_18_CYINIT_6199
    );
  sum_addsub0000_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_18_F,
      O => sum_addsub0000_18_CYSELF_6186
    );
  sum_addsub0000_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_18_XORG_6188,
      O => sum_addsub0000(19)
    );
  sum_addsub0000_18_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_18_Q,
      I1 => sum_addsub0000_18_G,
      O => sum_addsub0000_18_XORG_6188
    );
  sum_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_sum_addsub0000_cy_17_Q,
      O => sum_addsub0000_18_FASTCARRY_6183
    );
  sum_addsub0000_18_CYAND : X_AND2
    port map (
      I0 => sum_addsub0000_18_CYSELG_6171,
      I1 => sum_addsub0000_18_CYSELF_6186,
      O => sum_addsub0000_18_CYAND_6184
    );
  sum_addsub0000_18_CYMUXFAST : X_MUX2
    port map (
      IA => sum_addsub0000_18_CYMUXG2_6182,
      IB => sum_addsub0000_18_FASTCARRY_6183,
      SEL => sum_addsub0000_18_CYAND_6184,
      O => sum_addsub0000_18_CYMUXFAST_6185
    );
  sum_addsub0000_18_CYMUXG2 : X_MUX2
    port map (
      IA => sum_addsub0000_18_LOGIC_ZERO_6180,
      IB => sum_addsub0000_18_CYMUXF2_6181,
      SEL => sum_addsub0000_18_CYSELG_6171,
      O => sum_addsub0000_18_CYMUXG2_6182
    );
  sum_addsub0000_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_18_G,
      O => sum_addsub0000_18_CYSELG_6171
    );
  sum_addsub0000_20_LOGIC_ZERO : X_ZERO
    port map (
      O => sum_addsub0000_20_LOGIC_ZERO_6230
    );
  sum_addsub0000_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_20_XORF_6231,
      O => sum_addsub0000(20)
    );
  sum_addsub0000_20_XORF : X_XOR2
    port map (
      I0 => sum_addsub0000_20_CYINIT_6229,
      I1 => sum_addsub0000_20_F,
      O => sum_addsub0000_20_XORF_6231
    );
  sum_addsub0000_20_CYMUXF : X_MUX2
    port map (
      IA => sum_addsub0000_20_LOGIC_ZERO_6230,
      IB => sum_addsub0000_20_CYINIT_6229,
      SEL => sum_addsub0000_20_CYSELF_6220,
      O => Madd_sum_addsub0000_cy_20_Q
    );
  sum_addsub0000_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_18_CYMUXFAST_6185,
      O => sum_addsub0000_20_CYINIT_6229
    );
  sum_addsub0000_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_20_F,
      O => sum_addsub0000_20_CYSELF_6220
    );
  sum_addsub0000_20_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_addsub0000_20_XORG_6217,
      O => sum_addsub0000(21)
    );
  sum_addsub0000_20_XORG : X_XOR2
    port map (
      I0 => Madd_sum_addsub0000_cy_20_Q,
      I1 => sum_21_rt_6214,
      O => sum_addsub0000_20_XORG_6217
    );
  power_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_0_XORF_6267,
      O => power_addsub0000(0)
    );
  power_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_0_CYINIT_6266,
      I1 => Madd_power_addsub0000_lut(0),
      O => power_addsub0000_0_XORF_6267
    );
  power_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_0_CY0F_6265,
      IB => power_addsub0000_0_CYINIT_6266,
      SEL => power_addsub0000_0_CYSELF_6257,
      O => Madd_power_addsub0000_cy_0_Q
    );
  power_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_0_BXINV_6255,
      O => power_addsub0000_0_CYINIT_6266
    );
  power_addsub0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(0),
      O => power_addsub0000_0_CY0F_6265
    );
  power_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(0),
      O => power_addsub0000_0_CYSELF_6257
    );
  power_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => power_addsub0000_0_BXINV_6255
    );
  power_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_0_XORG_6253,
      O => power_addsub0000(1)
    );
  power_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_0_Q,
      I1 => Madd_power_addsub0000_lut(1),
      O => power_addsub0000_0_XORG_6253
    );
  power_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_0_CYMUXG_6252,
      O => Madd_power_addsub0000_cy_1_Q
    );
  power_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => power_addsub0000_0_CY0G_6250,
      IB => Madd_power_addsub0000_cy_0_Q,
      SEL => power_addsub0000_0_CYSELG_6242,
      O => power_addsub0000_0_CYMUXG_6252
    );
  power_addsub0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(1),
      O => power_addsub0000_0_CY0G_6250
    );
  power_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(1),
      O => power_addsub0000_0_CYSELG_6242
    );
  power_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_2_XORF_6306,
      O => power_addsub0000(2)
    );
  power_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_2_CYINIT_6305,
      I1 => Madd_power_addsub0000_lut(2),
      O => power_addsub0000_2_XORF_6306
    );
  power_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_2_CY0F_6304,
      IB => power_addsub0000_2_CYINIT_6305,
      SEL => power_addsub0000_2_CYSELF_6292,
      O => Madd_power_addsub0000_cy_2_Q
    );
  power_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_2_CY0F_6304,
      IB => power_addsub0000_2_CY0F_6304,
      SEL => power_addsub0000_2_CYSELF_6292,
      O => power_addsub0000_2_CYMUXF2_6287
    );
  power_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_1_Q,
      O => power_addsub0000_2_CYINIT_6305
    );
  power_addsub0000_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(2),
      O => power_addsub0000_2_CY0F_6304
    );
  power_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(2),
      O => power_addsub0000_2_CYSELF_6292
    );
  power_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_2_XORG_6294,
      O => power_addsub0000(3)
    );
  power_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_2_Q,
      I1 => Madd_power_addsub0000_lut(3),
      O => power_addsub0000_2_XORG_6294
    );
  power_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_2_CYMUXFAST_6291,
      O => Madd_power_addsub0000_cy_3_Q
    );
  power_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_1_Q,
      O => power_addsub0000_2_FASTCARRY_6289
    );
  power_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_2_CYSELG_6278,
      I1 => power_addsub0000_2_CYSELF_6292,
      O => power_addsub0000_2_CYAND_6290
    );
  power_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_2_CYMUXG2_6288,
      IB => power_addsub0000_2_FASTCARRY_6289,
      SEL => power_addsub0000_2_CYAND_6290,
      O => power_addsub0000_2_CYMUXFAST_6291
    );
  power_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_2_CY0G_6286,
      IB => power_addsub0000_2_CYMUXF2_6287,
      SEL => power_addsub0000_2_CYSELG_6278,
      O => power_addsub0000_2_CYMUXG2_6288
    );
  power_addsub0000_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(3),
      O => power_addsub0000_2_CY0G_6286
    );
  power_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(3),
      O => power_addsub0000_2_CYSELG_6278
    );
  power_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_4_XORF_6345,
      O => power_addsub0000(4)
    );
  power_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_4_CYINIT_6344,
      I1 => Madd_power_addsub0000_lut(4),
      O => power_addsub0000_4_XORF_6345
    );
  power_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_4_CY0F_6343,
      IB => power_addsub0000_4_CYINIT_6344,
      SEL => power_addsub0000_4_CYSELF_6331,
      O => Madd_power_addsub0000_cy_4_Q
    );
  power_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_4_CY0F_6343,
      IB => power_addsub0000_4_CY0F_6343,
      SEL => power_addsub0000_4_CYSELF_6331,
      O => power_addsub0000_4_CYMUXF2_6326
    );
  power_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_3_Q,
      O => power_addsub0000_4_CYINIT_6344
    );
  power_addsub0000_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(4),
      O => power_addsub0000_4_CY0F_6343
    );
  power_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(4),
      O => power_addsub0000_4_CYSELF_6331
    );
  power_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_4_XORG_6333,
      O => power_addsub0000(5)
    );
  power_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_4_Q,
      I1 => Madd_power_addsub0000_lut(5),
      O => power_addsub0000_4_XORG_6333
    );
  power_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_4_CYMUXFAST_6330,
      O => Madd_power_addsub0000_cy_5_Q
    );
  power_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_3_Q,
      O => power_addsub0000_4_FASTCARRY_6328
    );
  power_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_4_CYSELG_6317,
      I1 => power_addsub0000_4_CYSELF_6331,
      O => power_addsub0000_4_CYAND_6329
    );
  power_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_4_CYMUXG2_6327,
      IB => power_addsub0000_4_FASTCARRY_6328,
      SEL => power_addsub0000_4_CYAND_6329,
      O => power_addsub0000_4_CYMUXFAST_6330
    );
  power_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_4_CY0G_6325,
      IB => power_addsub0000_4_CYMUXF2_6326,
      SEL => power_addsub0000_4_CYSELG_6317,
      O => power_addsub0000_4_CYMUXG2_6327
    );
  power_addsub0000_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(5),
      O => power_addsub0000_4_CY0G_6325
    );
  power_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(5),
      O => power_addsub0000_4_CYSELG_6317
    );
  power_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_6_XORF_6384,
      O => power_addsub0000(6)
    );
  power_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_6_CYINIT_6383,
      I1 => Madd_power_addsub0000_lut(6),
      O => power_addsub0000_6_XORF_6384
    );
  power_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_6_CY0F_6382,
      IB => power_addsub0000_6_CYINIT_6383,
      SEL => power_addsub0000_6_CYSELF_6370,
      O => Madd_power_addsub0000_cy_6_Q
    );
  power_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_6_CY0F_6382,
      IB => power_addsub0000_6_CY0F_6382,
      SEL => power_addsub0000_6_CYSELF_6370,
      O => power_addsub0000_6_CYMUXF2_6365
    );
  power_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_5_Q,
      O => power_addsub0000_6_CYINIT_6383
    );
  power_addsub0000_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(6),
      O => power_addsub0000_6_CY0F_6382
    );
  power_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(6),
      O => power_addsub0000_6_CYSELF_6370
    );
  power_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_6_XORG_6372,
      O => power_addsub0000(7)
    );
  power_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_6_Q,
      I1 => Madd_power_addsub0000_lut(7),
      O => power_addsub0000_6_XORG_6372
    );
  power_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_6_CYMUXFAST_6369,
      O => Madd_power_addsub0000_cy_7_Q
    );
  power_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_5_Q,
      O => power_addsub0000_6_FASTCARRY_6367
    );
  power_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_6_CYSELG_6356,
      I1 => power_addsub0000_6_CYSELF_6370,
      O => power_addsub0000_6_CYAND_6368
    );
  power_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_6_CYMUXG2_6366,
      IB => power_addsub0000_6_FASTCARRY_6367,
      SEL => power_addsub0000_6_CYAND_6368,
      O => power_addsub0000_6_CYMUXFAST_6369
    );
  power_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_6_CY0G_6364,
      IB => power_addsub0000_6_CYMUXF2_6365,
      SEL => power_addsub0000_6_CYSELG_6356,
      O => power_addsub0000_6_CYMUXG2_6366
    );
  power_addsub0000_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(7),
      O => power_addsub0000_6_CY0G_6364
    );
  power_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(7),
      O => power_addsub0000_6_CYSELG_6356
    );
  power_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_8_XORF_6423,
      O => power_addsub0000(8)
    );
  power_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_8_CYINIT_6422,
      I1 => Madd_power_addsub0000_lut(8),
      O => power_addsub0000_8_XORF_6423
    );
  power_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_8_CY0F_6421,
      IB => power_addsub0000_8_CYINIT_6422,
      SEL => power_addsub0000_8_CYSELF_6409,
      O => Madd_power_addsub0000_cy_8_Q
    );
  power_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_8_CY0F_6421,
      IB => power_addsub0000_8_CY0F_6421,
      SEL => power_addsub0000_8_CYSELF_6409,
      O => power_addsub0000_8_CYMUXF2_6404
    );
  power_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_7_Q,
      O => power_addsub0000_8_CYINIT_6422
    );
  power_addsub0000_8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(8),
      O => power_addsub0000_8_CY0F_6421
    );
  power_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(8),
      O => power_addsub0000_8_CYSELF_6409
    );
  power_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_8_XORG_6411,
      O => power_addsub0000(9)
    );
  power_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_8_Q,
      I1 => Madd_power_addsub0000_lut(9),
      O => power_addsub0000_8_XORG_6411
    );
  power_addsub0000_8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_8_CYMUXFAST_6408,
      O => Madd_power_addsub0000_cy_9_Q
    );
  power_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_7_Q,
      O => power_addsub0000_8_FASTCARRY_6406
    );
  power_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_8_CYSELG_6395,
      I1 => power_addsub0000_8_CYSELF_6409,
      O => power_addsub0000_8_CYAND_6407
    );
  power_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_8_CYMUXG2_6405,
      IB => power_addsub0000_8_FASTCARRY_6406,
      SEL => power_addsub0000_8_CYAND_6407,
      O => power_addsub0000_8_CYMUXFAST_6408
    );
  power_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_8_CY0G_6403,
      IB => power_addsub0000_8_CYMUXF2_6404,
      SEL => power_addsub0000_8_CYSELG_6395,
      O => power_addsub0000_8_CYMUXG2_6405
    );
  power_addsub0000_8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(9),
      O => power_addsub0000_8_CY0G_6403
    );
  power_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(9),
      O => power_addsub0000_8_CYSELG_6395
    );
  power_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_10_XORF_6462,
      O => power_addsub0000(10)
    );
  power_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_10_CYINIT_6461,
      I1 => Madd_power_addsub0000_lut(10),
      O => power_addsub0000_10_XORF_6462
    );
  power_addsub0000_10_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_10_CY0F_6460,
      IB => power_addsub0000_10_CYINIT_6461,
      SEL => power_addsub0000_10_CYSELF_6448,
      O => Madd_power_addsub0000_cy_10_Q
    );
  power_addsub0000_10_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_10_CY0F_6460,
      IB => power_addsub0000_10_CY0F_6460,
      SEL => power_addsub0000_10_CYSELF_6448,
      O => power_addsub0000_10_CYMUXF2_6443
    );
  power_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_9_Q,
      O => power_addsub0000_10_CYINIT_6461
    );
  power_addsub0000_10_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(10),
      O => power_addsub0000_10_CY0F_6460
    );
  power_addsub0000_10_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(10),
      O => power_addsub0000_10_CYSELF_6448
    );
  power_addsub0000_10_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_10_XORG_6450,
      O => power_addsub0000(11)
    );
  power_addsub0000_10_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_10_Q,
      I1 => Madd_power_addsub0000_lut(11),
      O => power_addsub0000_10_XORG_6450
    );
  power_addsub0000_10_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_10_CYMUXFAST_6447,
      O => Madd_power_addsub0000_cy_11_Q
    );
  power_addsub0000_10_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_9_Q,
      O => power_addsub0000_10_FASTCARRY_6445
    );
  power_addsub0000_10_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_10_CYSELG_6434,
      I1 => power_addsub0000_10_CYSELF_6448,
      O => power_addsub0000_10_CYAND_6446
    );
  power_addsub0000_10_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_10_CYMUXG2_6444,
      IB => power_addsub0000_10_FASTCARRY_6445,
      SEL => power_addsub0000_10_CYAND_6446,
      O => power_addsub0000_10_CYMUXFAST_6447
    );
  power_addsub0000_10_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_10_CY0G_6442,
      IB => power_addsub0000_10_CYMUXF2_6443,
      SEL => power_addsub0000_10_CYSELG_6434,
      O => power_addsub0000_10_CYMUXG2_6444
    );
  power_addsub0000_10_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(11),
      O => power_addsub0000_10_CY0G_6442
    );
  power_addsub0000_10_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(11),
      O => power_addsub0000_10_CYSELG_6434
    );
  power_addsub0000_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_12_XORF_6501,
      O => power_addsub0000(12)
    );
  power_addsub0000_12_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_12_CYINIT_6500,
      I1 => Madd_power_addsub0000_lut(12),
      O => power_addsub0000_12_XORF_6501
    );
  power_addsub0000_12_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_12_CY0F_6499,
      IB => power_addsub0000_12_CYINIT_6500,
      SEL => power_addsub0000_12_CYSELF_6487,
      O => Madd_power_addsub0000_cy_12_Q
    );
  power_addsub0000_12_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_12_CY0F_6499,
      IB => power_addsub0000_12_CY0F_6499,
      SEL => power_addsub0000_12_CYSELF_6487,
      O => power_addsub0000_12_CYMUXF2_6482
    );
  power_addsub0000_12_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_11_Q,
      O => power_addsub0000_12_CYINIT_6500
    );
  power_addsub0000_12_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(12),
      O => power_addsub0000_12_CY0F_6499
    );
  power_addsub0000_12_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(12),
      O => power_addsub0000_12_CYSELF_6487
    );
  power_addsub0000_12_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_12_XORG_6489,
      O => power_addsub0000(13)
    );
  power_addsub0000_12_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_12_Q,
      I1 => Madd_power_addsub0000_lut(13),
      O => power_addsub0000_12_XORG_6489
    );
  power_addsub0000_12_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_12_CYMUXFAST_6486,
      O => Madd_power_addsub0000_cy_13_Q
    );
  power_addsub0000_12_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_11_Q,
      O => power_addsub0000_12_FASTCARRY_6484
    );
  power_addsub0000_12_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_12_CYSELG_6473,
      I1 => power_addsub0000_12_CYSELF_6487,
      O => power_addsub0000_12_CYAND_6485
    );
  power_addsub0000_12_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_12_CYMUXG2_6483,
      IB => power_addsub0000_12_FASTCARRY_6484,
      SEL => power_addsub0000_12_CYAND_6485,
      O => power_addsub0000_12_CYMUXFAST_6486
    );
  power_addsub0000_12_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_12_CY0G_6481,
      IB => power_addsub0000_12_CYMUXF2_6482,
      SEL => power_addsub0000_12_CYSELG_6473,
      O => power_addsub0000_12_CYMUXG2_6483
    );
  power_addsub0000_12_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(13),
      O => power_addsub0000_12_CY0G_6481
    );
  power_addsub0000_12_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(13),
      O => power_addsub0000_12_CYSELG_6473
    );
  power_addsub0000_14_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_14_XORF_6540,
      O => power_addsub0000(14)
    );
  power_addsub0000_14_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_14_CYINIT_6539,
      I1 => Madd_power_addsub0000_lut(14),
      O => power_addsub0000_14_XORF_6540
    );
  power_addsub0000_14_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_14_CY0F_6538,
      IB => power_addsub0000_14_CYINIT_6539,
      SEL => power_addsub0000_14_CYSELF_6526,
      O => Madd_power_addsub0000_cy_14_Q
    );
  power_addsub0000_14_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_14_CY0F_6538,
      IB => power_addsub0000_14_CY0F_6538,
      SEL => power_addsub0000_14_CYSELF_6526,
      O => power_addsub0000_14_CYMUXF2_6521
    );
  power_addsub0000_14_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_13_Q,
      O => power_addsub0000_14_CYINIT_6539
    );
  power_addsub0000_14_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(14),
      O => power_addsub0000_14_CY0F_6538
    );
  power_addsub0000_14_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(14),
      O => power_addsub0000_14_CYSELF_6526
    );
  power_addsub0000_14_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_14_XORG_6528,
      O => power_addsub0000(15)
    );
  power_addsub0000_14_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_14_Q,
      I1 => Madd_power_addsub0000_lut(15),
      O => power_addsub0000_14_XORG_6528
    );
  power_addsub0000_14_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_14_CYMUXFAST_6525,
      O => Madd_power_addsub0000_cy_15_Q
    );
  power_addsub0000_14_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_13_Q,
      O => power_addsub0000_14_FASTCARRY_6523
    );
  power_addsub0000_14_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_14_CYSELG_6512,
      I1 => power_addsub0000_14_CYSELF_6526,
      O => power_addsub0000_14_CYAND_6524
    );
  power_addsub0000_14_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_14_CYMUXG2_6522,
      IB => power_addsub0000_14_FASTCARRY_6523,
      SEL => power_addsub0000_14_CYAND_6524,
      O => power_addsub0000_14_CYMUXFAST_6525
    );
  power_addsub0000_14_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_14_CY0G_6520,
      IB => power_addsub0000_14_CYMUXF2_6521,
      SEL => power_addsub0000_14_CYSELG_6512,
      O => power_addsub0000_14_CYMUXG2_6522
    );
  power_addsub0000_14_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(15),
      O => power_addsub0000_14_CY0G_6520
    );
  power_addsub0000_14_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(15),
      O => power_addsub0000_14_CYSELG_6512
    );
  power_addsub0000_16_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_16_XORF_6579,
      O => power_addsub0000(16)
    );
  power_addsub0000_16_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_16_CYINIT_6578,
      I1 => Madd_power_addsub0000_lut(16),
      O => power_addsub0000_16_XORF_6579
    );
  power_addsub0000_16_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_16_CY0F_6577,
      IB => power_addsub0000_16_CYINIT_6578,
      SEL => power_addsub0000_16_CYSELF_6565,
      O => Madd_power_addsub0000_cy_16_Q
    );
  power_addsub0000_16_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_16_CY0F_6577,
      IB => power_addsub0000_16_CY0F_6577,
      SEL => power_addsub0000_16_CYSELF_6565,
      O => power_addsub0000_16_CYMUXF2_6560
    );
  power_addsub0000_16_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_15_Q,
      O => power_addsub0000_16_CYINIT_6578
    );
  power_addsub0000_16_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(16),
      O => power_addsub0000_16_CY0F_6577
    );
  power_addsub0000_16_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(16),
      O => power_addsub0000_16_CYSELF_6565
    );
  power_addsub0000_16_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_16_XORG_6567,
      O => power_addsub0000(17)
    );
  power_addsub0000_16_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_16_Q,
      I1 => Madd_power_addsub0000_lut(17),
      O => power_addsub0000_16_XORG_6567
    );
  power_addsub0000_16_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_16_CYMUXFAST_6564,
      O => Madd_power_addsub0000_cy_17_Q
    );
  power_addsub0000_16_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_15_Q,
      O => power_addsub0000_16_FASTCARRY_6562
    );
  power_addsub0000_16_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_16_CYSELG_6551,
      I1 => power_addsub0000_16_CYSELF_6565,
      O => power_addsub0000_16_CYAND_6563
    );
  power_addsub0000_16_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_16_CYMUXG2_6561,
      IB => power_addsub0000_16_FASTCARRY_6562,
      SEL => power_addsub0000_16_CYAND_6563,
      O => power_addsub0000_16_CYMUXFAST_6564
    );
  power_addsub0000_16_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_16_CY0G_6559,
      IB => power_addsub0000_16_CYMUXF2_6560,
      SEL => power_addsub0000_16_CYSELG_6551,
      O => power_addsub0000_16_CYMUXG2_6561
    );
  power_addsub0000_16_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(17),
      O => power_addsub0000_16_CY0G_6559
    );
  power_addsub0000_16_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(17),
      O => power_addsub0000_16_CYSELG_6551
    );
  Madd_power_addsub0000_lut_17_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(17),
      ADR1 => sub2(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(17)
    );
  power_addsub0000_18_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_18_XORF_6618,
      O => power_addsub0000(18)
    );
  power_addsub0000_18_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_18_CYINIT_6617,
      I1 => Madd_power_addsub0000_lut(18),
      O => power_addsub0000_18_XORF_6618
    );
  power_addsub0000_18_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_18_CY0F_6616,
      IB => power_addsub0000_18_CYINIT_6617,
      SEL => power_addsub0000_18_CYSELF_6604,
      O => Madd_power_addsub0000_cy_18_Q
    );
  power_addsub0000_18_CYMUXF2 : X_MUX2
    port map (
      IA => power_addsub0000_18_CY0F_6616,
      IB => power_addsub0000_18_CY0F_6616,
      SEL => power_addsub0000_18_CYSELF_6604,
      O => power_addsub0000_18_CYMUXF2_6599
    );
  power_addsub0000_18_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_17_Q,
      O => power_addsub0000_18_CYINIT_6617
    );
  power_addsub0000_18_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(18),
      O => power_addsub0000_18_CY0F_6616
    );
  power_addsub0000_18_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(18),
      O => power_addsub0000_18_CYSELF_6604
    );
  power_addsub0000_18_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_18_XORG_6606,
      O => power_addsub0000(19)
    );
  power_addsub0000_18_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_18_Q,
      I1 => Madd_power_addsub0000_lut(19),
      O => power_addsub0000_18_XORG_6606
    );
  power_addsub0000_18_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_cy_17_Q,
      O => power_addsub0000_18_FASTCARRY_6601
    );
  power_addsub0000_18_CYAND : X_AND2
    port map (
      I0 => power_addsub0000_18_CYSELG_6590,
      I1 => power_addsub0000_18_CYSELF_6604,
      O => power_addsub0000_18_CYAND_6602
    );
  power_addsub0000_18_CYMUXFAST : X_MUX2
    port map (
      IA => power_addsub0000_18_CYMUXG2_6600,
      IB => power_addsub0000_18_FASTCARRY_6601,
      SEL => power_addsub0000_18_CYAND_6602,
      O => power_addsub0000_18_CYMUXFAST_6603
    );
  power_addsub0000_18_CYMUXG2 : X_MUX2
    port map (
      IA => power_addsub0000_18_CY0G_6598,
      IB => power_addsub0000_18_CYMUXF2_6599,
      SEL => power_addsub0000_18_CYSELG_6590,
      O => power_addsub0000_18_CYMUXG2_6600
    );
  power_addsub0000_18_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(19),
      O => power_addsub0000_18_CY0G_6598
    );
  power_addsub0000_18_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(19),
      O => power_addsub0000_18_CYSELG_6590
    );
  Madd_power_addsub0000_lut_18_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(18),
      ADR1 => sub2(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(18)
    );
  power_addsub0000_20_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_20_XORF_6649,
      O => power_addsub0000(20)
    );
  power_addsub0000_20_XORF : X_XOR2
    port map (
      I0 => power_addsub0000_20_CYINIT_6648,
      I1 => Madd_power_addsub0000_lut(20),
      O => power_addsub0000_20_XORF_6649
    );
  power_addsub0000_20_CYMUXF : X_MUX2
    port map (
      IA => power_addsub0000_20_CY0F_6647,
      IB => power_addsub0000_20_CYINIT_6648,
      SEL => power_addsub0000_20_CYSELF_6639,
      O => Madd_power_addsub0000_cy_20_Q
    );
  power_addsub0000_20_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_18_CYMUXFAST_6603,
      O => power_addsub0000_20_CYINIT_6648
    );
  power_addsub0000_20_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power(20),
      O => power_addsub0000_20_CY0F_6647
    );
  power_addsub0000_20_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Madd_power_addsub0000_lut(20),
      O => power_addsub0000_20_CYSELF_6639
    );
  power_addsub0000_20_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_addsub0000_20_XORG_6636,
      O => power_addsub0000(21)
    );
  power_addsub0000_20_XORG : X_XOR2
    port map (
      I0 => Madd_power_addsub0000_cy_20_Q,
      I1 => Madd_power_addsub0000_lut(21),
      O => power_addsub0000_20_XORG_6636
    );
  sub_addsub0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_0_XORF_6685,
      O => sub_addsub0000(0)
    );
  sub_addsub0000_0_XORF : X_XOR2
    port map (
      I0 => sub_addsub0000_0_CYINIT_6684,
      I1 => Msub_sub_addsub0000_lut(0),
      O => sub_addsub0000_0_XORF_6685
    );
  sub_addsub0000_0_CYMUXF : X_MUX2
    port map (
      IA => sub_addsub0000_0_CY0F_6683,
      IB => sub_addsub0000_0_CYINIT_6684,
      SEL => sub_addsub0000_0_CYSELF_6677,
      O => Msub_sub_addsub0000_cy(0)
    );
  sub_addsub0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_0_BXINV_6675,
      O => sub_addsub0000_0_CYINIT_6684
    );
  sub_addsub0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_0_0,
      O => sub_addsub0000_0_CY0F_6683
    );
  sub_addsub0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(0),
      O => sub_addsub0000_0_CYSELF_6677
    );
  sub_addsub0000_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => sub_addsub0000_0_BXINV_6675
    );
  sub_addsub0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_0_XORG_6673,
      O => sub_addsub0000(1)
    );
  sub_addsub0000_0_XORG : X_XOR2
    port map (
      I0 => Msub_sub_addsub0000_cy(0),
      I1 => Msub_sub_addsub0000_lut(1),
      O => sub_addsub0000_0_XORG_6673
    );
  sub_addsub0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_0_CYMUXG_6672,
      O => Msub_sub_addsub0000_cy(1)
    );
  sub_addsub0000_0_CYMUXG : X_MUX2
    port map (
      IA => sub_addsub0000_0_CY0G_6670,
      IB => Msub_sub_addsub0000_cy(0),
      SEL => sub_addsub0000_0_CYSELG_6663,
      O => sub_addsub0000_0_CYMUXG_6672
    );
  sub_addsub0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_1_0,
      O => sub_addsub0000_0_CY0G_6670
    );
  sub_addsub0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(1),
      O => sub_addsub0000_0_CYSELG_6663
    );
  Msub_sub_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"C3C3"
    )
    port map (
      ADR0 => sub_mux0000_1_0,
      ADR1 => avg(1),
      ADR2 => dia(1),
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(1)
    );
  sub_addsub0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_2_XORF_6724,
      O => sub_addsub0000(2)
    );
  sub_addsub0000_2_XORF : X_XOR2
    port map (
      I0 => sub_addsub0000_2_CYINIT_6723,
      I1 => Msub_sub_addsub0000_lut(2),
      O => sub_addsub0000_2_XORF_6724
    );
  sub_addsub0000_2_CYMUXF : X_MUX2
    port map (
      IA => sub_addsub0000_2_CY0F_6722,
      IB => sub_addsub0000_2_CYINIT_6723,
      SEL => sub_addsub0000_2_CYSELF_6711,
      O => Msub_sub_addsub0000_cy(2)
    );
  sub_addsub0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => sub_addsub0000_2_CY0F_6722,
      IB => sub_addsub0000_2_CY0F_6722,
      SEL => sub_addsub0000_2_CYSELF_6711,
      O => sub_addsub0000_2_CYMUXF2_6706
    );
  sub_addsub0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(1),
      O => sub_addsub0000_2_CYINIT_6723
    );
  sub_addsub0000_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_2_0,
      O => sub_addsub0000_2_CY0F_6722
    );
  sub_addsub0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(2),
      O => sub_addsub0000_2_CYSELF_6711
    );
  sub_addsub0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_2_XORG_6713,
      O => sub_addsub0000(3)
    );
  sub_addsub0000_2_XORG : X_XOR2
    port map (
      I0 => Msub_sub_addsub0000_cy(2),
      I1 => Msub_sub_addsub0000_lut(3),
      O => sub_addsub0000_2_XORG_6713
    );
  sub_addsub0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_2_CYMUXFAST_6710,
      O => Msub_sub_addsub0000_cy(3)
    );
  sub_addsub0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(1),
      O => sub_addsub0000_2_FASTCARRY_6708
    );
  sub_addsub0000_2_CYAND : X_AND2
    port map (
      I0 => sub_addsub0000_2_CYSELG_6698,
      I1 => sub_addsub0000_2_CYSELF_6711,
      O => sub_addsub0000_2_CYAND_6709
    );
  sub_addsub0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => sub_addsub0000_2_CYMUXG2_6707,
      IB => sub_addsub0000_2_FASTCARRY_6708,
      SEL => sub_addsub0000_2_CYAND_6709,
      O => sub_addsub0000_2_CYMUXFAST_6710
    );
  sub_addsub0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => sub_addsub0000_2_CY0G_6705,
      IB => sub_addsub0000_2_CYMUXF2_6706,
      SEL => sub_addsub0000_2_CYSELG_6698,
      O => sub_addsub0000_2_CYMUXG2_6707
    );
  sub_addsub0000_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_3_0,
      O => sub_addsub0000_2_CY0G_6705
    );
  sub_addsub0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(3),
      O => sub_addsub0000_2_CYSELG_6698
    );
  sub_addsub0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_4_XORF_6764,
      O => sub_addsub0000(4)
    );
  sub_addsub0000_4_XORF : X_XOR2
    port map (
      I0 => sub_addsub0000_4_CYINIT_6763,
      I1 => Msub_sub_addsub0000_lut(4),
      O => sub_addsub0000_4_XORF_6764
    );
  sub_addsub0000_4_CYMUXF : X_MUX2
    port map (
      IA => sub_addsub0000_4_CY0F_6762,
      IB => sub_addsub0000_4_CYINIT_6763,
      SEL => sub_addsub0000_4_CYSELF_6751,
      O => Msub_sub_addsub0000_cy(4)
    );
  sub_addsub0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => sub_addsub0000_4_CY0F_6762,
      IB => sub_addsub0000_4_CY0F_6762,
      SEL => sub_addsub0000_4_CYSELF_6751,
      O => sub_addsub0000_4_CYMUXF2_6746
    );
  sub_addsub0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(3),
      O => sub_addsub0000_4_CYINIT_6763
    );
  sub_addsub0000_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_4_0,
      O => sub_addsub0000_4_CY0F_6762
    );
  sub_addsub0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(4),
      O => sub_addsub0000_4_CYSELF_6751
    );
  sub_addsub0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_4_XORG_6753,
      O => sub_addsub0000(5)
    );
  sub_addsub0000_4_XORG : X_XOR2
    port map (
      I0 => Msub_sub_addsub0000_cy(4),
      I1 => Msub_sub_addsub0000_lut(5),
      O => sub_addsub0000_4_XORG_6753
    );
  sub_addsub0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_4_CYMUXFAST_6750,
      O => Msub_sub_addsub0000_cy(5)
    );
  sub_addsub0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(3),
      O => sub_addsub0000_4_FASTCARRY_6748
    );
  sub_addsub0000_4_CYAND : X_AND2
    port map (
      I0 => sub_addsub0000_4_CYSELG_6736,
      I1 => sub_addsub0000_4_CYSELF_6751,
      O => sub_addsub0000_4_CYAND_6749
    );
  sub_addsub0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => sub_addsub0000_4_CYMUXG2_6747,
      IB => sub_addsub0000_4_FASTCARRY_6748,
      SEL => sub_addsub0000_4_CYAND_6749,
      O => sub_addsub0000_4_CYMUXFAST_6750
    );
  sub_addsub0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => sub_addsub0000_4_CY0G_6745,
      IB => sub_addsub0000_4_CYMUXF2_6746,
      SEL => sub_addsub0000_4_CYSELG_6736,
      O => sub_addsub0000_4_CYMUXG2_6747
    );
  sub_addsub0000_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_5_mand1,
      O => sub_addsub0000_4_CY0G_6745
    );
  sub_addsub0000_4_GAND : X_AND2
    port map (
      I0 => avg(5),
      I1 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      O => sub_mux0000_5_mand1
    );
  sub_addsub0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(5),
      O => sub_addsub0000_4_CYSELG_6736
    );
  sub_addsub0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_6_XORF_6805,
      O => sub_addsub0000(6)
    );
  sub_addsub0000_6_XORF : X_XOR2
    port map (
      I0 => sub_addsub0000_6_CYINIT_6804,
      I1 => Msub_sub_addsub0000_lut(6),
      O => sub_addsub0000_6_XORF_6805
    );
  sub_addsub0000_6_CYMUXF : X_MUX2
    port map (
      IA => sub_addsub0000_6_CY0F_6803,
      IB => sub_addsub0000_6_CYINIT_6804,
      SEL => sub_addsub0000_6_CYSELF_6790,
      O => Msub_sub_addsub0000_cy(6)
    );
  sub_addsub0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => sub_addsub0000_6_CY0F_6803,
      IB => sub_addsub0000_6_CY0F_6803,
      SEL => sub_addsub0000_6_CYSELF_6790,
      O => sub_addsub0000_6_CYMUXF2_6785
    );
  sub_addsub0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(5),
      O => sub_addsub0000_6_CYINIT_6804
    );
  sub_addsub0000_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_6_mand1,
      O => sub_addsub0000_6_CY0F_6803
    );
  sub_addsub0000_6_FAND : X_AND2
    port map (
      I0 => avg(6),
      I1 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      O => sub_mux0000_6_mand1
    );
  sub_addsub0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(6),
      O => sub_addsub0000_6_CYSELF_6790
    );
  sub_addsub0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_6_XORG_6792,
      O => sub_addsub0000(7)
    );
  sub_addsub0000_6_XORG : X_XOR2
    port map (
      I0 => Msub_sub_addsub0000_cy(6),
      I1 => Msub_sub_addsub0000_lut(7),
      O => sub_addsub0000_6_XORG_6792
    );
  sub_addsub0000_6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_6_CYMUXFAST_6789,
      O => Msub_sub_addsub0000_cy(7)
    );
  sub_addsub0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(5),
      O => sub_addsub0000_6_FASTCARRY_6787
    );
  sub_addsub0000_6_CYAND : X_AND2
    port map (
      I0 => sub_addsub0000_6_CYSELG_6775,
      I1 => sub_addsub0000_6_CYSELF_6790,
      O => sub_addsub0000_6_CYAND_6788
    );
  sub_addsub0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => sub_addsub0000_6_CYMUXG2_6786,
      IB => sub_addsub0000_6_FASTCARRY_6787,
      SEL => sub_addsub0000_6_CYAND_6788,
      O => sub_addsub0000_6_CYMUXFAST_6789
    );
  sub_addsub0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => sub_addsub0000_6_CY0G_6784,
      IB => sub_addsub0000_6_CYMUXF2_6785,
      SEL => sub_addsub0000_6_CYSELG_6775,
      O => sub_addsub0000_6_CYMUXG2_6786
    );
  sub_addsub0000_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_7_mand1,
      O => sub_addsub0000_6_CY0G_6784
    );
  sub_addsub0000_6_GAND : X_AND2
    port map (
      I0 => avg(7),
      I1 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      O => sub_mux0000_7_mand1
    );
  sub_addsub0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(7),
      O => sub_addsub0000_6_CYSELG_6775
    );
  sub_addsub0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_8_XORF_6846,
      O => sub_addsub0000(8)
    );
  sub_addsub0000_8_XORF : X_XOR2
    port map (
      I0 => sub_addsub0000_8_CYINIT_6845,
      I1 => Msub_sub_addsub0000_lut(8),
      O => sub_addsub0000_8_XORF_6846
    );
  sub_addsub0000_8_CYMUXF : X_MUX2
    port map (
      IA => sub_addsub0000_8_CY0F_6844,
      IB => sub_addsub0000_8_CYINIT_6845,
      SEL => sub_addsub0000_8_CYSELF_6831,
      O => Msub_sub_addsub0000_cy(8)
    );
  sub_addsub0000_8_CYMUXF2 : X_MUX2
    port map (
      IA => sub_addsub0000_8_CY0F_6844,
      IB => sub_addsub0000_8_CY0F_6844,
      SEL => sub_addsub0000_8_CYSELF_6831,
      O => sub_addsub0000_8_CYMUXF2_6826
    );
  sub_addsub0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(7),
      O => sub_addsub0000_8_CYINIT_6845
    );
  sub_addsub0000_8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_8_mand1,
      O => sub_addsub0000_8_CY0F_6844
    );
  sub_addsub0000_8_FAND : X_AND2
    port map (
      I0 => avg(8),
      I1 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      O => sub_mux0000_8_mand1
    );
  sub_addsub0000_8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(8),
      O => sub_addsub0000_8_CYSELF_6831
    );
  sub_addsub0000_8_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_8_XORG_6833,
      O => sub_addsub0000(9)
    );
  sub_addsub0000_8_XORG : X_XOR2
    port map (
      I0 => Msub_sub_addsub0000_cy(8),
      I1 => Msub_sub_addsub0000_lut(9),
      O => sub_addsub0000_8_XORG_6833
    );
  sub_addsub0000_8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_cy(7),
      O => sub_addsub0000_8_FASTCARRY_6828
    );
  sub_addsub0000_8_CYAND : X_AND2
    port map (
      I0 => sub_addsub0000_8_CYSELG_6816,
      I1 => sub_addsub0000_8_CYSELF_6831,
      O => sub_addsub0000_8_CYAND_6829
    );
  sub_addsub0000_8_CYMUXFAST : X_MUX2
    port map (
      IA => sub_addsub0000_8_CYMUXG2_6827,
      IB => sub_addsub0000_8_FASTCARRY_6828,
      SEL => sub_addsub0000_8_CYAND_6829,
      O => sub_addsub0000_8_CYMUXFAST_6830
    );
  sub_addsub0000_8_CYMUXG2 : X_MUX2
    port map (
      IA => sub_addsub0000_8_CY0G_6825,
      IB => sub_addsub0000_8_CYMUXF2_6826,
      SEL => sub_addsub0000_8_CYSELG_6816,
      O => sub_addsub0000_8_CYMUXG2_6827
    );
  sub_addsub0000_8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000_9_mand1,
      O => sub_addsub0000_8_CY0G_6825
    );
  sub_addsub0000_8_GAND : X_AND2
    port map (
      I0 => avg(9),
      I1 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      O => sub_mux0000_9_mand1
    );
  sub_addsub0000_8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Msub_sub_addsub0000_lut(9),
      O => sub_addsub0000_8_CYSELG_6816
    );
  Msub_sub_addsub0000_lut_9_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => avg(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(9)
    );
  sub_addsub0000_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_10_XORF_6861,
      O => sub_addsub0000(10)
    );
  sub_addsub0000_10_XORF : X_XOR2
    port map (
      I0 => sub_addsub0000_10_CYINIT_6860,
      I1 => Msub_sub_addsub0000_lut(10),
      O => sub_addsub0000_10_XORF_6861
    );
  sub_addsub0000_10_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_addsub0000_8_CYMUXFAST_6830,
      O => sub_addsub0000_10_CYINIT_6860
    );
  divisao_blk00000003_sig000002bd_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bd_XORF_6903,
      O => divisao_blk00000003_sig000002bd_DXMUX_6905
    );
  divisao_blk00000003_sig000002bd_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002bd_CYINIT_6902,
      I1 => divisao_blk00000003_sig000002bb,
      O => divisao_blk00000003_sig000002bd_XORF_6903
    );
  divisao_blk00000003_sig000002bd_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002bd_CY0F_6901,
      IB => divisao_blk00000003_sig000002bd_CYINIT_6902,
      SEL => divisao_blk00000003_sig000002bd_CYSELF_6894,
      O => divisao_blk00000003_sig000002b6
    );
  divisao_blk00000003_sig000002bd_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a8,
      O => divisao_blk00000003_sig000002bd_CYINIT_6902
    );
  divisao_blk00000003_sig000002bd_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005b,
      O => divisao_blk00000003_sig000002bd_CY0F_6901
    );
  divisao_blk00000003_sig000002bd_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bb,
      O => divisao_blk00000003_sig000002bd_CYSELF_6894
    );
  divisao_blk00000003_sig000002bd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bd_XORG_6886,
      O => divisao_blk00000003_sig000002bd_DYMUX_6888
    );
  divisao_blk00000003_sig000002bd_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002b6,
      I1 => divisao_blk00000003_sig000002b7,
      O => divisao_blk00000003_sig000002bd_XORG_6886
    );
  divisao_blk00000003_sig000002bd_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bd_CYMUXG_6885,
      O => divisao_blk00000003_sig000002b3
    );
  divisao_blk00000003_sig000002bd_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002bd_CY0G_6883,
      IB => divisao_blk00000003_sig000002b6,
      SEL => divisao_blk00000003_sig000002bd_CYSELG_6876,
      O => divisao_blk00000003_sig000002bd_CYMUXG_6885
    );
  divisao_blk00000003_sig000002bd_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a3,
      O => divisao_blk00000003_sig000002bd_CY0G_6883
    );
  divisao_blk00000003_sig000002bd_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002b7,
      O => divisao_blk00000003_sig000002bd_CYSELG_6876
    );
  divisao_blk00000003_sig000002bd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002bd_CLKINV_6874
    );
  divisao_blk00000003_sig000002bf_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bf_XORF_6952,
      O => divisao_blk00000003_sig000002bf_DXMUX_6954
    );
  divisao_blk00000003_sig000002bf_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002bf_CYINIT_6951,
      I1 => divisao_blk00000003_sig000002b4,
      O => divisao_blk00000003_sig000002bf_XORF_6952
    );
  divisao_blk00000003_sig000002bf_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002bf_CY0F_6950,
      IB => divisao_blk00000003_sig000002bf_CYINIT_6951,
      SEL => divisao_blk00000003_sig000002bf_CYSELF_6935,
      O => divisao_blk00000003_sig000002b0
    );
  divisao_blk00000003_sig000002bf_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002bf_CY0F_6950,
      IB => divisao_blk00000003_sig000002bf_CY0F_6950,
      SEL => divisao_blk00000003_sig000002bf_CYSELF_6935,
      O => divisao_blk00000003_sig000002bf_CYMUXF2_6930
    );
  divisao_blk00000003_sig000002bf_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002b3,
      O => divisao_blk00000003_sig000002bf_CYINIT_6951
    );
  divisao_blk00000003_sig000002bf_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a4,
      O => divisao_blk00000003_sig000002bf_CY0F_6950
    );
  divisao_blk00000003_sig000002bf_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002b4,
      O => divisao_blk00000003_sig000002bf_CYSELF_6935
    );
  divisao_blk00000003_sig000002bf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bf_XORG_6937,
      O => divisao_blk00000003_sig000002bf_DYMUX_6939
    );
  divisao_blk00000003_sig000002bf_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002b0,
      I1 => divisao_blk00000003_sig000002b1,
      O => divisao_blk00000003_sig000002bf_XORG_6937
    );
  divisao_blk00000003_sig000002bf_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bf_CYMUXFAST_6934,
      O => divisao_blk00000003_sig000002ad
    );
  divisao_blk00000003_sig000002bf_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002b3,
      O => divisao_blk00000003_sig000002bf_FASTCARRY_6932
    );
  divisao_blk00000003_sig000002bf_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002bf_CYSELG_6922,
      I1 => divisao_blk00000003_sig000002bf_CYSELF_6935,
      O => divisao_blk00000003_sig000002bf_CYAND_6933
    );
  divisao_blk00000003_sig000002bf_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002bf_CYMUXG2_6931,
      IB => divisao_blk00000003_sig000002bf_FASTCARRY_6932,
      SEL => divisao_blk00000003_sig000002bf_CYAND_6933,
      O => divisao_blk00000003_sig000002bf_CYMUXFAST_6934
    );
  divisao_blk00000003_sig000002bf_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002bf_CY0G_6929,
      IB => divisao_blk00000003_sig000002bf_CYMUXF2_6930,
      SEL => divisao_blk00000003_sig000002bf_CYSELG_6922,
      O => divisao_blk00000003_sig000002bf_CYMUXG2_6931
    );
  divisao_blk00000003_sig000002bf_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a5,
      O => divisao_blk00000003_sig000002bf_CY0G_6929
    );
  divisao_blk00000003_sig000002bf_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002b1,
      O => divisao_blk00000003_sig000002bf_CYSELG_6922
    );
  divisao_blk00000003_sig000002bf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002bf_CLKINV_6920
    );
  divisao_blk00000003_blk00000487 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002a5,
      ADR1 => divisao_blk00000003_sig000000ce,
      ADR2 => divisao_blk00000003_sig000002a8,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002b1
    );
  divisao_blk00000003_sig000002c1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c1_XORF_7001,
      O => divisao_blk00000003_sig000002c1_DXMUX_7003
    );
  divisao_blk00000003_sig000002c1_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002c1_CYINIT_7000,
      I1 => divisao_blk00000003_sig000002ae,
      O => divisao_blk00000003_sig000002c1_XORF_7001
    );
  divisao_blk00000003_sig000002c1_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002c1_CY0F_6999,
      IB => divisao_blk00000003_sig000002c1_CYINIT_7000,
      SEL => divisao_blk00000003_sig000002c1_CYSELF_6984,
      O => divisao_blk00000003_sig000002aa
    );
  divisao_blk00000003_sig000002c1_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002c1_CY0F_6999,
      IB => divisao_blk00000003_sig000002c1_CY0F_6999,
      SEL => divisao_blk00000003_sig000002c1_CYSELF_6984,
      O => divisao_blk00000003_sig000002c1_CYMUXF2_6979
    );
  divisao_blk00000003_sig000002c1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ad,
      O => divisao_blk00000003_sig000002c1_CYINIT_7000
    );
  divisao_blk00000003_sig000002c1_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a6,
      O => divisao_blk00000003_sig000002c1_CY0F_6999
    );
  divisao_blk00000003_sig000002c1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ae,
      O => divisao_blk00000003_sig000002c1_CYSELF_6984
    );
  divisao_blk00000003_sig000002c1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c1_XORG_6986,
      O => divisao_blk00000003_sig000002c1_DYMUX_6988
    );
  divisao_blk00000003_sig000002c1_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002aa,
      I1 => divisao_blk00000003_sig000002ab,
      O => divisao_blk00000003_sig000002c1_XORG_6986
    );
  divisao_blk00000003_sig000002c1_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ad,
      O => divisao_blk00000003_sig000002c1_FASTCARRY_6981
    );
  divisao_blk00000003_sig000002c1_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002c1_CYSELG_6970,
      I1 => divisao_blk00000003_sig000002c1_CYSELF_6984,
      O => divisao_blk00000003_sig000002c1_CYAND_6982
    );
  divisao_blk00000003_sig000002c1_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002c1_CYMUXG2_6980,
      IB => divisao_blk00000003_sig000002c1_FASTCARRY_6981,
      SEL => divisao_blk00000003_sig000002c1_CYAND_6982,
      O => divisao_blk00000003_sig000002c1_CYMUXFAST_6983
    );
  divisao_blk00000003_sig000002c1_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002c1_CY0G_6978,
      IB => divisao_blk00000003_sig000002c1_CYMUXF2_6979,
      SEL => divisao_blk00000003_sig000002c1_CYSELG_6970,
      O => divisao_blk00000003_sig000002c1_CYMUXG2_6980
    );
  divisao_blk00000003_sig000002c1_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a7,
      O => divisao_blk00000003_sig000002c1_CY0G_6978
    );
  divisao_blk00000003_sig000002c1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ab,
      O => divisao_blk00000003_sig000002c1_CYSELG_6970
    );
  divisao_blk00000003_sig000002c1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002c1_CLKINV_6968
    );
  divisao_blk00000003_sig000002c3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c3_XORF_7022,
      O => divisao_blk00000003_sig000002c3_DXMUX_7024
    );
  divisao_blk00000003_sig000002c3_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002c3_CYINIT_7021,
      I1 => divisao_blk00000003_sig000002c3_F,
      O => divisao_blk00000003_sig000002c3_XORF_7022
    );
  divisao_blk00000003_sig000002c3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c1_CYMUXFAST_6983,
      O => divisao_blk00000003_sig000002c3_CYINIT_7021
    );
  divisao_blk00000003_sig000002c3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002c3_CLKINV_7010
    );
  divisao_blk00000003_sig0000017e_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017e_XORF_7068,
      O => divisao_blk00000003_sig0000017e_DXMUX_7070
    );
  divisao_blk00000003_sig0000017e_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000017e_CYINIT_7067,
      I1 => divisao_blk00000003_sig0000017b,
      O => divisao_blk00000003_sig0000017e_XORF_7068
    );
  divisao_blk00000003_sig0000017e_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000017e_CY0F_7066,
      IB => divisao_blk00000003_sig0000017e_CYINIT_7067,
      SEL => divisao_blk00000003_sig0000017e_CYSELF_7059,
      O => divisao_blk00000003_sig00000176
    );
  divisao_blk00000003_sig0000017e_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000078,
      O => divisao_blk00000003_sig0000017e_CYINIT_7067
    );
  divisao_blk00000003_sig0000017e_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017d,
      O => divisao_blk00000003_sig0000017e_CY0F_7066
    );
  divisao_blk00000003_sig0000017e_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017b,
      O => divisao_blk00000003_sig0000017e_CYSELF_7059
    );
  divisao_blk00000003_sig0000017e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017e_XORG_7051,
      O => divisao_blk00000003_sig0000017e_DYMUX_7053
    );
  divisao_blk00000003_sig0000017e_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000176,
      I1 => divisao_blk00000003_sig00000177,
      O => divisao_blk00000003_sig0000017e_XORG_7051
    );
  divisao_blk00000003_sig0000017e_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017e_CYMUXG_7050,
      O => divisao_blk00000003_sig00000173
    );
  divisao_blk00000003_sig0000017e_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000017e_CY0G_7048,
      IB => divisao_blk00000003_sig00000176,
      SEL => divisao_blk00000003_sig0000017e_CYSELG_7041,
      O => divisao_blk00000003_sig0000017e_CYMUXG_7050
    );
  divisao_blk00000003_sig0000017e_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000164,
      O => divisao_blk00000003_sig0000017e_CY0G_7048
    );
  divisao_blk00000003_sig0000017e_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000177,
      O => divisao_blk00000003_sig0000017e_CYSELG_7041
    );
  divisao_blk00000003_sig0000017e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000017e_CLKINV_7039
    );
  divisao_blk00000003_sig00000180_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000180_XORF_7117,
      O => divisao_blk00000003_sig00000180_DXMUX_7119
    );
  divisao_blk00000003_sig00000180_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000180_CYINIT_7116,
      I1 => divisao_blk00000003_sig00000174,
      O => divisao_blk00000003_sig00000180_XORF_7117
    );
  divisao_blk00000003_sig00000180_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000180_CY0F_7115,
      IB => divisao_blk00000003_sig00000180_CYINIT_7116,
      SEL => divisao_blk00000003_sig00000180_CYSELF_7100,
      O => divisao_blk00000003_sig00000170
    );
  divisao_blk00000003_sig00000180_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000180_CY0F_7115,
      IB => divisao_blk00000003_sig00000180_CY0F_7115,
      SEL => divisao_blk00000003_sig00000180_CYSELF_7100,
      O => divisao_blk00000003_sig00000180_CYMUXF2_7095
    );
  divisao_blk00000003_sig00000180_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000173,
      O => divisao_blk00000003_sig00000180_CYINIT_7116
    );
  divisao_blk00000003_sig00000180_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000165,
      O => divisao_blk00000003_sig00000180_CY0F_7115
    );
  divisao_blk00000003_sig00000180_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000174,
      O => divisao_blk00000003_sig00000180_CYSELF_7100
    );
  divisao_blk00000003_sig00000180_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000180_XORG_7102,
      O => divisao_blk00000003_sig00000180_DYMUX_7104
    );
  divisao_blk00000003_sig00000180_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000170,
      I1 => divisao_blk00000003_sig00000171,
      O => divisao_blk00000003_sig00000180_XORG_7102
    );
  divisao_blk00000003_sig00000180_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000180_CYMUXFAST_7099,
      O => divisao_blk00000003_sig0000016d
    );
  divisao_blk00000003_sig00000180_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000173,
      O => divisao_blk00000003_sig00000180_FASTCARRY_7097
    );
  divisao_blk00000003_sig00000180_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000180_CYSELG_7087,
      I1 => divisao_blk00000003_sig00000180_CYSELF_7100,
      O => divisao_blk00000003_sig00000180_CYAND_7098
    );
  divisao_blk00000003_sig00000180_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000180_CYMUXG2_7096,
      IB => divisao_blk00000003_sig00000180_FASTCARRY_7097,
      SEL => divisao_blk00000003_sig00000180_CYAND_7098,
      O => divisao_blk00000003_sig00000180_CYMUXFAST_7099
    );
  divisao_blk00000003_sig00000180_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000180_CY0G_7094,
      IB => divisao_blk00000003_sig00000180_CYMUXF2_7095,
      SEL => divisao_blk00000003_sig00000180_CYSELG_7087,
      O => divisao_blk00000003_sig00000180_CYMUXG2_7096
    );
  divisao_blk00000003_sig00000180_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000166,
      O => divisao_blk00000003_sig00000180_CY0G_7094
    );
  divisao_blk00000003_sig00000180_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000171,
      O => divisao_blk00000003_sig00000180_CYSELG_7087
    );
  divisao_blk00000003_sig00000180_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000180_CLKINV_7085
    );
  divisao_blk00000003_blk00000124 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000180_DXMUX_7119,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000180_CLKINV_7085,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000180
    );
  divisao_blk00000003_sig00000182_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000182_XORF_7166,
      O => divisao_blk00000003_sig00000182_DXMUX_7168
    );
  divisao_blk00000003_sig00000182_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000182_CYINIT_7165,
      I1 => divisao_blk00000003_sig0000016e,
      O => divisao_blk00000003_sig00000182_XORF_7166
    );
  divisao_blk00000003_sig00000182_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000182_CY0F_7164,
      IB => divisao_blk00000003_sig00000182_CYINIT_7165,
      SEL => divisao_blk00000003_sig00000182_CYSELF_7149,
      O => divisao_blk00000003_sig0000016a
    );
  divisao_blk00000003_sig00000182_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000182_CY0F_7164,
      IB => divisao_blk00000003_sig00000182_CY0F_7164,
      SEL => divisao_blk00000003_sig00000182_CYSELF_7149,
      O => divisao_blk00000003_sig00000182_CYMUXF2_7144
    );
  divisao_blk00000003_sig00000182_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000016d,
      O => divisao_blk00000003_sig00000182_CYINIT_7165
    );
  divisao_blk00000003_sig00000182_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000167,
      O => divisao_blk00000003_sig00000182_CY0F_7164
    );
  divisao_blk00000003_sig00000182_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000016e,
      O => divisao_blk00000003_sig00000182_CYSELF_7149
    );
  divisao_blk00000003_sig00000182_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000182_XORG_7151,
      O => divisao_blk00000003_sig00000182_DYMUX_7153
    );
  divisao_blk00000003_sig00000182_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000016a,
      I1 => divisao_blk00000003_sig0000016b,
      O => divisao_blk00000003_sig00000182_XORG_7151
    );
  divisao_blk00000003_sig00000182_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000016d,
      O => divisao_blk00000003_sig00000182_FASTCARRY_7146
    );
  divisao_blk00000003_sig00000182_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000182_CYSELG_7135,
      I1 => divisao_blk00000003_sig00000182_CYSELF_7149,
      O => divisao_blk00000003_sig00000182_CYAND_7147
    );
  divisao_blk00000003_sig00000182_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000182_CYMUXG2_7145,
      IB => divisao_blk00000003_sig00000182_FASTCARRY_7146,
      SEL => divisao_blk00000003_sig00000182_CYAND_7147,
      O => divisao_blk00000003_sig00000182_CYMUXFAST_7148
    );
  divisao_blk00000003_sig00000182_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000182_CY0G_7143,
      IB => divisao_blk00000003_sig00000182_CYMUXF2_7144,
      SEL => divisao_blk00000003_sig00000182_CYSELG_7135,
      O => divisao_blk00000003_sig00000182_CYMUXG2_7145
    );
  divisao_blk00000003_sig00000182_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000168,
      O => divisao_blk00000003_sig00000182_CY0G_7143
    );
  divisao_blk00000003_sig00000182_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000016b,
      O => divisao_blk00000003_sig00000182_CYSELG_7135
    );
  divisao_blk00000003_sig00000182_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000182_CLKINV_7133
    );
  divisao_blk00000003_blk00000441 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000168,
      ADR1 => divisao_blk00000003_sig00000078,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000016b
    );
  divisao_blk00000003_sig00000183_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000183_XORF_7194,
      O => divisao_blk00000003_sig00000183_DXMUX_7196
    );
  divisao_blk00000003_sig00000183_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000183_CYINIT_7193,
      I1 => divisao_blk00000003_sig00000183_F,
      O => divisao_blk00000003_sig00000183_XORF_7194
    );
  divisao_blk00000003_sig00000183_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000182_CYMUXFAST_7148,
      O => divisao_blk00000003_sig00000183_CYINIT_7193
    );
  divisao_blk00000003_sig00000183_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000387,
      O => divisao_blk00000003_sig00000183_DYMUX_7179
    );
  divisao_blk00000003_sig00000183_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000183_CLKINV_7177
    );
  divisao_blk00000003_sig00000198_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000198_XORF_7240,
      O => divisao_blk00000003_sig00000198_DXMUX_7242
    );
  divisao_blk00000003_sig00000198_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000198_CYINIT_7239,
      I1 => divisao_blk00000003_sig00000195,
      O => divisao_blk00000003_sig00000198_XORF_7240
    );
  divisao_blk00000003_sig00000198_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000198_CY0F_7238,
      IB => divisao_blk00000003_sig00000198_CYINIT_7239,
      SEL => divisao_blk00000003_sig00000198_CYSELF_7231,
      O => divisao_blk00000003_sig00000190
    );
  divisao_blk00000003_sig00000198_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000074,
      O => divisao_blk00000003_sig00000198_CYINIT_7239
    );
  divisao_blk00000003_sig00000198_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000197,
      O => divisao_blk00000003_sig00000198_CY0F_7238
    );
  divisao_blk00000003_sig00000198_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000195,
      O => divisao_blk00000003_sig00000198_CYSELF_7231
    );
  divisao_blk00000003_sig00000198_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000198_XORG_7223,
      O => divisao_blk00000003_sig00000198_DYMUX_7225
    );
  divisao_blk00000003_sig00000198_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000190,
      I1 => divisao_blk00000003_sig00000191,
      O => divisao_blk00000003_sig00000198_XORG_7223
    );
  divisao_blk00000003_sig00000198_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000198_CYMUXG_7222,
      O => divisao_blk00000003_sig0000018d
    );
  divisao_blk00000003_sig00000198_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000198_CY0G_7220,
      IB => divisao_blk00000003_sig00000190,
      SEL => divisao_blk00000003_sig00000198_CYSELG_7213,
      O => divisao_blk00000003_sig00000198_CYMUXG_7222
    );
  divisao_blk00000003_sig00000198_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017e,
      O => divisao_blk00000003_sig00000198_CY0G_7220
    );
  divisao_blk00000003_sig00000198_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000191,
      O => divisao_blk00000003_sig00000198_CYSELG_7213
    );
  divisao_blk00000003_sig00000198_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000198_CLKINV_7211
    );
  divisao_blk00000003_sig0000019a_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019a_XORF_7289,
      O => divisao_blk00000003_sig0000019a_DXMUX_7291
    );
  divisao_blk00000003_sig0000019a_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000019a_CYINIT_7288,
      I1 => divisao_blk00000003_sig0000018e,
      O => divisao_blk00000003_sig0000019a_XORF_7289
    );
  divisao_blk00000003_sig0000019a_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019a_CY0F_7287,
      IB => divisao_blk00000003_sig0000019a_CYINIT_7288,
      SEL => divisao_blk00000003_sig0000019a_CYSELF_7272,
      O => divisao_blk00000003_sig0000018a
    );
  divisao_blk00000003_sig0000019a_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019a_CY0F_7287,
      IB => divisao_blk00000003_sig0000019a_CY0F_7287,
      SEL => divisao_blk00000003_sig0000019a_CYSELF_7272,
      O => divisao_blk00000003_sig0000019a_CYMUXF2_7267
    );
  divisao_blk00000003_sig0000019a_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000018d,
      O => divisao_blk00000003_sig0000019a_CYINIT_7288
    );
  divisao_blk00000003_sig0000019a_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000017f,
      O => divisao_blk00000003_sig0000019a_CY0F_7287
    );
  divisao_blk00000003_sig0000019a_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000018e,
      O => divisao_blk00000003_sig0000019a_CYSELF_7272
    );
  divisao_blk00000003_sig0000019a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019a_XORG_7274,
      O => divisao_blk00000003_sig0000019a_DYMUX_7276
    );
  divisao_blk00000003_sig0000019a_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000018a,
      I1 => divisao_blk00000003_sig0000018b,
      O => divisao_blk00000003_sig0000019a_XORG_7274
    );
  divisao_blk00000003_sig0000019a_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019a_CYMUXFAST_7271,
      O => divisao_blk00000003_sig00000187
    );
  divisao_blk00000003_sig0000019a_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000018d,
      O => divisao_blk00000003_sig0000019a_FASTCARRY_7269
    );
  divisao_blk00000003_sig0000019a_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000019a_CYSELG_7259,
      I1 => divisao_blk00000003_sig0000019a_CYSELF_7272,
      O => divisao_blk00000003_sig0000019a_CYAND_7270
    );
  divisao_blk00000003_sig0000019a_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019a_CYMUXG2_7268,
      IB => divisao_blk00000003_sig0000019a_FASTCARRY_7269,
      SEL => divisao_blk00000003_sig0000019a_CYAND_7270,
      O => divisao_blk00000003_sig0000019a_CYMUXFAST_7271
    );
  divisao_blk00000003_sig0000019a_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019a_CY0G_7266,
      IB => divisao_blk00000003_sig0000019a_CYMUXF2_7267,
      SEL => divisao_blk00000003_sig0000019a_CYSELG_7259,
      O => divisao_blk00000003_sig0000019a_CYMUXG2_7268
    );
  divisao_blk00000003_sig0000019a_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000180,
      O => divisao_blk00000003_sig0000019a_CY0G_7266
    );
  divisao_blk00000003_sig0000019a_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000018b,
      O => divisao_blk00000003_sig0000019a_CYSELG_7259
    );
  divisao_blk00000003_sig0000019a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000019a_CLKINV_7257
    );
  divisao_blk00000003_sig0000019c_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019c_XORF_7338,
      O => divisao_blk00000003_sig0000019c_DXMUX_7340
    );
  divisao_blk00000003_sig0000019c_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000019c_CYINIT_7337,
      I1 => divisao_blk00000003_sig00000188,
      O => divisao_blk00000003_sig0000019c_XORF_7338
    );
  divisao_blk00000003_sig0000019c_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019c_CY0F_7336,
      IB => divisao_blk00000003_sig0000019c_CYINIT_7337,
      SEL => divisao_blk00000003_sig0000019c_CYSELF_7321,
      O => divisao_blk00000003_sig00000184
    );
  divisao_blk00000003_sig0000019c_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019c_CY0F_7336,
      IB => divisao_blk00000003_sig0000019c_CY0F_7336,
      SEL => divisao_blk00000003_sig0000019c_CYSELF_7321,
      O => divisao_blk00000003_sig0000019c_CYMUXF2_7316
    );
  divisao_blk00000003_sig0000019c_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000187,
      O => divisao_blk00000003_sig0000019c_CYINIT_7337
    );
  divisao_blk00000003_sig0000019c_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000181,
      O => divisao_blk00000003_sig0000019c_CY0F_7336
    );
  divisao_blk00000003_sig0000019c_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000188,
      O => divisao_blk00000003_sig0000019c_CYSELF_7321
    );
  divisao_blk00000003_sig0000019c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019c_XORG_7323,
      O => divisao_blk00000003_sig0000019c_DYMUX_7325
    );
  divisao_blk00000003_sig0000019c_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000184,
      I1 => divisao_blk00000003_sig00000185,
      O => divisao_blk00000003_sig0000019c_XORG_7323
    );
  divisao_blk00000003_sig0000019c_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000187,
      O => divisao_blk00000003_sig0000019c_FASTCARRY_7318
    );
  divisao_blk00000003_sig0000019c_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000019c_CYSELG_7307,
      I1 => divisao_blk00000003_sig0000019c_CYSELF_7321,
      O => divisao_blk00000003_sig0000019c_CYAND_7319
    );
  divisao_blk00000003_sig0000019c_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019c_CYMUXG2_7317,
      IB => divisao_blk00000003_sig0000019c_FASTCARRY_7318,
      SEL => divisao_blk00000003_sig0000019c_CYAND_7319,
      O => divisao_blk00000003_sig0000019c_CYMUXFAST_7320
    );
  divisao_blk00000003_sig0000019c_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000019c_CY0G_7315,
      IB => divisao_blk00000003_sig0000019c_CYMUXF2_7316,
      SEL => divisao_blk00000003_sig0000019c_CYSELG_7307,
      O => divisao_blk00000003_sig0000019c_CYMUXG2_7317
    );
  divisao_blk00000003_sig0000019c_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000182,
      O => divisao_blk00000003_sig0000019c_CY0G_7315
    );
  divisao_blk00000003_sig0000019c_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000185,
      O => divisao_blk00000003_sig0000019c_CYSELG_7307
    );
  divisao_blk00000003_sig0000019c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000019c_CLKINV_7305
    );
  divisao_blk00000003_sig0000019d_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019d_XORF_7359,
      O => divisao_blk00000003_sig0000019d_DXMUX_7361
    );
  divisao_blk00000003_sig0000019d_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000019d_CYINIT_7358,
      I1 => divisao_blk00000003_sig0000019d_F,
      O => divisao_blk00000003_sig0000019d_XORF_7359
    );
  divisao_blk00000003_sig0000019d_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019c_CYMUXFAST_7320,
      O => divisao_blk00000003_sig0000019d_CYINIT_7358
    );
  divisao_blk00000003_sig0000019d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000019d_CLKINV_7347
    );
  divisao_blk00000003_sig000002d7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d7_XORF_7405,
      O => divisao_blk00000003_sig000002d7_DXMUX_7407
    );
  divisao_blk00000003_sig000002d7_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002d7_CYINIT_7404,
      I1 => divisao_blk00000003_sig000002d5,
      O => divisao_blk00000003_sig000002d7_XORF_7405
    );
  divisao_blk00000003_sig000002d7_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002d7_CY0F_7403,
      IB => divisao_blk00000003_sig000002d7_CYINIT_7404,
      SEL => divisao_blk00000003_sig000002d7_CYSELF_7396,
      O => divisao_blk00000003_sig000002d0
    );
  divisao_blk00000003_sig000002d7_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c2,
      O => divisao_blk00000003_sig000002d7_CYINIT_7404
    );
  divisao_blk00000003_sig000002d7_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000053,
      O => divisao_blk00000003_sig000002d7_CY0F_7403
    );
  divisao_blk00000003_sig000002d7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d5,
      O => divisao_blk00000003_sig000002d7_CYSELF_7396
    );
  divisao_blk00000003_sig000002d7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d7_XORG_7388,
      O => divisao_blk00000003_sig000002d7_DYMUX_7390
    );
  divisao_blk00000003_sig000002d7_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002d0,
      I1 => divisao_blk00000003_sig000002d1,
      O => divisao_blk00000003_sig000002d7_XORG_7388
    );
  divisao_blk00000003_sig000002d7_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d7_CYMUXG_7387,
      O => divisao_blk00000003_sig000002cd
    );
  divisao_blk00000003_sig000002d7_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002d7_CY0G_7385,
      IB => divisao_blk00000003_sig000002d0,
      SEL => divisao_blk00000003_sig000002d7_CYSELG_7378,
      O => divisao_blk00000003_sig000002d7_CYMUXG_7387
    );
  divisao_blk00000003_sig000002d7_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bd,
      O => divisao_blk00000003_sig000002d7_CY0G_7385
    );
  divisao_blk00000003_sig000002d7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d1,
      O => divisao_blk00000003_sig000002d7_CYSELG_7378
    );
  divisao_blk00000003_sig000002d7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002d7_CLKINV_7376
    );
  divisao_blk00000003_sig000002d9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d9_XORF_7454,
      O => divisao_blk00000003_sig000002d9_DXMUX_7456
    );
  divisao_blk00000003_sig000002d9_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002d9_CYINIT_7453,
      I1 => divisao_blk00000003_sig000002ce,
      O => divisao_blk00000003_sig000002d9_XORF_7454
    );
  divisao_blk00000003_sig000002d9_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002d9_CY0F_7452,
      IB => divisao_blk00000003_sig000002d9_CYINIT_7453,
      SEL => divisao_blk00000003_sig000002d9_CYSELF_7437,
      O => divisao_blk00000003_sig000002ca
    );
  divisao_blk00000003_sig000002d9_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002d9_CY0F_7452,
      IB => divisao_blk00000003_sig000002d9_CY0F_7452,
      SEL => divisao_blk00000003_sig000002d9_CYSELF_7437,
      O => divisao_blk00000003_sig000002d9_CYMUXF2_7432
    );
  divisao_blk00000003_sig000002d9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002cd,
      O => divisao_blk00000003_sig000002d9_CYINIT_7453
    );
  divisao_blk00000003_sig000002d9_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002be,
      O => divisao_blk00000003_sig000002d9_CY0F_7452
    );
  divisao_blk00000003_sig000002d9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ce,
      O => divisao_blk00000003_sig000002d9_CYSELF_7437
    );
  divisao_blk00000003_sig000002d9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d9_XORG_7439,
      O => divisao_blk00000003_sig000002d9_DYMUX_7441
    );
  divisao_blk00000003_sig000002d9_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002ca,
      I1 => divisao_blk00000003_sig000002cb,
      O => divisao_blk00000003_sig000002d9_XORG_7439
    );
  divisao_blk00000003_sig000002d9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d9_CYMUXFAST_7436,
      O => divisao_blk00000003_sig000002c7
    );
  divisao_blk00000003_sig000002d9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002cd,
      O => divisao_blk00000003_sig000002d9_FASTCARRY_7434
    );
  divisao_blk00000003_sig000002d9_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002d9_CYSELG_7424,
      I1 => divisao_blk00000003_sig000002d9_CYSELF_7437,
      O => divisao_blk00000003_sig000002d9_CYAND_7435
    );
  divisao_blk00000003_sig000002d9_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002d9_CYMUXG2_7433,
      IB => divisao_blk00000003_sig000002d9_FASTCARRY_7434,
      SEL => divisao_blk00000003_sig000002d9_CYAND_7435,
      O => divisao_blk00000003_sig000002d9_CYMUXFAST_7436
    );
  divisao_blk00000003_sig000002d9_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002d9_CY0G_7431,
      IB => divisao_blk00000003_sig000002d9_CYMUXF2_7432,
      SEL => divisao_blk00000003_sig000002d9_CYSELG_7424,
      O => divisao_blk00000003_sig000002d9_CYMUXG2_7433
    );
  divisao_blk00000003_sig000002d9_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002bf,
      O => divisao_blk00000003_sig000002d9_CY0G_7431
    );
  divisao_blk00000003_sig000002d9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002cb,
      O => divisao_blk00000003_sig000002d9_CYSELG_7424
    );
  divisao_blk00000003_sig000002d9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002d9_CLKINV_7422
    );
  divisao_blk00000003_sig000002db_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002db_XORF_7503,
      O => divisao_blk00000003_sig000002db_DXMUX_7505
    );
  divisao_blk00000003_sig000002db_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002db_CYINIT_7502,
      I1 => divisao_blk00000003_sig000002c8,
      O => divisao_blk00000003_sig000002db_XORF_7503
    );
  divisao_blk00000003_sig000002db_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002db_CY0F_7501,
      IB => divisao_blk00000003_sig000002db_CYINIT_7502,
      SEL => divisao_blk00000003_sig000002db_CYSELF_7486,
      O => divisao_blk00000003_sig000002c4
    );
  divisao_blk00000003_sig000002db_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002db_CY0F_7501,
      IB => divisao_blk00000003_sig000002db_CY0F_7501,
      SEL => divisao_blk00000003_sig000002db_CYSELF_7486,
      O => divisao_blk00000003_sig000002db_CYMUXF2_7481
    );
  divisao_blk00000003_sig000002db_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c7,
      O => divisao_blk00000003_sig000002db_CYINIT_7502
    );
  divisao_blk00000003_sig000002db_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c0,
      O => divisao_blk00000003_sig000002db_CY0F_7501
    );
  divisao_blk00000003_sig000002db_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c8,
      O => divisao_blk00000003_sig000002db_CYSELF_7486
    );
  divisao_blk00000003_sig000002db_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002db_XORG_7488,
      O => divisao_blk00000003_sig000002db_DYMUX_7490
    );
  divisao_blk00000003_sig000002db_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002c4,
      I1 => divisao_blk00000003_sig000002c5,
      O => divisao_blk00000003_sig000002db_XORG_7488
    );
  divisao_blk00000003_sig000002db_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c7,
      O => divisao_blk00000003_sig000002db_FASTCARRY_7483
    );
  divisao_blk00000003_sig000002db_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002db_CYSELG_7472,
      I1 => divisao_blk00000003_sig000002db_CYSELF_7486,
      O => divisao_blk00000003_sig000002db_CYAND_7484
    );
  divisao_blk00000003_sig000002db_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002db_CYMUXG2_7482,
      IB => divisao_blk00000003_sig000002db_FASTCARRY_7483,
      SEL => divisao_blk00000003_sig000002db_CYAND_7484,
      O => divisao_blk00000003_sig000002db_CYMUXFAST_7485
    );
  divisao_blk00000003_sig000002db_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002db_CY0G_7480,
      IB => divisao_blk00000003_sig000002db_CYMUXF2_7481,
      SEL => divisao_blk00000003_sig000002db_CYSELG_7472,
      O => divisao_blk00000003_sig000002db_CYMUXG2_7482
    );
  divisao_blk00000003_sig000002db_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c1,
      O => divisao_blk00000003_sig000002db_CY0G_7480
    );
  divisao_blk00000003_sig000002db_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c5,
      O => divisao_blk00000003_sig000002db_CYSELG_7472
    );
  divisao_blk00000003_sig000002db_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002db_CLKINV_7470
    );
  divisao_blk00000003_sig000002dd_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002dd_XORF_7524,
      O => divisao_blk00000003_sig000002dd_DXMUX_7526
    );
  divisao_blk00000003_sig000002dd_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002dd_CYINIT_7523,
      I1 => divisao_blk00000003_sig000002dd_F,
      O => divisao_blk00000003_sig000002dd_XORF_7524
    );
  divisao_blk00000003_sig000002dd_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002db_CYMUXFAST_7485,
      O => divisao_blk00000003_sig000002dd_CYINIT_7523
    );
  divisao_blk00000003_sig000002dd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002dd_CLKINV_7512
    );
  divisao_blk00000003_sig00000164_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000164_XORF_7570,
      O => divisao_blk00000003_sig00000164_DXMUX_7572
    );
  divisao_blk00000003_sig00000164_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000164_CYINIT_7569,
      I1 => divisao_blk00000003_sig00000161,
      O => divisao_blk00000003_sig00000164_XORF_7570
    );
  divisao_blk00000003_sig00000164_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000164_CY0F_7568,
      IB => divisao_blk00000003_sig00000164_CYINIT_7569,
      SEL => divisao_blk00000003_sig00000164_CYSELF_7561,
      O => divisao_blk00000003_sig0000015c
    );
  divisao_blk00000003_sig00000164_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007b,
      O => divisao_blk00000003_sig00000164_CYINIT_7569
    );
  divisao_blk00000003_sig00000164_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000163,
      O => divisao_blk00000003_sig00000164_CY0F_7568
    );
  divisao_blk00000003_sig00000164_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000161,
      O => divisao_blk00000003_sig00000164_CYSELF_7561
    );
  divisao_blk00000003_sig00000164_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000164_XORG_7553,
      O => divisao_blk00000003_sig00000164_DYMUX_7555
    );
  divisao_blk00000003_sig00000164_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000015c,
      I1 => divisao_blk00000003_sig0000015d,
      O => divisao_blk00000003_sig00000164_XORG_7553
    );
  divisao_blk00000003_sig00000164_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000164_CYMUXG_7552,
      O => divisao_blk00000003_sig00000159
    );
  divisao_blk00000003_sig00000164_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000164_CY0G_7550,
      IB => divisao_blk00000003_sig0000015c,
      SEL => divisao_blk00000003_sig00000164_CYSELG_7543,
      O => divisao_blk00000003_sig00000164_CYMUXG_7552
    );
  divisao_blk00000003_sig00000164_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014a,
      O => divisao_blk00000003_sig00000164_CY0G_7550
    );
  divisao_blk00000003_sig00000164_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000015d,
      O => divisao_blk00000003_sig00000164_CYSELG_7543
    );
  divisao_blk00000003_sig00000164_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000164_CLKINV_7541
    );
  divisao_blk00000003_sig00000166_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000166_XORF_7619,
      O => divisao_blk00000003_sig00000166_DXMUX_7621
    );
  divisao_blk00000003_sig00000166_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000166_CYINIT_7618,
      I1 => divisao_blk00000003_sig0000015a,
      O => divisao_blk00000003_sig00000166_XORF_7619
    );
  divisao_blk00000003_sig00000166_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000166_CY0F_7617,
      IB => divisao_blk00000003_sig00000166_CYINIT_7618,
      SEL => divisao_blk00000003_sig00000166_CYSELF_7602,
      O => divisao_blk00000003_sig00000156
    );
  divisao_blk00000003_sig00000166_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000166_CY0F_7617,
      IB => divisao_blk00000003_sig00000166_CY0F_7617,
      SEL => divisao_blk00000003_sig00000166_CYSELF_7602,
      O => divisao_blk00000003_sig00000166_CYMUXF2_7597
    );
  divisao_blk00000003_sig00000166_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000159,
      O => divisao_blk00000003_sig00000166_CYINIT_7618
    );
  divisao_blk00000003_sig00000166_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014b,
      O => divisao_blk00000003_sig00000166_CY0F_7617
    );
  divisao_blk00000003_sig00000166_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000015a,
      O => divisao_blk00000003_sig00000166_CYSELF_7602
    );
  divisao_blk00000003_sig00000166_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000166_XORG_7604,
      O => divisao_blk00000003_sig00000166_DYMUX_7606
    );
  divisao_blk00000003_sig00000166_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000156,
      I1 => divisao_blk00000003_sig00000157,
      O => divisao_blk00000003_sig00000166_XORG_7604
    );
  divisao_blk00000003_sig00000166_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000166_CYMUXFAST_7601,
      O => divisao_blk00000003_sig00000153
    );
  divisao_blk00000003_sig00000166_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000159,
      O => divisao_blk00000003_sig00000166_FASTCARRY_7599
    );
  divisao_blk00000003_sig00000166_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000166_CYSELG_7589,
      I1 => divisao_blk00000003_sig00000166_CYSELF_7602,
      O => divisao_blk00000003_sig00000166_CYAND_7600
    );
  divisao_blk00000003_sig00000166_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000166_CYMUXG2_7598,
      IB => divisao_blk00000003_sig00000166_FASTCARRY_7599,
      SEL => divisao_blk00000003_sig00000166_CYAND_7600,
      O => divisao_blk00000003_sig00000166_CYMUXFAST_7601
    );
  divisao_blk00000003_sig00000166_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000166_CY0G_7596,
      IB => divisao_blk00000003_sig00000166_CYMUXF2_7597,
      SEL => divisao_blk00000003_sig00000166_CYSELG_7589,
      O => divisao_blk00000003_sig00000166_CYMUXG2_7598
    );
  divisao_blk00000003_sig00000166_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014c,
      O => divisao_blk00000003_sig00000166_CY0G_7596
    );
  divisao_blk00000003_sig00000166_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000157,
      O => divisao_blk00000003_sig00000166_CYSELG_7589
    );
  divisao_blk00000003_sig00000166_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000166_CLKINV_7587
    );
  divisao_blk00000003_sig00000168_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000168_XORF_7668,
      O => divisao_blk00000003_sig00000168_DXMUX_7670
    );
  divisao_blk00000003_sig00000168_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000168_CYINIT_7667,
      I1 => divisao_blk00000003_sig00000154,
      O => divisao_blk00000003_sig00000168_XORF_7668
    );
  divisao_blk00000003_sig00000168_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000168_CY0F_7666,
      IB => divisao_blk00000003_sig00000168_CYINIT_7667,
      SEL => divisao_blk00000003_sig00000168_CYSELF_7651,
      O => divisao_blk00000003_sig00000150
    );
  divisao_blk00000003_sig00000168_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000168_CY0F_7666,
      IB => divisao_blk00000003_sig00000168_CY0F_7666,
      SEL => divisao_blk00000003_sig00000168_CYSELF_7651,
      O => divisao_blk00000003_sig00000168_CYMUXF2_7646
    );
  divisao_blk00000003_sig00000168_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000153,
      O => divisao_blk00000003_sig00000168_CYINIT_7667
    );
  divisao_blk00000003_sig00000168_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014d,
      O => divisao_blk00000003_sig00000168_CY0F_7666
    );
  divisao_blk00000003_sig00000168_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000154,
      O => divisao_blk00000003_sig00000168_CYSELF_7651
    );
  divisao_blk00000003_sig00000168_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000168_XORG_7653,
      O => divisao_blk00000003_sig00000168_DYMUX_7655
    );
  divisao_blk00000003_sig00000168_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000150,
      I1 => divisao_blk00000003_sig00000151,
      O => divisao_blk00000003_sig00000168_XORG_7653
    );
  divisao_blk00000003_sig00000168_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000153,
      O => divisao_blk00000003_sig00000168_FASTCARRY_7648
    );
  divisao_blk00000003_sig00000168_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000168_CYSELG_7637,
      I1 => divisao_blk00000003_sig00000168_CYSELF_7651,
      O => divisao_blk00000003_sig00000168_CYAND_7649
    );
  divisao_blk00000003_sig00000168_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000168_CYMUXG2_7647,
      IB => divisao_blk00000003_sig00000168_FASTCARRY_7648,
      SEL => divisao_blk00000003_sig00000168_CYAND_7649,
      O => divisao_blk00000003_sig00000168_CYMUXFAST_7650
    );
  divisao_blk00000003_sig00000168_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000168_CY0G_7645,
      IB => divisao_blk00000003_sig00000168_CYMUXF2_7646,
      SEL => divisao_blk00000003_sig00000168_CYSELG_7637,
      O => divisao_blk00000003_sig00000168_CYMUXG2_7647
    );
  divisao_blk00000003_sig00000168_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014e,
      O => divisao_blk00000003_sig00000168_CY0G_7645
    );
  divisao_blk00000003_sig00000168_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000151,
      O => divisao_blk00000003_sig00000168_CYSELG_7637
    );
  divisao_blk00000003_sig00000168_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000168_CLKINV_7635
    );
  divisao_blk00000003_sig00000169_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000169_XORF_7689,
      O => divisao_blk00000003_sig00000169_DXMUX_7691
    );
  divisao_blk00000003_sig00000169_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000169_CYINIT_7688,
      I1 => divisao_blk00000003_sig00000169_F,
      O => divisao_blk00000003_sig00000169_XORF_7689
    );
  divisao_blk00000003_sig00000169_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000168_CYMUXFAST_7650,
      O => divisao_blk00000003_sig00000169_CYINIT_7688
    );
  divisao_blk00000003_sig00000169_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000169_CLKINV_7677
    );
  divisao_blk00000003_sig000001b2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b2_XORF_7735,
      O => divisao_blk00000003_sig000001b2_DXMUX_7737
    );
  divisao_blk00000003_sig000001b2_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001b2_CYINIT_7734,
      I1 => divisao_blk00000003_sig000001af,
      O => divisao_blk00000003_sig000001b2_XORF_7735
    );
  divisao_blk00000003_sig000001b2_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b2_CY0F_7733,
      IB => divisao_blk00000003_sig000001b2_CYINIT_7734,
      SEL => divisao_blk00000003_sig000001b2_CYSELF_7726,
      O => divisao_blk00000003_sig000001aa
    );
  divisao_blk00000003_sig000001b2_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006a,
      O => divisao_blk00000003_sig000001b2_CYINIT_7734
    );
  divisao_blk00000003_sig000001b2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b1,
      O => divisao_blk00000003_sig000001b2_CY0F_7733
    );
  divisao_blk00000003_sig000001b2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001af,
      O => divisao_blk00000003_sig000001b2_CYSELF_7726
    );
  divisao_blk00000003_sig000001b2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b2_XORG_7718,
      O => divisao_blk00000003_sig000001b2_DYMUX_7720
    );
  divisao_blk00000003_sig000001b2_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001aa,
      I1 => divisao_blk00000003_sig000001ab,
      O => divisao_blk00000003_sig000001b2_XORG_7718
    );
  divisao_blk00000003_sig000001b2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b2_CYMUXG_7717,
      O => divisao_blk00000003_sig000001a7
    );
  divisao_blk00000003_sig000001b2_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b2_CY0G_7715,
      IB => divisao_blk00000003_sig000001aa,
      SEL => divisao_blk00000003_sig000001b2_CYSELG_7708,
      O => divisao_blk00000003_sig000001b2_CYMUXG_7717
    );
  divisao_blk00000003_sig000001b2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000198,
      O => divisao_blk00000003_sig000001b2_CY0G_7715
    );
  divisao_blk00000003_sig000001b2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ab,
      O => divisao_blk00000003_sig000001b2_CYSELG_7708
    );
  divisao_blk00000003_sig000001b2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001b2_CLKINV_7706
    );
  divisao_blk00000003_sig000001b4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b4_XORF_7784,
      O => divisao_blk00000003_sig000001b4_DXMUX_7786
    );
  divisao_blk00000003_sig000001b4_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001b4_CYINIT_7783,
      I1 => divisao_blk00000003_sig000001a8,
      O => divisao_blk00000003_sig000001b4_XORF_7784
    );
  divisao_blk00000003_sig000001b4_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b4_CY0F_7782,
      IB => divisao_blk00000003_sig000001b4_CYINIT_7783,
      SEL => divisao_blk00000003_sig000001b4_CYSELF_7767,
      O => divisao_blk00000003_sig000001a4
    );
  divisao_blk00000003_sig000001b4_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b4_CY0F_7782,
      IB => divisao_blk00000003_sig000001b4_CY0F_7782,
      SEL => divisao_blk00000003_sig000001b4_CYSELF_7767,
      O => divisao_blk00000003_sig000001b4_CYMUXF2_7762
    );
  divisao_blk00000003_sig000001b4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a7,
      O => divisao_blk00000003_sig000001b4_CYINIT_7783
    );
  divisao_blk00000003_sig000001b4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000199,
      O => divisao_blk00000003_sig000001b4_CY0F_7782
    );
  divisao_blk00000003_sig000001b4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a8,
      O => divisao_blk00000003_sig000001b4_CYSELF_7767
    );
  divisao_blk00000003_sig000001b4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b4_XORG_7769,
      O => divisao_blk00000003_sig000001b4_DYMUX_7771
    );
  divisao_blk00000003_sig000001b4_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001a4,
      I1 => divisao_blk00000003_sig000001a5,
      O => divisao_blk00000003_sig000001b4_XORG_7769
    );
  divisao_blk00000003_sig000001b4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b4_CYMUXFAST_7766,
      O => divisao_blk00000003_sig000001a1
    );
  divisao_blk00000003_sig000001b4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a7,
      O => divisao_blk00000003_sig000001b4_FASTCARRY_7764
    );
  divisao_blk00000003_sig000001b4_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000001b4_CYSELG_7754,
      I1 => divisao_blk00000003_sig000001b4_CYSELF_7767,
      O => divisao_blk00000003_sig000001b4_CYAND_7765
    );
  divisao_blk00000003_sig000001b4_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b4_CYMUXG2_7763,
      IB => divisao_blk00000003_sig000001b4_FASTCARRY_7764,
      SEL => divisao_blk00000003_sig000001b4_CYAND_7765,
      O => divisao_blk00000003_sig000001b4_CYMUXFAST_7766
    );
  divisao_blk00000003_sig000001b4_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b4_CY0G_7761,
      IB => divisao_blk00000003_sig000001b4_CYMUXF2_7762,
      SEL => divisao_blk00000003_sig000001b4_CYSELG_7754,
      O => divisao_blk00000003_sig000001b4_CYMUXG2_7763
    );
  divisao_blk00000003_sig000001b4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019a,
      O => divisao_blk00000003_sig000001b4_CY0G_7761
    );
  divisao_blk00000003_sig000001b4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a5,
      O => divisao_blk00000003_sig000001b4_CYSELG_7754
    );
  divisao_blk00000003_sig000001b4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001b4_CLKINV_7752
    );
  divisao_blk00000003_sig000001b6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b6_XORF_7833,
      O => divisao_blk00000003_sig000001b6_DXMUX_7835
    );
  divisao_blk00000003_sig000001b6_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001b6_CYINIT_7832,
      I1 => divisao_blk00000003_sig000001a2,
      O => divisao_blk00000003_sig000001b6_XORF_7833
    );
  divisao_blk00000003_sig000001b6_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b6_CY0F_7831,
      IB => divisao_blk00000003_sig000001b6_CYINIT_7832,
      SEL => divisao_blk00000003_sig000001b6_CYSELF_7816,
      O => divisao_blk00000003_sig0000019e
    );
  divisao_blk00000003_sig000001b6_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b6_CY0F_7831,
      IB => divisao_blk00000003_sig000001b6_CY0F_7831,
      SEL => divisao_blk00000003_sig000001b6_CYSELF_7816,
      O => divisao_blk00000003_sig000001b6_CYMUXF2_7811
    );
  divisao_blk00000003_sig000001b6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a1,
      O => divisao_blk00000003_sig000001b6_CYINIT_7832
    );
  divisao_blk00000003_sig000001b6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019b,
      O => divisao_blk00000003_sig000001b6_CY0F_7831
    );
  divisao_blk00000003_sig000001b6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a2,
      O => divisao_blk00000003_sig000001b6_CYSELF_7816
    );
  divisao_blk00000003_sig000001b6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b6_XORG_7818,
      O => divisao_blk00000003_sig000001b6_DYMUX_7820
    );
  divisao_blk00000003_sig000001b6_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000019e,
      I1 => divisao_blk00000003_sig0000019f,
      O => divisao_blk00000003_sig000001b6_XORG_7818
    );
  divisao_blk00000003_sig000001b6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001a1,
      O => divisao_blk00000003_sig000001b6_FASTCARRY_7813
    );
  divisao_blk00000003_sig000001b6_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000001b6_CYSELG_7802,
      I1 => divisao_blk00000003_sig000001b6_CYSELF_7816,
      O => divisao_blk00000003_sig000001b6_CYAND_7814
    );
  divisao_blk00000003_sig000001b6_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b6_CYMUXG2_7812,
      IB => divisao_blk00000003_sig000001b6_FASTCARRY_7813,
      SEL => divisao_blk00000003_sig000001b6_CYAND_7814,
      O => divisao_blk00000003_sig000001b6_CYMUXFAST_7815
    );
  divisao_blk00000003_sig000001b6_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001b6_CY0G_7810,
      IB => divisao_blk00000003_sig000001b6_CYMUXF2_7811,
      SEL => divisao_blk00000003_sig000001b6_CYSELG_7802,
      O => divisao_blk00000003_sig000001b6_CYMUXG2_7812
    );
  divisao_blk00000003_sig000001b6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019c,
      O => divisao_blk00000003_sig000001b6_CY0G_7810
    );
  divisao_blk00000003_sig000001b6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000019f,
      O => divisao_blk00000003_sig000001b6_CYSELG_7802
    );
  divisao_blk00000003_sig000001b6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001b6_CLKINV_7800
    );
  divisao_blk00000003_sig000001b7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b7_XORF_7854,
      O => divisao_blk00000003_sig000001b7_DXMUX_7856
    );
  divisao_blk00000003_sig000001b7_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001b7_CYINIT_7853,
      I1 => divisao_blk00000003_sig000001b7_F,
      O => divisao_blk00000003_sig000001b7_XORF_7854
    );
  divisao_blk00000003_sig000001b7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b6_CYMUXFAST_7815,
      O => divisao_blk00000003_sig000001b7_CYINIT_7853
    );
  divisao_blk00000003_sig000001b7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001b7_CLKINV_7842
    );
  divisao_blk00000003_sig000002f1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f1_XORF_7900,
      O => divisao_blk00000003_sig000002f1_DXMUX_7902
    );
  divisao_blk00000003_sig000002f1_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002f1_CYINIT_7899,
      I1 => divisao_blk00000003_sig000002ef,
      O => divisao_blk00000003_sig000002f1_XORF_7900
    );
  divisao_blk00000003_sig000002f1_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f1_CY0F_7898,
      IB => divisao_blk00000003_sig000002f1_CYINIT_7899,
      SEL => divisao_blk00000003_sig000002f1_CYSELF_7891,
      O => divisao_blk00000003_sig000002ea
    );
  divisao_blk00000003_sig000002f1_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002dc,
      O => divisao_blk00000003_sig000002f1_CYINIT_7899
    );
  divisao_blk00000003_sig000002f1_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000004c,
      O => divisao_blk00000003_sig000002f1_CY0F_7898
    );
  divisao_blk00000003_sig000002f1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ef,
      O => divisao_blk00000003_sig000002f1_CYSELF_7891
    );
  divisao_blk00000003_sig000002f1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f1_XORG_7883,
      O => divisao_blk00000003_sig000002f1_DYMUX_7885
    );
  divisao_blk00000003_sig000002f1_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002ea,
      I1 => divisao_blk00000003_sig000002eb,
      O => divisao_blk00000003_sig000002f1_XORG_7883
    );
  divisao_blk00000003_sig000002f1_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f1_CYMUXG_7882,
      O => divisao_blk00000003_sig000002e7
    );
  divisao_blk00000003_sig000002f1_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f1_CY0G_7880,
      IB => divisao_blk00000003_sig000002ea,
      SEL => divisao_blk00000003_sig000002f1_CYSELG_7873,
      O => divisao_blk00000003_sig000002f1_CYMUXG_7882
    );
  divisao_blk00000003_sig000002f1_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d7,
      O => divisao_blk00000003_sig000002f1_CY0G_7880
    );
  divisao_blk00000003_sig000002f1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002eb,
      O => divisao_blk00000003_sig000002f1_CYSELG_7873
    );
  divisao_blk00000003_sig000002f1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002f1_CLKINV_7871
    );
  divisao_blk00000003_blk0000022f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002f3_DYMUX_7936,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f3_CLKINV_7917,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f4
    );
  divisao_blk00000003_blk00000492 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002d8,
      ADR1 => divisao_blk00000003_sig000000d7,
      ADR2 => divisao_blk00000003_sig000002dc,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002e8
    );
  divisao_blk00000003_blk0000022e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002f3_DXMUX_7951,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f3_CLKINV_7917,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f3
    );
  divisao_blk00000003_sig000002f3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f3_XORF_7949,
      O => divisao_blk00000003_sig000002f3_DXMUX_7951
    );
  divisao_blk00000003_sig000002f3_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002f3_CYINIT_7948,
      I1 => divisao_blk00000003_sig000002e8,
      O => divisao_blk00000003_sig000002f3_XORF_7949
    );
  divisao_blk00000003_sig000002f3_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f3_CY0F_7947,
      IB => divisao_blk00000003_sig000002f3_CYINIT_7948,
      SEL => divisao_blk00000003_sig000002f3_CYSELF_7932,
      O => divisao_blk00000003_sig000002e4
    );
  divisao_blk00000003_sig000002f3_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f3_CY0F_7947,
      IB => divisao_blk00000003_sig000002f3_CY0F_7947,
      SEL => divisao_blk00000003_sig000002f3_CYSELF_7932,
      O => divisao_blk00000003_sig000002f3_CYMUXF2_7927
    );
  divisao_blk00000003_sig000002f3_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e7,
      O => divisao_blk00000003_sig000002f3_CYINIT_7948
    );
  divisao_blk00000003_sig000002f3_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d8,
      O => divisao_blk00000003_sig000002f3_CY0F_7947
    );
  divisao_blk00000003_sig000002f3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e8,
      O => divisao_blk00000003_sig000002f3_CYSELF_7932
    );
  divisao_blk00000003_sig000002f3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f3_XORG_7934,
      O => divisao_blk00000003_sig000002f3_DYMUX_7936
    );
  divisao_blk00000003_sig000002f3_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002e4,
      I1 => divisao_blk00000003_sig000002e5,
      O => divisao_blk00000003_sig000002f3_XORG_7934
    );
  divisao_blk00000003_sig000002f3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f3_CYMUXFAST_7931,
      O => divisao_blk00000003_sig000002e1
    );
  divisao_blk00000003_sig000002f3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e7,
      O => divisao_blk00000003_sig000002f3_FASTCARRY_7929
    );
  divisao_blk00000003_sig000002f3_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002f3_CYSELG_7919,
      I1 => divisao_blk00000003_sig000002f3_CYSELF_7932,
      O => divisao_blk00000003_sig000002f3_CYAND_7930
    );
  divisao_blk00000003_sig000002f3_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f3_CYMUXG2_7928,
      IB => divisao_blk00000003_sig000002f3_FASTCARRY_7929,
      SEL => divisao_blk00000003_sig000002f3_CYAND_7930,
      O => divisao_blk00000003_sig000002f3_CYMUXFAST_7931
    );
  divisao_blk00000003_sig000002f3_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f3_CY0G_7926,
      IB => divisao_blk00000003_sig000002f3_CYMUXF2_7927,
      SEL => divisao_blk00000003_sig000002f3_CYSELG_7919,
      O => divisao_blk00000003_sig000002f3_CYMUXG2_7928
    );
  divisao_blk00000003_sig000002f3_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002d9,
      O => divisao_blk00000003_sig000002f3_CY0G_7926
    );
  divisao_blk00000003_sig000002f3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e5,
      O => divisao_blk00000003_sig000002f3_CYSELG_7919
    );
  divisao_blk00000003_sig000002f3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002f3_CLKINV_7917
    );
  divisao_blk00000003_blk00000493 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002d9,
      ADR1 => divisao_blk00000003_sig000000d8,
      ADR2 => divisao_blk00000003_sig000002dc,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002e5
    );
  divisao_blk00000003_blk00000231 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002f5_DYMUX_7985,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f5_CLKINV_7965,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f6
    );
  divisao_blk00000003_blk00000494 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002da,
      ADR1 => divisao_blk00000003_sig000000d9,
      ADR2 => divisao_blk00000003_sig000002dc,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002e2
    );
  divisao_blk00000003_blk00000230 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002f5_DXMUX_8000,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f5_CLKINV_7965,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f5
    );
  divisao_blk00000003_sig000002f5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f5_XORF_7998,
      O => divisao_blk00000003_sig000002f5_DXMUX_8000
    );
  divisao_blk00000003_sig000002f5_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002f5_CYINIT_7997,
      I1 => divisao_blk00000003_sig000002e2,
      O => divisao_blk00000003_sig000002f5_XORF_7998
    );
  divisao_blk00000003_sig000002f5_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f5_CY0F_7996,
      IB => divisao_blk00000003_sig000002f5_CYINIT_7997,
      SEL => divisao_blk00000003_sig000002f5_CYSELF_7981,
      O => divisao_blk00000003_sig000002de
    );
  divisao_blk00000003_sig000002f5_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f5_CY0F_7996,
      IB => divisao_blk00000003_sig000002f5_CY0F_7996,
      SEL => divisao_blk00000003_sig000002f5_CYSELF_7981,
      O => divisao_blk00000003_sig000002f5_CYMUXF2_7976
    );
  divisao_blk00000003_sig000002f5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e1,
      O => divisao_blk00000003_sig000002f5_CYINIT_7997
    );
  divisao_blk00000003_sig000002f5_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002da,
      O => divisao_blk00000003_sig000002f5_CY0F_7996
    );
  divisao_blk00000003_sig000002f5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e2,
      O => divisao_blk00000003_sig000002f5_CYSELF_7981
    );
  divisao_blk00000003_sig000002f5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f5_XORG_7983,
      O => divisao_blk00000003_sig000002f5_DYMUX_7985
    );
  divisao_blk00000003_sig000002f5_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002de,
      I1 => divisao_blk00000003_sig000002df,
      O => divisao_blk00000003_sig000002f5_XORG_7983
    );
  divisao_blk00000003_sig000002f5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002e1,
      O => divisao_blk00000003_sig000002f5_FASTCARRY_7978
    );
  divisao_blk00000003_sig000002f5_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002f5_CYSELG_7967,
      I1 => divisao_blk00000003_sig000002f5_CYSELF_7981,
      O => divisao_blk00000003_sig000002f5_CYAND_7979
    );
  divisao_blk00000003_sig000002f5_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f5_CYMUXG2_7977,
      IB => divisao_blk00000003_sig000002f5_FASTCARRY_7978,
      SEL => divisao_blk00000003_sig000002f5_CYAND_7979,
      O => divisao_blk00000003_sig000002f5_CYMUXFAST_7980
    );
  divisao_blk00000003_sig000002f5_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002f5_CY0G_7975,
      IB => divisao_blk00000003_sig000002f5_CYMUXF2_7976,
      SEL => divisao_blk00000003_sig000002f5_CYSELG_7967,
      O => divisao_blk00000003_sig000002f5_CYMUXG2_7977
    );
  divisao_blk00000003_sig000002f5_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002db,
      O => divisao_blk00000003_sig000002f5_CY0G_7975
    );
  divisao_blk00000003_sig000002f5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002df,
      O => divisao_blk00000003_sig000002f5_CYSELG_7967
    );
  divisao_blk00000003_sig000002f5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002f5_CLKINV_7965
    );
  divisao_blk00000003_blk00000495 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002db,
      ADR1 => divisao_blk00000003_sig000002dc,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002df
    );
  divisao_blk00000003_blk00000232 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000002f7_DXMUX_8021,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f7_CLKINV_8007,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f7
    );
  divisao_blk00000003_sig000002f7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f7_XORF_8019,
      O => divisao_blk00000003_sig000002f7_DXMUX_8021
    );
  divisao_blk00000003_sig000002f7_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002f7_CYINIT_8018,
      I1 => divisao_blk00000003_sig000002f7_F,
      O => divisao_blk00000003_sig000002f7_XORF_8019
    );
  divisao_blk00000003_sig000002f7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f5_CYMUXFAST_7980,
      O => divisao_blk00000003_sig000002f7_CYINIT_8018
    );
  divisao_blk00000003_sig000002f7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002f7_CLKINV_8007
    );
  divisao_blk00000003_blk0000015c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001cc_DYMUX_8050,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001cc_CLKINV_8036,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001cd
    );
  divisao_blk00000003_blk0000044e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001cb,
      ADR1 => divisao_blk00000003_sig0000009e,
      ADR2 => divisao_blk00000003_sig0000007e,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001c9
    );
  divisao_blk00000003_sig000001cc_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cc_XORF_8065,
      O => divisao_blk00000003_sig000001cc_DXMUX_8067
    );
  divisao_blk00000003_sig000001cc_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001cc_CYINIT_8064,
      I1 => divisao_blk00000003_sig000001c9,
      O => divisao_blk00000003_sig000001cc_XORF_8065
    );
  divisao_blk00000003_sig000001cc_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001cc_CY0F_8063,
      IB => divisao_blk00000003_sig000001cc_CYINIT_8064,
      SEL => divisao_blk00000003_sig000001cc_CYSELF_8056,
      O => divisao_blk00000003_sig000001c4
    );
  divisao_blk00000003_sig000001cc_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007e,
      O => divisao_blk00000003_sig000001cc_CYINIT_8064
    );
  divisao_blk00000003_sig000001cc_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cb,
      O => divisao_blk00000003_sig000001cc_CY0F_8063
    );
  divisao_blk00000003_sig000001cc_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001c9,
      O => divisao_blk00000003_sig000001cc_CYSELF_8056
    );
  divisao_blk00000003_sig000001cc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cc_XORG_8048,
      O => divisao_blk00000003_sig000001cc_DYMUX_8050
    );
  divisao_blk00000003_sig000001cc_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001c4,
      I1 => divisao_blk00000003_sig000001c5,
      O => divisao_blk00000003_sig000001cc_XORG_8048
    );
  divisao_blk00000003_sig000001cc_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cc_CYMUXG_8047,
      O => divisao_blk00000003_sig000001c1
    );
  divisao_blk00000003_sig000001cc_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001cc_CY0G_8045,
      IB => divisao_blk00000003_sig000001c4,
      SEL => divisao_blk00000003_sig000001cc_CYSELG_8038,
      O => divisao_blk00000003_sig000001cc_CYMUXG_8047
    );
  divisao_blk00000003_sig000001cc_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b2,
      O => divisao_blk00000003_sig000001cc_CY0G_8045
    );
  divisao_blk00000003_sig000001cc_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001c5,
      O => divisao_blk00000003_sig000001cc_CYSELG_8038
    );
  divisao_blk00000003_sig000001cc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001cc_CLKINV_8036
    );
  divisao_blk00000003_blk0000044f : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001b2,
      ADR1 => divisao_blk00000003_sig0000009f,
      ADR2 => divisao_blk00000003_sig0000007e,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001c5
    );
  divisao_blk00000003_sig000001ce_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ce_XORF_8114,
      O => divisao_blk00000003_sig000001ce_DXMUX_8116
    );
  divisao_blk00000003_sig000001ce_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001ce_CYINIT_8113,
      I1 => divisao_blk00000003_sig000001c2,
      O => divisao_blk00000003_sig000001ce_XORF_8114
    );
  divisao_blk00000003_sig000001ce_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ce_CY0F_8112,
      IB => divisao_blk00000003_sig000001ce_CYINIT_8113,
      SEL => divisao_blk00000003_sig000001ce_CYSELF_8097,
      O => divisao_blk00000003_sig000001be
    );
  divisao_blk00000003_sig000001ce_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ce_CY0F_8112,
      IB => divisao_blk00000003_sig000001ce_CY0F_8112,
      SEL => divisao_blk00000003_sig000001ce_CYSELF_8097,
      O => divisao_blk00000003_sig000001ce_CYMUXF2_8092
    );
  divisao_blk00000003_sig000001ce_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001c1,
      O => divisao_blk00000003_sig000001ce_CYINIT_8113
    );
  divisao_blk00000003_sig000001ce_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b3,
      O => divisao_blk00000003_sig000001ce_CY0F_8112
    );
  divisao_blk00000003_sig000001ce_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001c2,
      O => divisao_blk00000003_sig000001ce_CYSELF_8097
    );
  divisao_blk00000003_sig000001ce_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ce_XORG_8099,
      O => divisao_blk00000003_sig000001ce_DYMUX_8101
    );
  divisao_blk00000003_sig000001ce_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001be,
      I1 => divisao_blk00000003_sig000001bf,
      O => divisao_blk00000003_sig000001ce_XORG_8099
    );
  divisao_blk00000003_sig000001ce_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ce_CYMUXFAST_8096,
      O => divisao_blk00000003_sig000001bb
    );
  divisao_blk00000003_sig000001ce_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001c1,
      O => divisao_blk00000003_sig000001ce_FASTCARRY_8094
    );
  divisao_blk00000003_sig000001ce_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000001ce_CYSELG_8084,
      I1 => divisao_blk00000003_sig000001ce_CYSELF_8097,
      O => divisao_blk00000003_sig000001ce_CYAND_8095
    );
  divisao_blk00000003_sig000001ce_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ce_CYMUXG2_8093,
      IB => divisao_blk00000003_sig000001ce_FASTCARRY_8094,
      SEL => divisao_blk00000003_sig000001ce_CYAND_8095,
      O => divisao_blk00000003_sig000001ce_CYMUXFAST_8096
    );
  divisao_blk00000003_sig000001ce_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ce_CY0G_8091,
      IB => divisao_blk00000003_sig000001ce_CYMUXF2_8092,
      SEL => divisao_blk00000003_sig000001ce_CYSELG_8084,
      O => divisao_blk00000003_sig000001ce_CYMUXG2_8093
    );
  divisao_blk00000003_sig000001ce_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b4,
      O => divisao_blk00000003_sig000001ce_CY0G_8091
    );
  divisao_blk00000003_sig000001ce_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001bf,
      O => divisao_blk00000003_sig000001ce_CYSELG_8084
    );
  divisao_blk00000003_sig000001ce_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001ce_CLKINV_8082
    );
  divisao_blk00000003_sig000001d0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d0_XORF_8163,
      O => divisao_blk00000003_sig000001d0_DXMUX_8165
    );
  divisao_blk00000003_sig000001d0_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001d0_CYINIT_8162,
      I1 => divisao_blk00000003_sig000001bc,
      O => divisao_blk00000003_sig000001d0_XORF_8163
    );
  divisao_blk00000003_sig000001d0_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001d0_CY0F_8161,
      IB => divisao_blk00000003_sig000001d0_CYINIT_8162,
      SEL => divisao_blk00000003_sig000001d0_CYSELF_8146,
      O => divisao_blk00000003_sig000001b8
    );
  divisao_blk00000003_sig000001d0_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001d0_CY0F_8161,
      IB => divisao_blk00000003_sig000001d0_CY0F_8161,
      SEL => divisao_blk00000003_sig000001d0_CYSELF_8146,
      O => divisao_blk00000003_sig000001d0_CYMUXF2_8141
    );
  divisao_blk00000003_sig000001d0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001bb,
      O => divisao_blk00000003_sig000001d0_CYINIT_8162
    );
  divisao_blk00000003_sig000001d0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b5,
      O => divisao_blk00000003_sig000001d0_CY0F_8161
    );
  divisao_blk00000003_sig000001d0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001bc,
      O => divisao_blk00000003_sig000001d0_CYSELF_8146
    );
  divisao_blk00000003_sig000001d0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d0_XORG_8148,
      O => divisao_blk00000003_sig000001d0_DYMUX_8150
    );
  divisao_blk00000003_sig000001d0_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001b8,
      I1 => divisao_blk00000003_sig000001b9,
      O => divisao_blk00000003_sig000001d0_XORG_8148
    );
  divisao_blk00000003_sig000001d0_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001bb,
      O => divisao_blk00000003_sig000001d0_FASTCARRY_8143
    );
  divisao_blk00000003_sig000001d0_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000001d0_CYSELG_8132,
      I1 => divisao_blk00000003_sig000001d0_CYSELF_8146,
      O => divisao_blk00000003_sig000001d0_CYAND_8144
    );
  divisao_blk00000003_sig000001d0_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001d0_CYMUXG2_8142,
      IB => divisao_blk00000003_sig000001d0_FASTCARRY_8143,
      SEL => divisao_blk00000003_sig000001d0_CYAND_8144,
      O => divisao_blk00000003_sig000001d0_CYMUXFAST_8145
    );
  divisao_blk00000003_sig000001d0_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001d0_CY0G_8140,
      IB => divisao_blk00000003_sig000001d0_CYMUXF2_8141,
      SEL => divisao_blk00000003_sig000001d0_CYSELG_8132,
      O => divisao_blk00000003_sig000001d0_CYMUXG2_8142
    );
  divisao_blk00000003_sig000001d0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b6,
      O => divisao_blk00000003_sig000001d0_CY0G_8140
    );
  divisao_blk00000003_sig000001d0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001b9,
      O => divisao_blk00000003_sig000001d0_CYSELG_8132
    );
  divisao_blk00000003_sig000001d0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001d0_CLKINV_8130
    );
  divisao_blk00000003_sig000001d1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d1_XORF_8184,
      O => divisao_blk00000003_sig000001d1_DXMUX_8186
    );
  divisao_blk00000003_sig000001d1_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001d1_CYINIT_8183,
      I1 => divisao_blk00000003_sig000001d1_F,
      O => divisao_blk00000003_sig000001d1_XORF_8184
    );
  divisao_blk00000003_sig000001d1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d0_CYMUXFAST_8145,
      O => divisao_blk00000003_sig000001d1_CYINIT_8183
    );
  divisao_blk00000003_sig000001d1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001d1_CLKINV_8172
    );
  divisao_blk00000003_sig00000325_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000325_XORF_8230,
      O => divisao_blk00000003_sig00000325_DXMUX_8232
    );
  divisao_blk00000003_sig00000325_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000325_CYINIT_8229,
      I1 => divisao_blk00000003_sig00000323,
      O => divisao_blk00000003_sig00000325_XORF_8230
    );
  divisao_blk00000003_sig00000325_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000325_CY0F_8228,
      IB => divisao_blk00000003_sig00000325_CYINIT_8229,
      SEL => divisao_blk00000003_sig00000325_CYSELF_8221,
      O => divisao_blk00000003_sig0000031e
    );
  divisao_blk00000003_sig00000325_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000310,
      O => divisao_blk00000003_sig00000325_CYINIT_8229
    );
  divisao_blk00000003_sig00000325_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000041,
      O => divisao_blk00000003_sig00000325_CY0F_8228
    );
  divisao_blk00000003_sig00000325_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000323,
      O => divisao_blk00000003_sig00000325_CYSELF_8221
    );
  divisao_blk00000003_sig00000325_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000325_XORG_8213,
      O => divisao_blk00000003_sig00000325_DYMUX_8215
    );
  divisao_blk00000003_sig00000325_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000031e,
      I1 => divisao_blk00000003_sig0000031f,
      O => divisao_blk00000003_sig00000325_XORG_8213
    );
  divisao_blk00000003_sig00000325_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000325_CYMUXG_8212,
      O => divisao_blk00000003_sig0000031b
    );
  divisao_blk00000003_sig00000325_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000325_CY0G_8210,
      IB => divisao_blk00000003_sig0000031e,
      SEL => divisao_blk00000003_sig00000325_CYSELG_8203,
      O => divisao_blk00000003_sig00000325_CYMUXG_8212
    );
  divisao_blk00000003_sig00000325_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030b,
      O => divisao_blk00000003_sig00000325_CY0G_8210
    );
  divisao_blk00000003_sig00000325_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000031f,
      O => divisao_blk00000003_sig00000325_CYSELG_8203
    );
  divisao_blk00000003_sig00000325_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000325_CLKINV_8201
    );
  divisao_blk00000003_sig00000327_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000327_XORF_8279,
      O => divisao_blk00000003_sig00000327_DXMUX_8281
    );
  divisao_blk00000003_sig00000327_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000327_CYINIT_8278,
      I1 => divisao_blk00000003_sig0000031c,
      O => divisao_blk00000003_sig00000327_XORF_8279
    );
  divisao_blk00000003_sig00000327_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000327_CY0F_8277,
      IB => divisao_blk00000003_sig00000327_CYINIT_8278,
      SEL => divisao_blk00000003_sig00000327_CYSELF_8262,
      O => divisao_blk00000003_sig00000318
    );
  divisao_blk00000003_sig00000327_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000327_CY0F_8277,
      IB => divisao_blk00000003_sig00000327_CY0F_8277,
      SEL => divisao_blk00000003_sig00000327_CYSELF_8262,
      O => divisao_blk00000003_sig00000327_CYMUXF2_8257
    );
  divisao_blk00000003_sig00000327_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000031b,
      O => divisao_blk00000003_sig00000327_CYINIT_8278
    );
  divisao_blk00000003_sig00000327_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030c,
      O => divisao_blk00000003_sig00000327_CY0F_8277
    );
  divisao_blk00000003_sig00000327_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000031c,
      O => divisao_blk00000003_sig00000327_CYSELF_8262
    );
  divisao_blk00000003_sig00000327_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000327_XORG_8264,
      O => divisao_blk00000003_sig00000327_DYMUX_8266
    );
  divisao_blk00000003_sig00000327_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000318,
      I1 => divisao_blk00000003_sig00000319,
      O => divisao_blk00000003_sig00000327_XORG_8264
    );
  divisao_blk00000003_sig00000327_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000327_CYMUXFAST_8261,
      O => divisao_blk00000003_sig00000315
    );
  divisao_blk00000003_sig00000327_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000031b,
      O => divisao_blk00000003_sig00000327_FASTCARRY_8259
    );
  divisao_blk00000003_sig00000327_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000327_CYSELG_8249,
      I1 => divisao_blk00000003_sig00000327_CYSELF_8262,
      O => divisao_blk00000003_sig00000327_CYAND_8260
    );
  divisao_blk00000003_sig00000327_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000327_CYMUXG2_8258,
      IB => divisao_blk00000003_sig00000327_FASTCARRY_8259,
      SEL => divisao_blk00000003_sig00000327_CYAND_8260,
      O => divisao_blk00000003_sig00000327_CYMUXFAST_8261
    );
  divisao_blk00000003_sig00000327_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000327_CY0G_8256,
      IB => divisao_blk00000003_sig00000327_CYMUXF2_8257,
      SEL => divisao_blk00000003_sig00000327_CYSELG_8249,
      O => divisao_blk00000003_sig00000327_CYMUXG2_8258
    );
  divisao_blk00000003_sig00000327_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030d,
      O => divisao_blk00000003_sig00000327_CY0G_8256
    );
  divisao_blk00000003_sig00000327_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000319,
      O => divisao_blk00000003_sig00000327_CYSELG_8249
    );
  divisao_blk00000003_sig00000327_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000327_CLKINV_8247
    );
  divisao_blk00000003_sig00000329_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000329_XORF_8328,
      O => divisao_blk00000003_sig00000329_DXMUX_8330
    );
  divisao_blk00000003_sig00000329_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000329_CYINIT_8327,
      I1 => divisao_blk00000003_sig00000316,
      O => divisao_blk00000003_sig00000329_XORF_8328
    );
  divisao_blk00000003_sig00000329_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000329_CY0F_8326,
      IB => divisao_blk00000003_sig00000329_CYINIT_8327,
      SEL => divisao_blk00000003_sig00000329_CYSELF_8311,
      O => divisao_blk00000003_sig00000312
    );
  divisao_blk00000003_sig00000329_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000329_CY0F_8326,
      IB => divisao_blk00000003_sig00000329_CY0F_8326,
      SEL => divisao_blk00000003_sig00000329_CYSELF_8311,
      O => divisao_blk00000003_sig00000329_CYMUXF2_8306
    );
  divisao_blk00000003_sig00000329_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000315,
      O => divisao_blk00000003_sig00000329_CYINIT_8327
    );
  divisao_blk00000003_sig00000329_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030e,
      O => divisao_blk00000003_sig00000329_CY0F_8326
    );
  divisao_blk00000003_sig00000329_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000316,
      O => divisao_blk00000003_sig00000329_CYSELF_8311
    );
  divisao_blk00000003_sig00000329_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000329_XORG_8313,
      O => divisao_blk00000003_sig00000329_DYMUX_8315
    );
  divisao_blk00000003_sig00000329_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000312,
      I1 => divisao_blk00000003_sig00000313,
      O => divisao_blk00000003_sig00000329_XORG_8313
    );
  divisao_blk00000003_sig00000329_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000315,
      O => divisao_blk00000003_sig00000329_FASTCARRY_8308
    );
  divisao_blk00000003_sig00000329_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000329_CYSELG_8297,
      I1 => divisao_blk00000003_sig00000329_CYSELF_8311,
      O => divisao_blk00000003_sig00000329_CYAND_8309
    );
  divisao_blk00000003_sig00000329_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000329_CYMUXG2_8307,
      IB => divisao_blk00000003_sig00000329_FASTCARRY_8308,
      SEL => divisao_blk00000003_sig00000329_CYAND_8309,
      O => divisao_blk00000003_sig00000329_CYMUXFAST_8310
    );
  divisao_blk00000003_sig00000329_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000329_CY0G_8305,
      IB => divisao_blk00000003_sig00000329_CYMUXF2_8306,
      SEL => divisao_blk00000003_sig00000329_CYSELG_8297,
      O => divisao_blk00000003_sig00000329_CYMUXG2_8307
    );
  divisao_blk00000003_sig00000329_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030f,
      O => divisao_blk00000003_sig00000329_CY0G_8305
    );
  divisao_blk00000003_sig00000329_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000313,
      O => divisao_blk00000003_sig00000329_CYSELG_8297
    );
  divisao_blk00000003_sig00000329_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000329_CLKINV_8295
    );
  divisao_blk00000003_sig0000032b_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000032b_XORF_8349,
      O => divisao_blk00000003_sig0000032b_DXMUX_8351
    );
  divisao_blk00000003_sig0000032b_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000032b_CYINIT_8348,
      I1 => divisao_blk00000003_sig0000032b_F,
      O => divisao_blk00000003_sig0000032b_XORF_8349
    );
  divisao_blk00000003_sig0000032b_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000329_CYMUXFAST_8310,
      O => divisao_blk00000003_sig0000032b_CYINIT_8348
    );
  divisao_blk00000003_sig0000032b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000032b_CLKINV_8337
    );
  divisao_fractional_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_0_XORF_8397,
      O => divisao_fractional_0_DXMUX_8399
    );
  divisao_fractional_0_XORF : X_XOR2
    port map (
      I0 => divisao_fractional_0_CYINIT_8396,
      I1 => divisao_blk00000003_sig000004f5,
      O => divisao_fractional_0_XORF_8397
    );
  divisao_fractional_0_CYMUXF : X_MUX2
    port map (
      IA => divisao_fractional_0_CY0F_8395,
      IB => divisao_fractional_0_CYINIT_8396,
      SEL => divisao_fractional_0_CYSELF_8387,
      O => divisao_blk00000003_sig000004ee
    );
  divisao_fractional_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_0_BXINV_8385,
      O => divisao_fractional_0_CYINIT_8396
    );
  divisao_fractional_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004f7,
      O => divisao_fractional_0_CY0F_8395
    );
  divisao_fractional_0_FAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035e,
      I1 => divisao_blk00000003_sig000000ee,
      O => divisao_blk00000003_sig000004f7
    );
  divisao_fractional_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004f5,
      O => divisao_fractional_0_CYSELF_8387
    );
  divisao_fractional_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => divisao_fractional_0_BXINV_8385
    );
  divisao_fractional_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_0_XORG_8379,
      O => divisao_fractional_0_DYMUX_8381
    );
  divisao_fractional_0_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000004ee,
      I1 => divisao_blk00000003_sig000004ef,
      O => divisao_fractional_0_XORG_8379
    );
  divisao_fractional_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_0_CYMUXG_8378,
      O => divisao_blk00000003_sig000004ea
    );
  divisao_fractional_0_CYMUXG : X_MUX2
    port map (
      IA => divisao_fractional_0_CY0G_8376,
      IB => divisao_blk00000003_sig000004ee,
      SEL => divisao_fractional_0_CYSELG_8368,
      O => divisao_fractional_0_CYMUXG_8378
    );
  divisao_fractional_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004f1,
      O => divisao_fractional_0_CY0G_8376
    );
  divisao_fractional_0_GAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035e,
      I1 => divisao_blk00000003_sig000000ef,
      O => divisao_blk00000003_sig000004f1
    );
  divisao_fractional_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ef,
      O => divisao_fractional_0_CYSELG_8368
    );
  divisao_fractional_0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_fractional_0_CLKINV_8366
    );
  divisao_fractional_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_2_XORF_8448,
      O => divisao_fractional_2_DXMUX_8450
    );
  divisao_fractional_2_XORF : X_XOR2
    port map (
      I0 => divisao_fractional_2_CYINIT_8447,
      I1 => divisao_blk00000003_sig000004eb,
      O => divisao_fractional_2_XORF_8448
    );
  divisao_fractional_2_CYMUXF : X_MUX2
    port map (
      IA => divisao_fractional_2_CY0F_8446,
      IB => divisao_fractional_2_CYINIT_8447,
      SEL => divisao_fractional_2_CYSELF_8430,
      O => divisao_blk00000003_sig000004e6
    );
  divisao_fractional_2_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_fractional_2_CY0F_8446,
      IB => divisao_fractional_2_CY0F_8446,
      SEL => divisao_fractional_2_CYSELF_8430,
      O => divisao_fractional_2_CYMUXF2_8425
    );
  divisao_fractional_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ea,
      O => divisao_fractional_2_CYINIT_8447
    );
  divisao_fractional_2_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ed,
      O => divisao_fractional_2_CY0F_8446
    );
  divisao_fractional_2_FAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035e,
      I1 => divisao_blk00000003_sig000000f0,
      O => divisao_blk00000003_sig000004ed
    );
  divisao_fractional_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004eb,
      O => divisao_fractional_2_CYSELF_8430
    );
  divisao_fractional_2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_2_XORG_8432,
      O => divisao_fractional_2_DYMUX_8434
    );
  divisao_fractional_2_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000004e6,
      I1 => divisao_blk00000003_sig000004e7,
      O => divisao_fractional_2_XORG_8432
    );
  divisao_fractional_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_2_CYMUXFAST_8429,
      O => divisao_blk00000003_sig000004e1
    );
  divisao_fractional_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ea,
      O => divisao_fractional_2_FASTCARRY_8427
    );
  divisao_fractional_2_CYAND : X_AND2
    port map (
      I0 => divisao_fractional_2_CYSELG_8416,
      I1 => divisao_fractional_2_CYSELF_8430,
      O => divisao_fractional_2_CYAND_8428
    );
  divisao_fractional_2_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_fractional_2_CYMUXG2_8426,
      IB => divisao_fractional_2_FASTCARRY_8427,
      SEL => divisao_fractional_2_CYAND_8428,
      O => divisao_fractional_2_CYMUXFAST_8429
    );
  divisao_fractional_2_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_fractional_2_CY0G_8424,
      IB => divisao_fractional_2_CYMUXF2_8425,
      SEL => divisao_fractional_2_CYSELG_8416,
      O => divisao_fractional_2_CYMUXG2_8426
    );
  divisao_fractional_2_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e9,
      O => divisao_fractional_2_CY0G_8424
    );
  divisao_fractional_2_GAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035e,
      I1 => divisao_blk00000003_sig000000f1,
      O => divisao_blk00000003_sig000004e9
    );
  divisao_fractional_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e7,
      O => divisao_fractional_2_CYSELG_8416
    );
  divisao_fractional_2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_fractional_2_CLKINV_8414
    );
  divisao_fractional_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_4_XORF_8499,
      O => divisao_fractional_4_DXMUX_8501
    );
  divisao_fractional_4_XORF : X_XOR2
    port map (
      I0 => divisao_fractional_4_CYINIT_8498,
      I1 => divisao_blk00000003_sig000004e2,
      O => divisao_fractional_4_XORF_8499
    );
  divisao_fractional_4_CYMUXF : X_MUX2
    port map (
      IA => divisao_fractional_4_CY0F_8497,
      IB => divisao_fractional_4_CYINIT_8498,
      SEL => divisao_fractional_4_CYSELF_8481,
      O => divisao_blk00000003_sig000004e5
    );
  divisao_fractional_4_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_fractional_4_CY0F_8497,
      IB => divisao_fractional_4_CY0F_8497,
      SEL => divisao_fractional_4_CYSELF_8481,
      O => divisao_fractional_4_CYMUXF2_8476
    );
  divisao_fractional_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e1,
      O => divisao_fractional_4_CYINIT_8498
    );
  divisao_fractional_4_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e4,
      O => divisao_fractional_4_CY0F_8497
    );
  divisao_fractional_4_FAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035e,
      I1 => divisao_blk00000003_sig000000f2,
      O => divisao_blk00000003_sig000004e4
    );
  divisao_fractional_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e2,
      O => divisao_fractional_4_CYSELF_8481
    );
  divisao_fractional_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_4_XORG_8483,
      O => divisao_fractional_4_DYMUX_8485
    );
  divisao_fractional_4_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000004e5,
      I1 => divisao_fractional_4_G,
      O => divisao_fractional_4_XORG_8483
    );
  divisao_fractional_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e1,
      O => divisao_fractional_4_FASTCARRY_8478
    );
  divisao_fractional_4_CYAND : X_AND2
    port map (
      I0 => divisao_fractional_4_CYSELG_8466,
      I1 => divisao_fractional_4_CYSELF_8481,
      O => divisao_fractional_4_CYAND_8479
    );
  divisao_fractional_4_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_fractional_4_CYMUXG2_8477,
      IB => divisao_fractional_4_FASTCARRY_8478,
      SEL => divisao_fractional_4_CYAND_8479,
      O => divisao_fractional_4_CYMUXFAST_8480
    );
  divisao_fractional_4_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_fractional_4_CY0G_8475,
      IB => divisao_fractional_4_CYMUXF2_8476,
      SEL => divisao_fractional_4_CYSELG_8466,
      O => divisao_fractional_4_CYMUXG2_8477
    );
  divisao_fractional_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004f2,
      O => divisao_fractional_4_CY0G_8475
    );
  divisao_fractional_4_GAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035e,
      I1 => '0',
      O => divisao_blk00000003_sig000004f2
    );
  divisao_fractional_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_4_G,
      O => divisao_fractional_4_CYSELG_8466
    );
  divisao_fractional_4_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_fractional_4_CLKINV_8464
    );
  divisao_blk00000003_sig000004f9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004f9_XORF_8520,
      O => divisao_blk00000003_sig000004f9_DXMUX_8522
    );
  divisao_blk00000003_sig000004f9_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000004f9_CYINIT_8519,
      I1 => divisao_blk00000003_sig000004f9_F,
      O => divisao_blk00000003_sig000004f9_XORF_8520
    );
  divisao_blk00000003_sig000004f9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_fractional_4_CYMUXFAST_8480,
      O => divisao_blk00000003_sig000004f9_CYINIT_8519
    );
  divisao_blk00000003_sig000004f9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004f9_CLKINV_8508
    );
  divisao_blk00000003_sig0000033f_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000033f_XORF_8566,
      O => divisao_blk00000003_sig0000033f_DXMUX_8568
    );
  divisao_blk00000003_sig0000033f_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000033f_CYINIT_8565,
      I1 => divisao_blk00000003_sig0000033d,
      O => divisao_blk00000003_sig0000033f_XORF_8566
    );
  divisao_blk00000003_sig0000033f_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000033f_CY0F_8564,
      IB => divisao_blk00000003_sig0000033f_CYINIT_8565,
      SEL => divisao_blk00000003_sig0000033f_CYSELF_8557,
      O => divisao_blk00000003_sig00000338
    );
  divisao_blk00000003_sig0000033f_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000032a,
      O => divisao_blk00000003_sig0000033f_CYINIT_8565
    );
  divisao_blk00000003_sig0000033f_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000003d,
      O => divisao_blk00000003_sig0000033f_CY0F_8564
    );
  divisao_blk00000003_sig0000033f_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000033d,
      O => divisao_blk00000003_sig0000033f_CYSELF_8557
    );
  divisao_blk00000003_sig0000033f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000033f_XORG_8549,
      O => divisao_blk00000003_sig0000033f_DYMUX_8551
    );
  divisao_blk00000003_sig0000033f_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000338,
      I1 => divisao_blk00000003_sig00000339,
      O => divisao_blk00000003_sig0000033f_XORG_8549
    );
  divisao_blk00000003_sig0000033f_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000033f_CYMUXG_8548,
      O => divisao_blk00000003_sig00000335
    );
  divisao_blk00000003_sig0000033f_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000033f_CY0G_8546,
      IB => divisao_blk00000003_sig00000338,
      SEL => divisao_blk00000003_sig0000033f_CYSELG_8539,
      O => divisao_blk00000003_sig0000033f_CYMUXG_8548
    );
  divisao_blk00000003_sig0000033f_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000325,
      O => divisao_blk00000003_sig0000033f_CY0G_8546
    );
  divisao_blk00000003_sig0000033f_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000339,
      O => divisao_blk00000003_sig0000033f_CYSELG_8539
    );
  divisao_blk00000003_sig0000033f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000033f_CLKINV_8537
    );
  divisao_blk00000003_sig00000341_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000341_XORF_8615,
      O => divisao_blk00000003_sig00000341_DXMUX_8617
    );
  divisao_blk00000003_sig00000341_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000341_CYINIT_8614,
      I1 => divisao_blk00000003_sig00000336,
      O => divisao_blk00000003_sig00000341_XORF_8615
    );
  divisao_blk00000003_sig00000341_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000341_CY0F_8613,
      IB => divisao_blk00000003_sig00000341_CYINIT_8614,
      SEL => divisao_blk00000003_sig00000341_CYSELF_8598,
      O => divisao_blk00000003_sig00000332
    );
  divisao_blk00000003_sig00000341_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000341_CY0F_8613,
      IB => divisao_blk00000003_sig00000341_CY0F_8613,
      SEL => divisao_blk00000003_sig00000341_CYSELF_8598,
      O => divisao_blk00000003_sig00000341_CYMUXF2_8593
    );
  divisao_blk00000003_sig00000341_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000335,
      O => divisao_blk00000003_sig00000341_CYINIT_8614
    );
  divisao_blk00000003_sig00000341_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000326,
      O => divisao_blk00000003_sig00000341_CY0F_8613
    );
  divisao_blk00000003_sig00000341_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000336,
      O => divisao_blk00000003_sig00000341_CYSELF_8598
    );
  divisao_blk00000003_sig00000341_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000341_XORG_8600,
      O => divisao_blk00000003_sig00000341_DYMUX_8602
    );
  divisao_blk00000003_sig00000341_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000332,
      I1 => divisao_blk00000003_sig00000333,
      O => divisao_blk00000003_sig00000341_XORG_8600
    );
  divisao_blk00000003_sig00000341_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000341_CYMUXFAST_8597,
      O => divisao_blk00000003_sig0000032f
    );
  divisao_blk00000003_sig00000341_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000335,
      O => divisao_blk00000003_sig00000341_FASTCARRY_8595
    );
  divisao_blk00000003_sig00000341_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000341_CYSELG_8585,
      I1 => divisao_blk00000003_sig00000341_CYSELF_8598,
      O => divisao_blk00000003_sig00000341_CYAND_8596
    );
  divisao_blk00000003_sig00000341_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000341_CYMUXG2_8594,
      IB => divisao_blk00000003_sig00000341_FASTCARRY_8595,
      SEL => divisao_blk00000003_sig00000341_CYAND_8596,
      O => divisao_blk00000003_sig00000341_CYMUXFAST_8597
    );
  divisao_blk00000003_sig00000341_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000341_CY0G_8592,
      IB => divisao_blk00000003_sig00000341_CYMUXF2_8593,
      SEL => divisao_blk00000003_sig00000341_CYSELG_8585,
      O => divisao_blk00000003_sig00000341_CYMUXG2_8594
    );
  divisao_blk00000003_sig00000341_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000327,
      O => divisao_blk00000003_sig00000341_CY0G_8592
    );
  divisao_blk00000003_sig00000341_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000333,
      O => divisao_blk00000003_sig00000341_CYSELG_8585
    );
  divisao_blk00000003_sig00000341_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000341_CLKINV_8583
    );
  divisao_blk00000003_sig00000343_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000343_XORF_8664,
      O => divisao_blk00000003_sig00000343_DXMUX_8666
    );
  divisao_blk00000003_sig00000343_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000343_CYINIT_8663,
      I1 => divisao_blk00000003_sig00000330,
      O => divisao_blk00000003_sig00000343_XORF_8664
    );
  divisao_blk00000003_sig00000343_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000343_CY0F_8662,
      IB => divisao_blk00000003_sig00000343_CYINIT_8663,
      SEL => divisao_blk00000003_sig00000343_CYSELF_8647,
      O => divisao_blk00000003_sig0000032c
    );
  divisao_blk00000003_sig00000343_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000343_CY0F_8662,
      IB => divisao_blk00000003_sig00000343_CY0F_8662,
      SEL => divisao_blk00000003_sig00000343_CYSELF_8647,
      O => divisao_blk00000003_sig00000343_CYMUXF2_8642
    );
  divisao_blk00000003_sig00000343_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000032f,
      O => divisao_blk00000003_sig00000343_CYINIT_8663
    );
  divisao_blk00000003_sig00000343_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000328,
      O => divisao_blk00000003_sig00000343_CY0F_8662
    );
  divisao_blk00000003_sig00000343_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000330,
      O => divisao_blk00000003_sig00000343_CYSELF_8647
    );
  divisao_blk00000003_sig00000343_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000343_XORG_8649,
      O => divisao_blk00000003_sig00000343_DYMUX_8651
    );
  divisao_blk00000003_sig00000343_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000032c,
      I1 => divisao_blk00000003_sig0000032d,
      O => divisao_blk00000003_sig00000343_XORG_8649
    );
  divisao_blk00000003_sig00000343_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000032f,
      O => divisao_blk00000003_sig00000343_FASTCARRY_8644
    );
  divisao_blk00000003_sig00000343_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000343_CYSELG_8633,
      I1 => divisao_blk00000003_sig00000343_CYSELF_8647,
      O => divisao_blk00000003_sig00000343_CYAND_8645
    );
  divisao_blk00000003_sig00000343_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000343_CYMUXG2_8643,
      IB => divisao_blk00000003_sig00000343_FASTCARRY_8644,
      SEL => divisao_blk00000003_sig00000343_CYAND_8645,
      O => divisao_blk00000003_sig00000343_CYMUXFAST_8646
    );
  divisao_blk00000003_sig00000343_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000343_CY0G_8641,
      IB => divisao_blk00000003_sig00000343_CYMUXF2_8642,
      SEL => divisao_blk00000003_sig00000343_CYSELG_8633,
      O => divisao_blk00000003_sig00000343_CYMUXG2_8643
    );
  divisao_blk00000003_sig00000343_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000329,
      O => divisao_blk00000003_sig00000343_CY0G_8641
    );
  divisao_blk00000003_sig00000343_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000032d,
      O => divisao_blk00000003_sig00000343_CYSELG_8633
    );
  divisao_blk00000003_sig00000343_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000343_CLKINV_8631
    );
  divisao_blk00000003_sig00000345_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000345_XORF_8685,
      O => divisao_blk00000003_sig00000345_DXMUX_8687
    );
  divisao_blk00000003_sig00000345_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000345_CYINIT_8684,
      I1 => divisao_blk00000003_sig00000345_F,
      O => divisao_blk00000003_sig00000345_XORF_8685
    );
  divisao_blk00000003_sig00000345_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000343_CYMUXFAST_8646,
      O => divisao_blk00000003_sig00000345_CYINIT_8684
    );
  divisao_blk00000003_sig00000345_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000345_CLKINV_8673
    );
  divisao_blk00000003_sig00000201_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000201_XORF_8731,
      O => divisao_blk00000003_sig00000201_DXMUX_8733
    );
  divisao_blk00000003_sig00000201_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000201_CYINIT_8730,
      I1 => divisao_blk00000003_sig000001fe,
      O => divisao_blk00000003_sig00000201_XORF_8731
    );
  divisao_blk00000003_sig00000201_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000201_CY0F_8729,
      IB => divisao_blk00000003_sig00000201_CYINIT_8730,
      SEL => divisao_blk00000003_sig00000201_CYSELF_8722,
      O => divisao_blk00000003_sig000001f9
    );
  divisao_blk00000003_sig00000201_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001eb,
      O => divisao_blk00000003_sig00000201_CYINIT_8730
    );
  divisao_blk00000003_sig00000201_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000200,
      O => divisao_blk00000003_sig00000201_CY0F_8729
    );
  divisao_blk00000003_sig00000201_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001fe,
      O => divisao_blk00000003_sig00000201_CYSELF_8722
    );
  divisao_blk00000003_sig00000201_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000201_XORG_8714,
      O => divisao_blk00000003_sig00000201_DYMUX_8716
    );
  divisao_blk00000003_sig00000201_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001f9,
      I1 => divisao_blk00000003_sig000001fa,
      O => divisao_blk00000003_sig00000201_XORG_8714
    );
  divisao_blk00000003_sig00000201_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000201_CYMUXG_8713,
      O => divisao_blk00000003_sig000001f6
    );
  divisao_blk00000003_sig00000201_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000201_CY0G_8711,
      IB => divisao_blk00000003_sig000001f9,
      SEL => divisao_blk00000003_sig00000201_CYSELG_8704,
      O => divisao_blk00000003_sig00000201_CYMUXG_8713
    );
  divisao_blk00000003_sig00000201_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e6,
      O => divisao_blk00000003_sig00000201_CY0G_8711
    );
  divisao_blk00000003_sig00000201_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001fa,
      O => divisao_blk00000003_sig00000201_CYSELG_8704
    );
  divisao_blk00000003_sig00000201_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000201_CLKINV_8702
    );
  divisao_blk00000003_sig00000203_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000203_XORF_8780,
      O => divisao_blk00000003_sig00000203_DXMUX_8782
    );
  divisao_blk00000003_sig00000203_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000203_CYINIT_8779,
      I1 => divisao_blk00000003_sig000001f7,
      O => divisao_blk00000003_sig00000203_XORF_8780
    );
  divisao_blk00000003_sig00000203_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000203_CY0F_8778,
      IB => divisao_blk00000003_sig00000203_CYINIT_8779,
      SEL => divisao_blk00000003_sig00000203_CYSELF_8763,
      O => divisao_blk00000003_sig000001f3
    );
  divisao_blk00000003_sig00000203_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000203_CY0F_8778,
      IB => divisao_blk00000003_sig00000203_CY0F_8778,
      SEL => divisao_blk00000003_sig00000203_CYSELF_8763,
      O => divisao_blk00000003_sig00000203_CYMUXF2_8758
    );
  divisao_blk00000003_sig00000203_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f6,
      O => divisao_blk00000003_sig00000203_CYINIT_8779
    );
  divisao_blk00000003_sig00000203_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e7,
      O => divisao_blk00000003_sig00000203_CY0F_8778
    );
  divisao_blk00000003_sig00000203_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f7,
      O => divisao_blk00000003_sig00000203_CYSELF_8763
    );
  divisao_blk00000003_sig00000203_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000203_XORG_8765,
      O => divisao_blk00000003_sig00000203_DYMUX_8767
    );
  divisao_blk00000003_sig00000203_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001f3,
      I1 => divisao_blk00000003_sig000001f4,
      O => divisao_blk00000003_sig00000203_XORG_8765
    );
  divisao_blk00000003_sig00000203_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000203_CYMUXFAST_8762,
      O => divisao_blk00000003_sig000001f0
    );
  divisao_blk00000003_sig00000203_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f6,
      O => divisao_blk00000003_sig00000203_FASTCARRY_8760
    );
  divisao_blk00000003_sig00000203_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000203_CYSELG_8750,
      I1 => divisao_blk00000003_sig00000203_CYSELF_8763,
      O => divisao_blk00000003_sig00000203_CYAND_8761
    );
  divisao_blk00000003_sig00000203_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000203_CYMUXG2_8759,
      IB => divisao_blk00000003_sig00000203_FASTCARRY_8760,
      SEL => divisao_blk00000003_sig00000203_CYAND_8761,
      O => divisao_blk00000003_sig00000203_CYMUXFAST_8762
    );
  divisao_blk00000003_sig00000203_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000203_CY0G_8757,
      IB => divisao_blk00000003_sig00000203_CYMUXF2_8758,
      SEL => divisao_blk00000003_sig00000203_CYSELG_8750,
      O => divisao_blk00000003_sig00000203_CYMUXG2_8759
    );
  divisao_blk00000003_sig00000203_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e8,
      O => divisao_blk00000003_sig00000203_CY0G_8757
    );
  divisao_blk00000003_sig00000203_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f4,
      O => divisao_blk00000003_sig00000203_CYSELG_8750
    );
  divisao_blk00000003_sig00000203_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000203_CLKINV_8748
    );
  divisao_blk00000003_blk00000186 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000205_DYMUX_8816,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000205_CLKINV_8796,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000206
    );
  divisao_blk00000003_blk0000045e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001e9,
      ADR1 => divisao_blk00000003_sig000000ac,
      ADR2 => divisao_blk00000003_sig000001eb,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001f1
    );
  divisao_blk00000003_blk00000185 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000205_DXMUX_8831,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000205_CLKINV_8796,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000205
    );
  divisao_blk00000003_sig00000205_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000205_XORF_8829,
      O => divisao_blk00000003_sig00000205_DXMUX_8831
    );
  divisao_blk00000003_sig00000205_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000205_CYINIT_8828,
      I1 => divisao_blk00000003_sig000001f1,
      O => divisao_blk00000003_sig00000205_XORF_8829
    );
  divisao_blk00000003_sig00000205_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000205_CY0F_8827,
      IB => divisao_blk00000003_sig00000205_CYINIT_8828,
      SEL => divisao_blk00000003_sig00000205_CYSELF_8812,
      O => divisao_blk00000003_sig000001ed
    );
  divisao_blk00000003_sig00000205_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000205_CY0F_8827,
      IB => divisao_blk00000003_sig00000205_CY0F_8827,
      SEL => divisao_blk00000003_sig00000205_CYSELF_8812,
      O => divisao_blk00000003_sig00000205_CYMUXF2_8807
    );
  divisao_blk00000003_sig00000205_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f0,
      O => divisao_blk00000003_sig00000205_CYINIT_8828
    );
  divisao_blk00000003_sig00000205_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e9,
      O => divisao_blk00000003_sig00000205_CY0F_8827
    );
  divisao_blk00000003_sig00000205_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f1,
      O => divisao_blk00000003_sig00000205_CYSELF_8812
    );
  divisao_blk00000003_sig00000205_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000205_XORG_8814,
      O => divisao_blk00000003_sig00000205_DYMUX_8816
    );
  divisao_blk00000003_sig00000205_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001ed,
      I1 => divisao_blk00000003_sig000001ee,
      O => divisao_blk00000003_sig00000205_XORG_8814
    );
  divisao_blk00000003_sig00000205_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001f0,
      O => divisao_blk00000003_sig00000205_FASTCARRY_8809
    );
  divisao_blk00000003_sig00000205_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000205_CYSELG_8798,
      I1 => divisao_blk00000003_sig00000205_CYSELF_8812,
      O => divisao_blk00000003_sig00000205_CYAND_8810
    );
  divisao_blk00000003_sig00000205_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000205_CYMUXG2_8808,
      IB => divisao_blk00000003_sig00000205_FASTCARRY_8809,
      SEL => divisao_blk00000003_sig00000205_CYAND_8810,
      O => divisao_blk00000003_sig00000205_CYMUXFAST_8811
    );
  divisao_blk00000003_sig00000205_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000205_CY0G_8806,
      IB => divisao_blk00000003_sig00000205_CYMUXF2_8807,
      SEL => divisao_blk00000003_sig00000205_CYSELG_8798,
      O => divisao_blk00000003_sig00000205_CYMUXG2_8808
    );
  divisao_blk00000003_sig00000205_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ea,
      O => divisao_blk00000003_sig00000205_CY0G_8806
    );
  divisao_blk00000003_sig00000205_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ee,
      O => divisao_blk00000003_sig00000205_CYSELG_8798
    );
  divisao_blk00000003_sig00000205_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000205_CLKINV_8796
    );
  divisao_blk00000003_blk0000045f : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001ea,
      ADR1 => divisao_blk00000003_sig000001eb,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001ee
    );
  divisao_blk00000003_sig00000207_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000207_XORF_8850,
      O => divisao_blk00000003_sig00000207_DXMUX_8852
    );
  divisao_blk00000003_sig00000207_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000207_CYINIT_8849,
      I1 => divisao_blk00000003_sig00000207_F,
      O => divisao_blk00000003_sig00000207_XORF_8850
    );
  divisao_blk00000003_sig00000207_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000205_CYMUXFAST_8811,
      O => divisao_blk00000003_sig00000207_CYINIT_8849
    );
  divisao_blk00000003_sig00000207_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000207_CLKINV_8838
    );
  divisao_blk00000003_sig0000030b_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030b_XORF_8896,
      O => divisao_blk00000003_sig0000030b_DXMUX_8898
    );
  divisao_blk00000003_sig0000030b_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000030b_CYINIT_8895,
      I1 => divisao_blk00000003_sig00000309,
      O => divisao_blk00000003_sig0000030b_XORF_8896
    );
  divisao_blk00000003_sig0000030b_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030b_CY0F_8894,
      IB => divisao_blk00000003_sig0000030b_CYINIT_8895,
      SEL => divisao_blk00000003_sig0000030b_CYSELF_8887,
      O => divisao_blk00000003_sig00000304
    );
  divisao_blk00000003_sig0000030b_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f6,
      O => divisao_blk00000003_sig0000030b_CYINIT_8895
    );
  divisao_blk00000003_sig0000030b_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000046,
      O => divisao_blk00000003_sig0000030b_CY0F_8894
    );
  divisao_blk00000003_sig0000030b_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000309,
      O => divisao_blk00000003_sig0000030b_CYSELF_8887
    );
  divisao_blk00000003_sig0000030b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030b_XORG_8879,
      O => divisao_blk00000003_sig0000030b_DYMUX_8881
    );
  divisao_blk00000003_sig0000030b_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000304,
      I1 => divisao_blk00000003_sig00000305,
      O => divisao_blk00000003_sig0000030b_XORG_8879
    );
  divisao_blk00000003_sig0000030b_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030b_CYMUXG_8878,
      O => divisao_blk00000003_sig00000301
    );
  divisao_blk00000003_sig0000030b_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030b_CY0G_8876,
      IB => divisao_blk00000003_sig00000304,
      SEL => divisao_blk00000003_sig0000030b_CYSELG_8869,
      O => divisao_blk00000003_sig0000030b_CYMUXG_8878
    );
  divisao_blk00000003_sig0000030b_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f1,
      O => divisao_blk00000003_sig0000030b_CY0G_8876
    );
  divisao_blk00000003_sig0000030b_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000305,
      O => divisao_blk00000003_sig0000030b_CYSELG_8869
    );
  divisao_blk00000003_sig0000030b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000030b_CLKINV_8867
    );
  divisao_blk00000003_blk00000241 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000030d_DXMUX_8947,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000030d_CLKINV_8913,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000030d
    );
  divisao_blk00000003_sig0000030d_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030d_XORF_8945,
      O => divisao_blk00000003_sig0000030d_DXMUX_8947
    );
  divisao_blk00000003_sig0000030d_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000030d_CYINIT_8944,
      I1 => divisao_blk00000003_sig00000302,
      O => divisao_blk00000003_sig0000030d_XORF_8945
    );
  divisao_blk00000003_sig0000030d_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030d_CY0F_8943,
      IB => divisao_blk00000003_sig0000030d_CYINIT_8944,
      SEL => divisao_blk00000003_sig0000030d_CYSELF_8928,
      O => divisao_blk00000003_sig000002fe
    );
  divisao_blk00000003_sig0000030d_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030d_CY0F_8943,
      IB => divisao_blk00000003_sig0000030d_CY0F_8943,
      SEL => divisao_blk00000003_sig0000030d_CYSELF_8928,
      O => divisao_blk00000003_sig0000030d_CYMUXF2_8923
    );
  divisao_blk00000003_sig0000030d_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000301,
      O => divisao_blk00000003_sig0000030d_CYINIT_8944
    );
  divisao_blk00000003_sig0000030d_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f2,
      O => divisao_blk00000003_sig0000030d_CY0F_8943
    );
  divisao_blk00000003_sig0000030d_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000302,
      O => divisao_blk00000003_sig0000030d_CYSELF_8928
    );
  divisao_blk00000003_sig0000030d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030d_XORG_8930,
      O => divisao_blk00000003_sig0000030d_DYMUX_8932
    );
  divisao_blk00000003_sig0000030d_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002fe,
      I1 => divisao_blk00000003_sig000002ff,
      O => divisao_blk00000003_sig0000030d_XORG_8930
    );
  divisao_blk00000003_sig0000030d_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030d_CYMUXFAST_8927,
      O => divisao_blk00000003_sig000002fb
    );
  divisao_blk00000003_sig0000030d_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000301,
      O => divisao_blk00000003_sig0000030d_FASTCARRY_8925
    );
  divisao_blk00000003_sig0000030d_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000030d_CYSELG_8915,
      I1 => divisao_blk00000003_sig0000030d_CYSELF_8928,
      O => divisao_blk00000003_sig0000030d_CYAND_8926
    );
  divisao_blk00000003_sig0000030d_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030d_CYMUXG2_8924,
      IB => divisao_blk00000003_sig0000030d_FASTCARRY_8925,
      SEL => divisao_blk00000003_sig0000030d_CYAND_8926,
      O => divisao_blk00000003_sig0000030d_CYMUXFAST_8927
    );
  divisao_blk00000003_sig0000030d_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030d_CY0G_8922,
      IB => divisao_blk00000003_sig0000030d_CYMUXF2_8923,
      SEL => divisao_blk00000003_sig0000030d_CYSELG_8915,
      O => divisao_blk00000003_sig0000030d_CYMUXG2_8924
    );
  divisao_blk00000003_sig0000030d_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f3,
      O => divisao_blk00000003_sig0000030d_CY0G_8922
    );
  divisao_blk00000003_sig0000030d_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002ff,
      O => divisao_blk00000003_sig0000030d_CYSELG_8915
    );
  divisao_blk00000003_sig0000030d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000030d_CLKINV_8913
    );
  divisao_blk00000003_blk0000049b : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002f5,
      ADR1 => divisao_blk00000003_sig000002f6,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002f9
    );
  divisao_blk00000003_blk00000244 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000030f_DYMUX_8981,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000030f_CLKINV_8961,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000310
    );
  divisao_blk00000003_blk0000049a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002f4,
      ADR1 => divisao_blk00000003_sig000000de,
      ADR2 => divisao_blk00000003_sig000002f6,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002fc
    );
  divisao_blk00000003_blk00000243 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000030f_DXMUX_8996,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000030f_CLKINV_8961,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000030f
    );
  divisao_blk00000003_sig0000030f_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030f_XORF_8994,
      O => divisao_blk00000003_sig0000030f_DXMUX_8996
    );
  divisao_blk00000003_sig0000030f_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000030f_CYINIT_8993,
      I1 => divisao_blk00000003_sig000002fc,
      O => divisao_blk00000003_sig0000030f_XORF_8994
    );
  divisao_blk00000003_sig0000030f_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030f_CY0F_8992,
      IB => divisao_blk00000003_sig0000030f_CYINIT_8993,
      SEL => divisao_blk00000003_sig0000030f_CYSELF_8977,
      O => divisao_blk00000003_sig000002f8
    );
  divisao_blk00000003_sig0000030f_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030f_CY0F_8992,
      IB => divisao_blk00000003_sig0000030f_CY0F_8992,
      SEL => divisao_blk00000003_sig0000030f_CYSELF_8977,
      O => divisao_blk00000003_sig0000030f_CYMUXF2_8972
    );
  divisao_blk00000003_sig0000030f_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002fb,
      O => divisao_blk00000003_sig0000030f_CYINIT_8993
    );
  divisao_blk00000003_sig0000030f_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f4,
      O => divisao_blk00000003_sig0000030f_CY0F_8992
    );
  divisao_blk00000003_sig0000030f_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002fc,
      O => divisao_blk00000003_sig0000030f_CYSELF_8977
    );
  divisao_blk00000003_sig0000030f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030f_XORG_8979,
      O => divisao_blk00000003_sig0000030f_DYMUX_8981
    );
  divisao_blk00000003_sig0000030f_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002f8,
      I1 => divisao_blk00000003_sig000002f9,
      O => divisao_blk00000003_sig0000030f_XORG_8979
    );
  divisao_blk00000003_sig0000030f_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002fb,
      O => divisao_blk00000003_sig0000030f_FASTCARRY_8974
    );
  divisao_blk00000003_sig0000030f_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000030f_CYSELG_8963,
      I1 => divisao_blk00000003_sig0000030f_CYSELF_8977,
      O => divisao_blk00000003_sig0000030f_CYAND_8975
    );
  divisao_blk00000003_sig0000030f_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030f_CYMUXG2_8973,
      IB => divisao_blk00000003_sig0000030f_FASTCARRY_8974,
      SEL => divisao_blk00000003_sig0000030f_CYAND_8975,
      O => divisao_blk00000003_sig0000030f_CYMUXFAST_8976
    );
  divisao_blk00000003_sig0000030f_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000030f_CY0G_8971,
      IB => divisao_blk00000003_sig0000030f_CYMUXF2_8972,
      SEL => divisao_blk00000003_sig0000030f_CYSELG_8963,
      O => divisao_blk00000003_sig0000030f_CYMUXG2_8973
    );
  divisao_blk00000003_sig0000030f_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f5,
      O => divisao_blk00000003_sig0000030f_CY0G_8971
    );
  divisao_blk00000003_sig0000030f_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f9,
      O => divisao_blk00000003_sig0000030f_CYSELG_8963
    );
  divisao_blk00000003_sig0000030f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000030f_CLKINV_8961
    );
  divisao_blk00000003_blk00000245 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000311_DXMUX_9017,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000311_CLKINV_9003,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000311
    );
  divisao_blk00000003_sig00000311_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000311_XORF_9015,
      O => divisao_blk00000003_sig00000311_DXMUX_9017
    );
  divisao_blk00000003_sig00000311_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000311_CYINIT_9014,
      I1 => divisao_blk00000003_sig00000311_F,
      O => divisao_blk00000003_sig00000311_XORF_9015
    );
  divisao_blk00000003_sig00000311_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000030f_CYMUXFAST_8976,
      O => divisao_blk00000003_sig00000311_CYINIT_9014
    );
  divisao_blk00000003_sig00000311_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000311_CLKINV_9003
    );
  divisao_blk00000003_blk00000195 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000021c_DYMUX_9046,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000021c_CLKINV_9032,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000021d
    );
  divisao_blk00000003_sig0000021c_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021c_XORF_9061,
      O => divisao_blk00000003_sig0000021c_DXMUX_9063
    );
  divisao_blk00000003_sig0000021c_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000021c_CYINIT_9060,
      I1 => divisao_blk00000003_sig00000219,
      O => divisao_blk00000003_sig0000021c_XORF_9061
    );
  divisao_blk00000003_sig0000021c_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000021c_CY0F_9059,
      IB => divisao_blk00000003_sig0000021c_CYINIT_9060,
      SEL => divisao_blk00000003_sig0000021c_CYSELF_9052,
      O => divisao_blk00000003_sig00000214
    );
  divisao_blk00000003_sig0000021c_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000206,
      O => divisao_blk00000003_sig0000021c_CYINIT_9060
    );
  divisao_blk00000003_sig0000021c_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021b,
      O => divisao_blk00000003_sig0000021c_CY0F_9059
    );
  divisao_blk00000003_sig0000021c_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000219,
      O => divisao_blk00000003_sig0000021c_CYSELF_9052
    );
  divisao_blk00000003_sig0000021c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021c_XORG_9044,
      O => divisao_blk00000003_sig0000021c_DYMUX_9046
    );
  divisao_blk00000003_sig0000021c_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000214,
      I1 => divisao_blk00000003_sig00000215,
      O => divisao_blk00000003_sig0000021c_XORG_9044
    );
  divisao_blk00000003_sig0000021c_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021c_CYMUXG_9043,
      O => divisao_blk00000003_sig00000211
    );
  divisao_blk00000003_sig0000021c_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000021c_CY0G_9041,
      IB => divisao_blk00000003_sig00000214,
      SEL => divisao_blk00000003_sig0000021c_CYSELG_9034,
      O => divisao_blk00000003_sig0000021c_CYMUXG_9043
    );
  divisao_blk00000003_sig0000021c_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000201,
      O => divisao_blk00000003_sig0000021c_CY0G_9041
    );
  divisao_blk00000003_sig0000021c_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000215,
      O => divisao_blk00000003_sig0000021c_CYSELG_9034
    );
  divisao_blk00000003_sig0000021c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000021c_CLKINV_9032
    );
  divisao_blk00000003_blk00000461 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000201,
      ADR1 => divisao_blk00000003_sig000000ae,
      ADR2 => divisao_blk00000003_sig00000206,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000215
    );
  divisao_blk00000003_sig0000021e_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021e_XORF_9110,
      O => divisao_blk00000003_sig0000021e_DXMUX_9112
    );
  divisao_blk00000003_sig0000021e_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000021e_CYINIT_9109,
      I1 => divisao_blk00000003_sig00000212,
      O => divisao_blk00000003_sig0000021e_XORF_9110
    );
  divisao_blk00000003_sig0000021e_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000021e_CY0F_9108,
      IB => divisao_blk00000003_sig0000021e_CYINIT_9109,
      SEL => divisao_blk00000003_sig0000021e_CYSELF_9093,
      O => divisao_blk00000003_sig0000020e
    );
  divisao_blk00000003_sig0000021e_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000021e_CY0F_9108,
      IB => divisao_blk00000003_sig0000021e_CY0F_9108,
      SEL => divisao_blk00000003_sig0000021e_CYSELF_9093,
      O => divisao_blk00000003_sig0000021e_CYMUXF2_9088
    );
  divisao_blk00000003_sig0000021e_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000211,
      O => divisao_blk00000003_sig0000021e_CYINIT_9109
    );
  divisao_blk00000003_sig0000021e_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000202,
      O => divisao_blk00000003_sig0000021e_CY0F_9108
    );
  divisao_blk00000003_sig0000021e_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000212,
      O => divisao_blk00000003_sig0000021e_CYSELF_9093
    );
  divisao_blk00000003_sig0000021e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021e_XORG_9095,
      O => divisao_blk00000003_sig0000021e_DYMUX_9097
    );
  divisao_blk00000003_sig0000021e_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000020e,
      I1 => divisao_blk00000003_sig0000020f,
      O => divisao_blk00000003_sig0000021e_XORG_9095
    );
  divisao_blk00000003_sig0000021e_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021e_CYMUXFAST_9092,
      O => divisao_blk00000003_sig0000020b
    );
  divisao_blk00000003_sig0000021e_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000211,
      O => divisao_blk00000003_sig0000021e_FASTCARRY_9090
    );
  divisao_blk00000003_sig0000021e_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000021e_CYSELG_9080,
      I1 => divisao_blk00000003_sig0000021e_CYSELF_9093,
      O => divisao_blk00000003_sig0000021e_CYAND_9091
    );
  divisao_blk00000003_sig0000021e_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000021e_CYMUXG2_9089,
      IB => divisao_blk00000003_sig0000021e_FASTCARRY_9090,
      SEL => divisao_blk00000003_sig0000021e_CYAND_9091,
      O => divisao_blk00000003_sig0000021e_CYMUXFAST_9092
    );
  divisao_blk00000003_sig0000021e_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000021e_CY0G_9087,
      IB => divisao_blk00000003_sig0000021e_CYMUXF2_9088,
      SEL => divisao_blk00000003_sig0000021e_CYSELG_9080,
      O => divisao_blk00000003_sig0000021e_CYMUXG2_9089
    );
  divisao_blk00000003_sig0000021e_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000203,
      O => divisao_blk00000003_sig0000021e_CY0G_9087
    );
  divisao_blk00000003_sig0000021e_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000020f,
      O => divisao_blk00000003_sig0000021e_CYSELG_9080
    );
  divisao_blk00000003_sig0000021e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000021e_CLKINV_9078
    );
  divisao_blk00000003_blk00000462 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000202,
      ADR1 => divisao_blk00000003_sig000000af,
      ADR2 => divisao_blk00000003_sig00000206,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000212
    );
  divisao_blk00000003_sig00000220_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000220_XORF_9159,
      O => divisao_blk00000003_sig00000220_DXMUX_9161
    );
  divisao_blk00000003_sig00000220_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000220_CYINIT_9158,
      I1 => divisao_blk00000003_sig0000020c,
      O => divisao_blk00000003_sig00000220_XORF_9159
    );
  divisao_blk00000003_sig00000220_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000220_CY0F_9157,
      IB => divisao_blk00000003_sig00000220_CYINIT_9158,
      SEL => divisao_blk00000003_sig00000220_CYSELF_9142,
      O => divisao_blk00000003_sig00000208
    );
  divisao_blk00000003_sig00000220_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000220_CY0F_9157,
      IB => divisao_blk00000003_sig00000220_CY0F_9157,
      SEL => divisao_blk00000003_sig00000220_CYSELF_9142,
      O => divisao_blk00000003_sig00000220_CYMUXF2_9137
    );
  divisao_blk00000003_sig00000220_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000020b,
      O => divisao_blk00000003_sig00000220_CYINIT_9158
    );
  divisao_blk00000003_sig00000220_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000204,
      O => divisao_blk00000003_sig00000220_CY0F_9157
    );
  divisao_blk00000003_sig00000220_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000020c,
      O => divisao_blk00000003_sig00000220_CYSELF_9142
    );
  divisao_blk00000003_sig00000220_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000220_XORG_9144,
      O => divisao_blk00000003_sig00000220_DYMUX_9146
    );
  divisao_blk00000003_sig00000220_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000208,
      I1 => divisao_blk00000003_sig00000209,
      O => divisao_blk00000003_sig00000220_XORG_9144
    );
  divisao_blk00000003_sig00000220_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000020b,
      O => divisao_blk00000003_sig00000220_FASTCARRY_9139
    );
  divisao_blk00000003_sig00000220_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000220_CYSELG_9128,
      I1 => divisao_blk00000003_sig00000220_CYSELF_9142,
      O => divisao_blk00000003_sig00000220_CYAND_9140
    );
  divisao_blk00000003_sig00000220_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000220_CYMUXG2_9138,
      IB => divisao_blk00000003_sig00000220_FASTCARRY_9139,
      SEL => divisao_blk00000003_sig00000220_CYAND_9140,
      O => divisao_blk00000003_sig00000220_CYMUXFAST_9141
    );
  divisao_blk00000003_sig00000220_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000220_CY0G_9136,
      IB => divisao_blk00000003_sig00000220_CYMUXF2_9137,
      SEL => divisao_blk00000003_sig00000220_CYSELG_9128,
      O => divisao_blk00000003_sig00000220_CYMUXG2_9138
    );
  divisao_blk00000003_sig00000220_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000205,
      O => divisao_blk00000003_sig00000220_CY0G_9136
    );
  divisao_blk00000003_sig00000220_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000209,
      O => divisao_blk00000003_sig00000220_CYSELG_9128
    );
  divisao_blk00000003_sig00000220_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000220_CLKINV_9126
    );
  divisao_blk00000003_sig00000222_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000222_XORF_9187,
      O => divisao_blk00000003_sig00000222_DXMUX_9189
    );
  divisao_blk00000003_sig00000222_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000222_CYINIT_9186,
      I1 => divisao_blk00000003_sig00000222_F,
      O => divisao_blk00000003_sig00000222_XORF_9187
    );
  divisao_blk00000003_sig00000222_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000220_CYMUXFAST_9141,
      O => divisao_blk00000003_sig00000222_CYINIT_9186
    );
  divisao_blk00000003_sig00000222_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ec,
      O => divisao_blk00000003_sig00000222_DYMUX_9172
    );
  divisao_blk00000003_sig00000222_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000222_CLKINV_9170
    );
  divisao_blk00000003_blk000004a8 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000007f,
      ADR1 => divisao_blk00000003_sig000000e9,
      ADR2 => divisao_blk00000003_sig00000344,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000357
    );
  divisao_blk00000003_sig00000359_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000359_XORF_9233,
      O => divisao_blk00000003_sig00000359_DXMUX_9235
    );
  divisao_blk00000003_sig00000359_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000359_CYINIT_9232,
      I1 => divisao_blk00000003_sig00000357,
      O => divisao_blk00000003_sig00000359_XORF_9233
    );
  divisao_blk00000003_sig00000359_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000359_CY0F_9231,
      IB => divisao_blk00000003_sig00000359_CYINIT_9232,
      SEL => divisao_blk00000003_sig00000359_CYSELF_9224,
      O => divisao_blk00000003_sig00000352
    );
  divisao_blk00000003_sig00000359_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000344,
      O => divisao_blk00000003_sig00000359_CYINIT_9232
    );
  divisao_blk00000003_sig00000359_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007f,
      O => divisao_blk00000003_sig00000359_CY0F_9231
    );
  divisao_blk00000003_sig00000359_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000357,
      O => divisao_blk00000003_sig00000359_CYSELF_9224
    );
  divisao_blk00000003_sig00000359_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000359_XORG_9216,
      O => divisao_blk00000003_sig00000359_DYMUX_9218
    );
  divisao_blk00000003_sig00000359_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000352,
      I1 => divisao_blk00000003_sig00000353,
      O => divisao_blk00000003_sig00000359_XORG_9216
    );
  divisao_blk00000003_sig00000359_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000359_CYMUXG_9215,
      O => divisao_blk00000003_sig0000034f
    );
  divisao_blk00000003_sig00000359_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000359_CY0G_9213,
      IB => divisao_blk00000003_sig00000352,
      SEL => divisao_blk00000003_sig00000359_CYSELG_9206,
      O => divisao_blk00000003_sig00000359_CYMUXG_9215
    );
  divisao_blk00000003_sig00000359_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000033f,
      O => divisao_blk00000003_sig00000359_CY0G_9213
    );
  divisao_blk00000003_sig00000359_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000353,
      O => divisao_blk00000003_sig00000359_CYSELG_9206
    );
  divisao_blk00000003_sig00000359_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000359_CLKINV_9204
    );
  divisao_blk00000003_blk00000279 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000359_DYMUX_9218,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000359_CLKINV_9204,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000035a
    );
  divisao_blk00000003_sig0000035b_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035b_XORF_9282,
      O => divisao_blk00000003_sig0000035b_DXMUX_9284
    );
  divisao_blk00000003_sig0000035b_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000035b_CYINIT_9281,
      I1 => divisao_blk00000003_sig00000350,
      O => divisao_blk00000003_sig0000035b_XORF_9282
    );
  divisao_blk00000003_sig0000035b_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035b_CY0F_9280,
      IB => divisao_blk00000003_sig0000035b_CYINIT_9281,
      SEL => divisao_blk00000003_sig0000035b_CYSELF_9265,
      O => divisao_blk00000003_sig0000034c
    );
  divisao_blk00000003_sig0000035b_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035b_CY0F_9280,
      IB => divisao_blk00000003_sig0000035b_CY0F_9280,
      SEL => divisao_blk00000003_sig0000035b_CYSELF_9265,
      O => divisao_blk00000003_sig0000035b_CYMUXF2_9260
    );
  divisao_blk00000003_sig0000035b_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000034f,
      O => divisao_blk00000003_sig0000035b_CYINIT_9281
    );
  divisao_blk00000003_sig0000035b_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000340,
      O => divisao_blk00000003_sig0000035b_CY0F_9280
    );
  divisao_blk00000003_sig0000035b_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000350,
      O => divisao_blk00000003_sig0000035b_CYSELF_9265
    );
  divisao_blk00000003_sig0000035b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035b_XORG_9267,
      O => divisao_blk00000003_sig0000035b_DYMUX_9269
    );
  divisao_blk00000003_sig0000035b_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000034c,
      I1 => divisao_blk00000003_sig0000034d,
      O => divisao_blk00000003_sig0000035b_XORG_9267
    );
  divisao_blk00000003_sig0000035b_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035b_CYMUXFAST_9264,
      O => divisao_blk00000003_sig00000349
    );
  divisao_blk00000003_sig0000035b_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000034f,
      O => divisao_blk00000003_sig0000035b_FASTCARRY_9262
    );
  divisao_blk00000003_sig0000035b_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035b_CYSELG_9252,
      I1 => divisao_blk00000003_sig0000035b_CYSELF_9265,
      O => divisao_blk00000003_sig0000035b_CYAND_9263
    );
  divisao_blk00000003_sig0000035b_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035b_CYMUXG2_9261,
      IB => divisao_blk00000003_sig0000035b_FASTCARRY_9262,
      SEL => divisao_blk00000003_sig0000035b_CYAND_9263,
      O => divisao_blk00000003_sig0000035b_CYMUXFAST_9264
    );
  divisao_blk00000003_sig0000035b_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035b_CY0G_9259,
      IB => divisao_blk00000003_sig0000035b_CYMUXF2_9260,
      SEL => divisao_blk00000003_sig0000035b_CYSELG_9252,
      O => divisao_blk00000003_sig0000035b_CYMUXG2_9261
    );
  divisao_blk00000003_sig0000035b_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000341,
      O => divisao_blk00000003_sig0000035b_CY0G_9259
    );
  divisao_blk00000003_sig0000035b_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000034d,
      O => divisao_blk00000003_sig0000035b_CYSELG_9252
    );
  divisao_blk00000003_sig0000035b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000035b_CLKINV_9250
    );
  divisao_blk00000003_sig0000035d_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035d_XORF_9331,
      O => divisao_blk00000003_sig0000035d_DXMUX_9333
    );
  divisao_blk00000003_sig0000035d_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000035d_CYINIT_9330,
      I1 => divisao_blk00000003_sig0000034a,
      O => divisao_blk00000003_sig0000035d_XORF_9331
    );
  divisao_blk00000003_sig0000035d_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035d_CY0F_9329,
      IB => divisao_blk00000003_sig0000035d_CYINIT_9330,
      SEL => divisao_blk00000003_sig0000035d_CYSELF_9314,
      O => divisao_blk00000003_sig00000346
    );
  divisao_blk00000003_sig0000035d_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035d_CY0F_9329,
      IB => divisao_blk00000003_sig0000035d_CY0F_9329,
      SEL => divisao_blk00000003_sig0000035d_CYSELF_9314,
      O => divisao_blk00000003_sig0000035d_CYMUXF2_9309
    );
  divisao_blk00000003_sig0000035d_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000349,
      O => divisao_blk00000003_sig0000035d_CYINIT_9330
    );
  divisao_blk00000003_sig0000035d_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000342,
      O => divisao_blk00000003_sig0000035d_CY0F_9329
    );
  divisao_blk00000003_sig0000035d_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000034a,
      O => divisao_blk00000003_sig0000035d_CYSELF_9314
    );
  divisao_blk00000003_sig0000035d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035d_XORG_9316,
      O => divisao_blk00000003_sig0000035d_DYMUX_9318
    );
  divisao_blk00000003_sig0000035d_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000346,
      I1 => divisao_blk00000003_sig00000347,
      O => divisao_blk00000003_sig0000035d_XORG_9316
    );
  divisao_blk00000003_sig0000035d_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000349,
      O => divisao_blk00000003_sig0000035d_FASTCARRY_9311
    );
  divisao_blk00000003_sig0000035d_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000035d_CYSELG_9300,
      I1 => divisao_blk00000003_sig0000035d_CYSELF_9314,
      O => divisao_blk00000003_sig0000035d_CYAND_9312
    );
  divisao_blk00000003_sig0000035d_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035d_CYMUXG2_9310,
      IB => divisao_blk00000003_sig0000035d_FASTCARRY_9311,
      SEL => divisao_blk00000003_sig0000035d_CYAND_9312,
      O => divisao_blk00000003_sig0000035d_CYMUXFAST_9313
    );
  divisao_blk00000003_sig0000035d_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000035d_CY0G_9308,
      IB => divisao_blk00000003_sig0000035d_CYMUXF2_9309,
      SEL => divisao_blk00000003_sig0000035d_CYSELG_9300,
      O => divisao_blk00000003_sig0000035d_CYMUXG2_9310
    );
  divisao_blk00000003_sig0000035d_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000343,
      O => divisao_blk00000003_sig0000035d_CY0G_9308
    );
  divisao_blk00000003_sig0000035d_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000347,
      O => divisao_blk00000003_sig0000035d_CYSELG_9300
    );
  divisao_blk00000003_sig0000035d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000035d_CLKINV_9298
    );
  divisao_blk00000003_blk0000027c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000035d_DXMUX_9333,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000035d_CLKINV_9298,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000035d
    );
  divisao_blk00000003_sig0000035f_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035f_XORF_9352,
      O => divisao_blk00000003_sig0000035f_DXMUX_9354
    );
  divisao_blk00000003_sig0000035f_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000035f_CYINIT_9351,
      I1 => divisao_blk00000003_sig0000035f_F,
      O => divisao_blk00000003_sig0000035f_XORF_9352
    );
  divisao_blk00000003_sig0000035f_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035d_CYMUXFAST_9313,
      O => divisao_blk00000003_sig0000035f_CYINIT_9351
    );
  divisao_blk00000003_sig0000035f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000035f_CLKINV_9340
    );
  divisao_blk00000003_sig000001e6_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e6_XORF_9398,
      O => divisao_blk00000003_sig000001e6_DXMUX_9400
    );
  divisao_blk00000003_sig000001e6_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001e6_CYINIT_9397,
      I1 => divisao_blk00000003_sig000001e3,
      O => divisao_blk00000003_sig000001e6_XORF_9398
    );
  divisao_blk00000003_sig000001e6_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001e6_CY0F_9396,
      IB => divisao_blk00000003_sig000001e6_CYINIT_9397,
      SEL => divisao_blk00000003_sig000001e6_CYSELF_9389,
      O => divisao_blk00000003_sig000001de
    );
  divisao_blk00000003_sig000001e6_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005c,
      O => divisao_blk00000003_sig000001e6_CYINIT_9397
    );
  divisao_blk00000003_sig000001e6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e5,
      O => divisao_blk00000003_sig000001e6_CY0F_9396
    );
  divisao_blk00000003_sig000001e6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e3,
      O => divisao_blk00000003_sig000001e6_CYSELF_9389
    );
  divisao_blk00000003_sig000001e6_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e6_XORG_9381,
      O => divisao_blk00000003_sig000001e6_DYMUX_9383
    );
  divisao_blk00000003_sig000001e6_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001de,
      I1 => divisao_blk00000003_sig000001df,
      O => divisao_blk00000003_sig000001e6_XORG_9381
    );
  divisao_blk00000003_sig000001e6_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e6_CYMUXG_9380,
      O => divisao_blk00000003_sig000001db
    );
  divisao_blk00000003_sig000001e6_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001e6_CY0G_9378,
      IB => divisao_blk00000003_sig000001de,
      SEL => divisao_blk00000003_sig000001e6_CYSELG_9371,
      O => divisao_blk00000003_sig000001e6_CYMUXG_9380
    );
  divisao_blk00000003_sig000001e6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cc,
      O => divisao_blk00000003_sig000001e6_CY0G_9378
    );
  divisao_blk00000003_sig000001e6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001df,
      O => divisao_blk00000003_sig000001e6_CYSELG_9371
    );
  divisao_blk00000003_sig000001e6_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001e6_CLKINV_9369
    );
  divisao_blk00000003_sig000001e8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e8_XORF_9447,
      O => divisao_blk00000003_sig000001e8_DXMUX_9449
    );
  divisao_blk00000003_sig000001e8_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001e8_CYINIT_9446,
      I1 => divisao_blk00000003_sig000001dc,
      O => divisao_blk00000003_sig000001e8_XORF_9447
    );
  divisao_blk00000003_sig000001e8_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001e8_CY0F_9445,
      IB => divisao_blk00000003_sig000001e8_CYINIT_9446,
      SEL => divisao_blk00000003_sig000001e8_CYSELF_9430,
      O => divisao_blk00000003_sig000001d8
    );
  divisao_blk00000003_sig000001e8_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001e8_CY0F_9445,
      IB => divisao_blk00000003_sig000001e8_CY0F_9445,
      SEL => divisao_blk00000003_sig000001e8_CYSELF_9430,
      O => divisao_blk00000003_sig000001e8_CYMUXF2_9425
    );
  divisao_blk00000003_sig000001e8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001db,
      O => divisao_blk00000003_sig000001e8_CYINIT_9446
    );
  divisao_blk00000003_sig000001e8_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cd,
      O => divisao_blk00000003_sig000001e8_CY0F_9445
    );
  divisao_blk00000003_sig000001e8_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001dc,
      O => divisao_blk00000003_sig000001e8_CYSELF_9430
    );
  divisao_blk00000003_sig000001e8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e8_XORG_9432,
      O => divisao_blk00000003_sig000001e8_DYMUX_9434
    );
  divisao_blk00000003_sig000001e8_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001d8,
      I1 => divisao_blk00000003_sig000001d9,
      O => divisao_blk00000003_sig000001e8_XORG_9432
    );
  divisao_blk00000003_sig000001e8_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001e8_CYMUXFAST_9429,
      O => divisao_blk00000003_sig000001d5
    );
  divisao_blk00000003_sig000001e8_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001db,
      O => divisao_blk00000003_sig000001e8_FASTCARRY_9427
    );
  divisao_blk00000003_sig000001e8_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000001e8_CYSELG_9417,
      I1 => divisao_blk00000003_sig000001e8_CYSELF_9430,
      O => divisao_blk00000003_sig000001e8_CYAND_9428
    );
  divisao_blk00000003_sig000001e8_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001e8_CYMUXG2_9426,
      IB => divisao_blk00000003_sig000001e8_FASTCARRY_9427,
      SEL => divisao_blk00000003_sig000001e8_CYAND_9428,
      O => divisao_blk00000003_sig000001e8_CYMUXFAST_9429
    );
  divisao_blk00000003_sig000001e8_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001e8_CY0G_9424,
      IB => divisao_blk00000003_sig000001e8_CYMUXF2_9425,
      SEL => divisao_blk00000003_sig000001e8_CYSELG_9417,
      O => divisao_blk00000003_sig000001e8_CYMUXG2_9426
    );
  divisao_blk00000003_sig000001e8_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ce,
      O => divisao_blk00000003_sig000001e8_CY0G_9424
    );
  divisao_blk00000003_sig000001e8_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d9,
      O => divisao_blk00000003_sig000001e8_CYSELG_9417
    );
  divisao_blk00000003_sig000001e8_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001e8_CLKINV_9415
    );
  divisao_blk00000003_sig000001ea_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ea_XORF_9496,
      O => divisao_blk00000003_sig000001ea_DXMUX_9498
    );
  divisao_blk00000003_sig000001ea_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001ea_CYINIT_9495,
      I1 => divisao_blk00000003_sig000001d6,
      O => divisao_blk00000003_sig000001ea_XORF_9496
    );
  divisao_blk00000003_sig000001ea_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ea_CY0F_9494,
      IB => divisao_blk00000003_sig000001ea_CYINIT_9495,
      SEL => divisao_blk00000003_sig000001ea_CYSELF_9479,
      O => divisao_blk00000003_sig000001d2
    );
  divisao_blk00000003_sig000001ea_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ea_CY0F_9494,
      IB => divisao_blk00000003_sig000001ea_CY0F_9494,
      SEL => divisao_blk00000003_sig000001ea_CYSELF_9479,
      O => divisao_blk00000003_sig000001ea_CYMUXF2_9474
    );
  divisao_blk00000003_sig000001ea_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d5,
      O => divisao_blk00000003_sig000001ea_CYINIT_9495
    );
  divisao_blk00000003_sig000001ea_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001cf,
      O => divisao_blk00000003_sig000001ea_CY0F_9494
    );
  divisao_blk00000003_sig000001ea_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d6,
      O => divisao_blk00000003_sig000001ea_CYSELF_9479
    );
  divisao_blk00000003_sig000001ea_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ea_XORG_9481,
      O => divisao_blk00000003_sig000001ea_DYMUX_9483
    );
  divisao_blk00000003_sig000001ea_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001d2,
      I1 => divisao_blk00000003_sig000001d3,
      O => divisao_blk00000003_sig000001ea_XORG_9481
    );
  divisao_blk00000003_sig000001ea_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d5,
      O => divisao_blk00000003_sig000001ea_FASTCARRY_9476
    );
  divisao_blk00000003_sig000001ea_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000001ea_CYSELG_9465,
      I1 => divisao_blk00000003_sig000001ea_CYSELF_9479,
      O => divisao_blk00000003_sig000001ea_CYAND_9477
    );
  divisao_blk00000003_sig000001ea_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ea_CYMUXG2_9475,
      IB => divisao_blk00000003_sig000001ea_FASTCARRY_9476,
      SEL => divisao_blk00000003_sig000001ea_CYAND_9477,
      O => divisao_blk00000003_sig000001ea_CYMUXFAST_9478
    );
  divisao_blk00000003_sig000001ea_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000001ea_CY0G_9473,
      IB => divisao_blk00000003_sig000001ea_CYMUXF2_9474,
      SEL => divisao_blk00000003_sig000001ea_CYSELG_9465,
      O => divisao_blk00000003_sig000001ea_CYMUXG2_9475
    );
  divisao_blk00000003_sig000001ea_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d0,
      O => divisao_blk00000003_sig000001ea_CY0G_9473
    );
  divisao_blk00000003_sig000001ea_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001d3,
      O => divisao_blk00000003_sig000001ea_CYSELG_9465
    );
  divisao_blk00000003_sig000001ea_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001ea_CLKINV_9463
    );
  divisao_blk00000003_blk00000172 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001ea_DXMUX_9498,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001ea_CLKINV_9463,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001ea
    );
  divisao_blk00000003_blk00000174 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000001ec_DXMUX_9519,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001ec_CLKINV_9505,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001ec
    );
  divisao_blk00000003_sig000001ec_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ec_XORF_9517,
      O => divisao_blk00000003_sig000001ec_DXMUX_9519
    );
  divisao_blk00000003_sig000001ec_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000001ec_CYINIT_9516,
      I1 => divisao_blk00000003_sig000001ec_F,
      O => divisao_blk00000003_sig000001ec_XORF_9517
    );
  divisao_blk00000003_sig000001ec_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001ea_CYMUXFAST_9478,
      O => divisao_blk00000003_sig000001ec_CYINIT_9516
    );
  divisao_blk00000003_sig000001ec_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001ec_CLKINV_9505
    );
  divisao_blk00000003_sig00000237_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000237_XORF_9563,
      O => divisao_blk00000003_sig00000237_DXMUX_9565
    );
  divisao_blk00000003_sig00000237_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000237_CYINIT_9562,
      I1 => divisao_blk00000003_sig00000234,
      O => divisao_blk00000003_sig00000237_XORF_9563
    );
  divisao_blk00000003_sig00000237_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000237_CY0F_9561,
      IB => divisao_blk00000003_sig00000237_CYINIT_9562,
      SEL => divisao_blk00000003_sig00000237_CYSELF_9554,
      O => divisao_blk00000003_sig0000022f
    );
  divisao_blk00000003_sig00000237_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000221,
      O => divisao_blk00000003_sig00000237_CYINIT_9562
    );
  divisao_blk00000003_sig00000237_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000236,
      O => divisao_blk00000003_sig00000237_CY0F_9561
    );
  divisao_blk00000003_sig00000237_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000234,
      O => divisao_blk00000003_sig00000237_CYSELF_9554
    );
  divisao_blk00000003_sig00000237_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000237_XORG_9546,
      O => divisao_blk00000003_sig00000237_DYMUX_9548
    );
  divisao_blk00000003_sig00000237_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000022f,
      I1 => divisao_blk00000003_sig00000230,
      O => divisao_blk00000003_sig00000237_XORG_9546
    );
  divisao_blk00000003_sig00000237_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000237_CYMUXG_9545,
      O => divisao_blk00000003_sig0000022c
    );
  divisao_blk00000003_sig00000237_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000237_CY0G_9543,
      IB => divisao_blk00000003_sig0000022f,
      SEL => divisao_blk00000003_sig00000237_CYSELG_9536,
      O => divisao_blk00000003_sig00000237_CYMUXG_9545
    );
  divisao_blk00000003_sig00000237_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021c,
      O => divisao_blk00000003_sig00000237_CY0G_9543
    );
  divisao_blk00000003_sig00000237_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000230,
      O => divisao_blk00000003_sig00000237_CYSELG_9536
    );
  divisao_blk00000003_sig00000237_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000237_CLKINV_9534
    );
  divisao_blk00000003_blk000001aa : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000239_DYMUX_9599,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000239_CLKINV_9580,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000023a
    );
  divisao_blk00000003_sig00000239_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000239_XORF_9612,
      O => divisao_blk00000003_sig00000239_DXMUX_9614
    );
  divisao_blk00000003_sig00000239_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000239_CYINIT_9611,
      I1 => divisao_blk00000003_sig0000022d,
      O => divisao_blk00000003_sig00000239_XORF_9612
    );
  divisao_blk00000003_sig00000239_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000239_CY0F_9610,
      IB => divisao_blk00000003_sig00000239_CYINIT_9611,
      SEL => divisao_blk00000003_sig00000239_CYSELF_9595,
      O => divisao_blk00000003_sig00000229
    );
  divisao_blk00000003_sig00000239_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000239_CY0F_9610,
      IB => divisao_blk00000003_sig00000239_CY0F_9610,
      SEL => divisao_blk00000003_sig00000239_CYSELF_9595,
      O => divisao_blk00000003_sig00000239_CYMUXF2_9590
    );
  divisao_blk00000003_sig00000239_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000022c,
      O => divisao_blk00000003_sig00000239_CYINIT_9611
    );
  divisao_blk00000003_sig00000239_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021d,
      O => divisao_blk00000003_sig00000239_CY0F_9610
    );
  divisao_blk00000003_sig00000239_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000022d,
      O => divisao_blk00000003_sig00000239_CYSELF_9595
    );
  divisao_blk00000003_sig00000239_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000239_XORG_9597,
      O => divisao_blk00000003_sig00000239_DYMUX_9599
    );
  divisao_blk00000003_sig00000239_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000229,
      I1 => divisao_blk00000003_sig0000022a,
      O => divisao_blk00000003_sig00000239_XORG_9597
    );
  divisao_blk00000003_sig00000239_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000239_CYMUXFAST_9594,
      O => divisao_blk00000003_sig00000226
    );
  divisao_blk00000003_sig00000239_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000022c,
      O => divisao_blk00000003_sig00000239_FASTCARRY_9592
    );
  divisao_blk00000003_sig00000239_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000239_CYSELG_9582,
      I1 => divisao_blk00000003_sig00000239_CYSELF_9595,
      O => divisao_blk00000003_sig00000239_CYAND_9593
    );
  divisao_blk00000003_sig00000239_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000239_CYMUXG2_9591,
      IB => divisao_blk00000003_sig00000239_FASTCARRY_9592,
      SEL => divisao_blk00000003_sig00000239_CYAND_9593,
      O => divisao_blk00000003_sig00000239_CYMUXFAST_9594
    );
  divisao_blk00000003_sig00000239_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000239_CY0G_9589,
      IB => divisao_blk00000003_sig00000239_CYMUXF2_9590,
      SEL => divisao_blk00000003_sig00000239_CYSELG_9582,
      O => divisao_blk00000003_sig00000239_CYMUXG2_9591
    );
  divisao_blk00000003_sig00000239_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021e,
      O => divisao_blk00000003_sig00000239_CY0G_9589
    );
  divisao_blk00000003_sig00000239_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000022a,
      O => divisao_blk00000003_sig00000239_CYSELG_9582
    );
  divisao_blk00000003_sig00000239_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000239_CLKINV_9580
    );
  divisao_blk00000003_sig0000023b_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023b_XORF_9661,
      O => divisao_blk00000003_sig0000023b_DXMUX_9663
    );
  divisao_blk00000003_sig0000023b_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000023b_CYINIT_9660,
      I1 => divisao_blk00000003_sig00000227,
      O => divisao_blk00000003_sig0000023b_XORF_9661
    );
  divisao_blk00000003_sig0000023b_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000023b_CY0F_9659,
      IB => divisao_blk00000003_sig0000023b_CYINIT_9660,
      SEL => divisao_blk00000003_sig0000023b_CYSELF_9644,
      O => divisao_blk00000003_sig00000223
    );
  divisao_blk00000003_sig0000023b_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000023b_CY0F_9659,
      IB => divisao_blk00000003_sig0000023b_CY0F_9659,
      SEL => divisao_blk00000003_sig0000023b_CYSELF_9644,
      O => divisao_blk00000003_sig0000023b_CYMUXF2_9639
    );
  divisao_blk00000003_sig0000023b_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000226,
      O => divisao_blk00000003_sig0000023b_CYINIT_9660
    );
  divisao_blk00000003_sig0000023b_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000021f,
      O => divisao_blk00000003_sig0000023b_CY0F_9659
    );
  divisao_blk00000003_sig0000023b_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000227,
      O => divisao_blk00000003_sig0000023b_CYSELF_9644
    );
  divisao_blk00000003_sig0000023b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023b_XORG_9646,
      O => divisao_blk00000003_sig0000023b_DYMUX_9648
    );
  divisao_blk00000003_sig0000023b_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000223,
      I1 => divisao_blk00000003_sig00000224,
      O => divisao_blk00000003_sig0000023b_XORG_9646
    );
  divisao_blk00000003_sig0000023b_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000226,
      O => divisao_blk00000003_sig0000023b_FASTCARRY_9641
    );
  divisao_blk00000003_sig0000023b_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000023b_CYSELG_9630,
      I1 => divisao_blk00000003_sig0000023b_CYSELF_9644,
      O => divisao_blk00000003_sig0000023b_CYAND_9642
    );
  divisao_blk00000003_sig0000023b_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000023b_CYMUXG2_9640,
      IB => divisao_blk00000003_sig0000023b_FASTCARRY_9641,
      SEL => divisao_blk00000003_sig0000023b_CYAND_9642,
      O => divisao_blk00000003_sig0000023b_CYMUXFAST_9643
    );
  divisao_blk00000003_sig0000023b_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000023b_CY0G_9638,
      IB => divisao_blk00000003_sig0000023b_CYMUXF2_9639,
      SEL => divisao_blk00000003_sig0000023b_CYSELG_9630,
      O => divisao_blk00000003_sig0000023b_CYMUXG2_9640
    );
  divisao_blk00000003_sig0000023b_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000220,
      O => divisao_blk00000003_sig0000023b_CY0G_9638
    );
  divisao_blk00000003_sig0000023b_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000224,
      O => divisao_blk00000003_sig0000023b_CYSELG_9630
    );
  divisao_blk00000003_sig0000023b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000023b_CLKINV_9628
    );
  divisao_blk00000003_blk0000046a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000021f,
      ADR1 => divisao_blk00000003_sig000000b6,
      ADR2 => divisao_blk00000003_sig00000221,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000227
    );
  divisao_blk00000003_sig0000023d_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023d_XORF_9682,
      O => divisao_blk00000003_sig0000023d_DXMUX_9684
    );
  divisao_blk00000003_sig0000023d_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000023d_CYINIT_9681,
      I1 => divisao_blk00000003_sig0000023d_F,
      O => divisao_blk00000003_sig0000023d_XORF_9682
    );
  divisao_blk00000003_sig0000023d_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023b_CYMUXFAST_9643,
      O => divisao_blk00000003_sig0000023d_CYINIT_9681
    );
  divisao_blk00000003_sig0000023d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000023d_CLKINV_9670
    );
  divisao_blk00000003_sig00000252_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000252_XORF_9728,
      O => divisao_blk00000003_sig00000252_DXMUX_9730
    );
  divisao_blk00000003_sig00000252_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000252_CYINIT_9727,
      I1 => divisao_blk00000003_sig0000024f,
      O => divisao_blk00000003_sig00000252_XORF_9728
    );
  divisao_blk00000003_sig00000252_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000252_CY0F_9726,
      IB => divisao_blk00000003_sig00000252_CYINIT_9727,
      SEL => divisao_blk00000003_sig00000252_CYSELF_9719,
      O => divisao_blk00000003_sig0000024a
    );
  divisao_blk00000003_sig00000252_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023c,
      O => divisao_blk00000003_sig00000252_CYINIT_9727
    );
  divisao_blk00000003_sig00000252_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000251,
      O => divisao_blk00000003_sig00000252_CY0F_9726
    );
  divisao_blk00000003_sig00000252_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000024f,
      O => divisao_blk00000003_sig00000252_CYSELF_9719
    );
  divisao_blk00000003_sig00000252_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000252_XORG_9711,
      O => divisao_blk00000003_sig00000252_DYMUX_9713
    );
  divisao_blk00000003_sig00000252_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000024a,
      I1 => divisao_blk00000003_sig0000024b,
      O => divisao_blk00000003_sig00000252_XORG_9711
    );
  divisao_blk00000003_sig00000252_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000252_CYMUXG_9710,
      O => divisao_blk00000003_sig00000247
    );
  divisao_blk00000003_sig00000252_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000252_CY0G_9708,
      IB => divisao_blk00000003_sig0000024a,
      SEL => divisao_blk00000003_sig00000252_CYSELG_9701,
      O => divisao_blk00000003_sig00000252_CYMUXG_9710
    );
  divisao_blk00000003_sig00000252_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000237,
      O => divisao_blk00000003_sig00000252_CY0G_9708
    );
  divisao_blk00000003_sig00000252_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000024b,
      O => divisao_blk00000003_sig00000252_CYSELG_9701
    );
  divisao_blk00000003_sig00000252_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000252_CLKINV_9699
    );
  divisao_blk00000003_blk0000046d : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000237,
      ADR1 => divisao_blk00000003_sig000000b8,
      ADR2 => divisao_blk00000003_sig0000023c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000024b
    );
  divisao_blk00000003_sig00000254_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000254_XORF_9777,
      O => divisao_blk00000003_sig00000254_DXMUX_9779
    );
  divisao_blk00000003_sig00000254_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000254_CYINIT_9776,
      I1 => divisao_blk00000003_sig00000248,
      O => divisao_blk00000003_sig00000254_XORF_9777
    );
  divisao_blk00000003_sig00000254_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000254_CY0F_9775,
      IB => divisao_blk00000003_sig00000254_CYINIT_9776,
      SEL => divisao_blk00000003_sig00000254_CYSELF_9760,
      O => divisao_blk00000003_sig00000244
    );
  divisao_blk00000003_sig00000254_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000254_CY0F_9775,
      IB => divisao_blk00000003_sig00000254_CY0F_9775,
      SEL => divisao_blk00000003_sig00000254_CYSELF_9760,
      O => divisao_blk00000003_sig00000254_CYMUXF2_9755
    );
  divisao_blk00000003_sig00000254_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000247,
      O => divisao_blk00000003_sig00000254_CYINIT_9776
    );
  divisao_blk00000003_sig00000254_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000238,
      O => divisao_blk00000003_sig00000254_CY0F_9775
    );
  divisao_blk00000003_sig00000254_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000248,
      O => divisao_blk00000003_sig00000254_CYSELF_9760
    );
  divisao_blk00000003_sig00000254_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000254_XORG_9762,
      O => divisao_blk00000003_sig00000254_DYMUX_9764
    );
  divisao_blk00000003_sig00000254_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000244,
      I1 => divisao_blk00000003_sig00000245,
      O => divisao_blk00000003_sig00000254_XORG_9762
    );
  divisao_blk00000003_sig00000254_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000254_CYMUXFAST_9759,
      O => divisao_blk00000003_sig00000241
    );
  divisao_blk00000003_sig00000254_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000247,
      O => divisao_blk00000003_sig00000254_FASTCARRY_9757
    );
  divisao_blk00000003_sig00000254_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000254_CYSELG_9747,
      I1 => divisao_blk00000003_sig00000254_CYSELF_9760,
      O => divisao_blk00000003_sig00000254_CYAND_9758
    );
  divisao_blk00000003_sig00000254_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000254_CYMUXG2_9756,
      IB => divisao_blk00000003_sig00000254_FASTCARRY_9757,
      SEL => divisao_blk00000003_sig00000254_CYAND_9758,
      O => divisao_blk00000003_sig00000254_CYMUXFAST_9759
    );
  divisao_blk00000003_sig00000254_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000254_CY0G_9754,
      IB => divisao_blk00000003_sig00000254_CYMUXF2_9755,
      SEL => divisao_blk00000003_sig00000254_CYSELG_9747,
      O => divisao_blk00000003_sig00000254_CYMUXG2_9756
    );
  divisao_blk00000003_sig00000254_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000239,
      O => divisao_blk00000003_sig00000254_CY0G_9754
    );
  divisao_blk00000003_sig00000254_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000245,
      O => divisao_blk00000003_sig00000254_CYSELG_9747
    );
  divisao_blk00000003_sig00000254_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000254_CLKINV_9745
    );
  divisao_blk00000003_blk0000046e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000238,
      ADR1 => divisao_blk00000003_sig000000b9,
      ADR2 => divisao_blk00000003_sig0000023c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000248
    );
  divisao_blk00000003_blk000001bd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000254_DYMUX_9764,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000254_CLKINV_9745,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000255
    );
  divisao_blk00000003_sig00000256_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000256_XORF_9826,
      O => divisao_blk00000003_sig00000256_DXMUX_9828
    );
  divisao_blk00000003_sig00000256_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000256_CYINIT_9825,
      I1 => divisao_blk00000003_sig00000242,
      O => divisao_blk00000003_sig00000256_XORF_9826
    );
  divisao_blk00000003_sig00000256_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000256_CY0F_9824,
      IB => divisao_blk00000003_sig00000256_CYINIT_9825,
      SEL => divisao_blk00000003_sig00000256_CYSELF_9809,
      O => divisao_blk00000003_sig0000023e
    );
  divisao_blk00000003_sig00000256_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000256_CY0F_9824,
      IB => divisao_blk00000003_sig00000256_CY0F_9824,
      SEL => divisao_blk00000003_sig00000256_CYSELF_9809,
      O => divisao_blk00000003_sig00000256_CYMUXF2_9804
    );
  divisao_blk00000003_sig00000256_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000241,
      O => divisao_blk00000003_sig00000256_CYINIT_9825
    );
  divisao_blk00000003_sig00000256_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023a,
      O => divisao_blk00000003_sig00000256_CY0F_9824
    );
  divisao_blk00000003_sig00000256_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000242,
      O => divisao_blk00000003_sig00000256_CYSELF_9809
    );
  divisao_blk00000003_sig00000256_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000256_XORG_9811,
      O => divisao_blk00000003_sig00000256_DYMUX_9813
    );
  divisao_blk00000003_sig00000256_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000023e,
      I1 => divisao_blk00000003_sig0000023f,
      O => divisao_blk00000003_sig00000256_XORG_9811
    );
  divisao_blk00000003_sig00000256_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000241,
      O => divisao_blk00000003_sig00000256_FASTCARRY_9806
    );
  divisao_blk00000003_sig00000256_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000256_CYSELG_9795,
      I1 => divisao_blk00000003_sig00000256_CYSELF_9809,
      O => divisao_blk00000003_sig00000256_CYAND_9807
    );
  divisao_blk00000003_sig00000256_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000256_CYMUXG2_9805,
      IB => divisao_blk00000003_sig00000256_FASTCARRY_9806,
      SEL => divisao_blk00000003_sig00000256_CYAND_9807,
      O => divisao_blk00000003_sig00000256_CYMUXFAST_9808
    );
  divisao_blk00000003_sig00000256_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000256_CY0G_9803,
      IB => divisao_blk00000003_sig00000256_CYMUXF2_9804,
      SEL => divisao_blk00000003_sig00000256_CYSELG_9795,
      O => divisao_blk00000003_sig00000256_CYMUXG2_9805
    );
  divisao_blk00000003_sig00000256_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023b,
      O => divisao_blk00000003_sig00000256_CY0G_9803
    );
  divisao_blk00000003_sig00000256_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023f,
      O => divisao_blk00000003_sig00000256_CYSELG_9795
    );
  divisao_blk00000003_sig00000256_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000256_CLKINV_9793
    );
  divisao_blk00000003_sig00000258_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000258_XORF_9847,
      O => divisao_blk00000003_sig00000258_DXMUX_9849
    );
  divisao_blk00000003_sig00000258_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000258_CYINIT_9846,
      I1 => divisao_blk00000003_sig00000258_F,
      O => divisao_blk00000003_sig00000258_XORF_9847
    );
  divisao_blk00000003_sig00000258_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000256_CYMUXFAST_9808,
      O => divisao_blk00000003_sig00000258_CYINIT_9846
    );
  divisao_blk00000003_sig00000258_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000258_CLKINV_9835
    );
  divisao_blk00000003_sig00000130_LOGIC_ZERO : X_ZERO
    port map (
      O => divisao_blk00000003_sig00000130_LOGIC_ZERO_9872
    );
  divisao_blk00000003_sig00000130_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000130_XORF_9893,
      O => divisao_blk00000003_sig00000130_DXMUX_9895
    );
  divisao_blk00000003_sig00000130_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000130_CYINIT_9892,
      I1 => divisao_blk00000003_sig0000012e,
      O => divisao_blk00000003_sig00000130_XORF_9893
    );
  divisao_blk00000003_sig00000130_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000130_CY0F_9891,
      IB => divisao_blk00000003_sig00000130_CYINIT_9892,
      SEL => divisao_blk00000003_sig00000130_CYSELF_9883,
      O => divisao_blk00000003_sig0000012a
    );
  divisao_blk00000003_sig00000130_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000130_BXINV_9881,
      O => divisao_blk00000003_sig00000130_CYINIT_9892
    );
  divisao_blk00000003_sig00000130_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000109,
      O => divisao_blk00000003_sig00000130_CY0F_9891
    );
  divisao_blk00000003_sig00000130_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000012e,
      O => divisao_blk00000003_sig00000130_CYSELF_9883
    );
  divisao_blk00000003_sig00000130_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => divisao_blk00000003_sig00000130_BXINV_9881
    );
  divisao_blk00000003_sig00000130_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000130_XORG_9875,
      O => divisao_blk00000003_sig00000130_DYMUX_9877
    );
  divisao_blk00000003_sig00000130_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000012a,
      I1 => divisao_blk00000003_sig0000012b,
      O => divisao_blk00000003_sig00000130_XORG_9875
    );
  divisao_blk00000003_sig00000130_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000130_CYMUXG_9874,
      O => divisao_blk00000003_sig00000127
    );
  divisao_blk00000003_sig00000130_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000130_LOGIC_ZERO_9872,
      IB => divisao_blk00000003_sig0000012a,
      SEL => divisao_blk00000003_sig00000130_CYSELG_9863,
      O => divisao_blk00000003_sig00000130_CYMUXG_9874
    );
  divisao_blk00000003_sig00000130_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000012b,
      O => divisao_blk00000003_sig00000130_CYSELG_9863
    );
  divisao_blk00000003_sig00000130_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000130_CLKINV_9861
    );
  divisao_blk00000003_blk0000042f : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000109,
      ADR1 => divisao_blk00000003_sig00000080,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000012e
    );
  divisao_blk00000003_sig00000132_LOGIC_ZERO : X_ZERO
    port map (
      O => divisao_blk00000003_sig00000132_LOGIC_ZERO_9917
    );
  divisao_blk00000003_sig00000132_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000132_XORF_9941,
      O => divisao_blk00000003_sig00000132_DXMUX_9943
    );
  divisao_blk00000003_sig00000132_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000132_CYINIT_9940,
      I1 => divisao_blk00000003_sig00000128,
      O => divisao_blk00000003_sig00000132_XORF_9941
    );
  divisao_blk00000003_sig00000132_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000132_LOGIC_ZERO_9917,
      IB => divisao_blk00000003_sig00000132_CYINIT_9940,
      SEL => divisao_blk00000003_sig00000132_CYSELF_9923,
      O => divisao_blk00000003_sig00000124
    );
  divisao_blk00000003_sig00000132_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000132_LOGIC_ZERO_9917,
      IB => divisao_blk00000003_sig00000132_LOGIC_ZERO_9917,
      SEL => divisao_blk00000003_sig00000132_CYSELF_9923,
      O => divisao_blk00000003_sig00000132_CYMUXF2_9918
    );
  divisao_blk00000003_sig00000132_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000127,
      O => divisao_blk00000003_sig00000132_CYINIT_9940
    );
  divisao_blk00000003_sig00000132_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000128,
      O => divisao_blk00000003_sig00000132_CYSELF_9923
    );
  divisao_blk00000003_sig00000132_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000132_XORG_9925,
      O => divisao_blk00000003_sig00000132_DYMUX_9927
    );
  divisao_blk00000003_sig00000132_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000124,
      I1 => divisao_blk00000003_sig00000125,
      O => divisao_blk00000003_sig00000132_XORG_9925
    );
  divisao_blk00000003_sig00000132_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000132_CYMUXFAST_9922,
      O => divisao_blk00000003_sig00000121
    );
  divisao_blk00000003_sig00000132_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000127,
      O => divisao_blk00000003_sig00000132_FASTCARRY_9920
    );
  divisao_blk00000003_sig00000132_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000132_CYSELG_9908,
      I1 => divisao_blk00000003_sig00000132_CYSELF_9923,
      O => divisao_blk00000003_sig00000132_CYAND_9921
    );
  divisao_blk00000003_sig00000132_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000132_CYMUXG2_9919,
      IB => divisao_blk00000003_sig00000132_FASTCARRY_9920,
      SEL => divisao_blk00000003_sig00000132_CYAND_9921,
      O => divisao_blk00000003_sig00000132_CYMUXFAST_9922
    );
  divisao_blk00000003_sig00000132_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000132_LOGIC_ZERO_9917,
      IB => divisao_blk00000003_sig00000132_CYMUXF2_9918,
      SEL => divisao_blk00000003_sig00000132_CYSELG_9908,
      O => divisao_blk00000003_sig00000132_CYMUXG2_9919
    );
  divisao_blk00000003_sig00000132_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000125,
      O => divisao_blk00000003_sig00000132_CYSELG_9908
    );
  divisao_blk00000003_sig00000132_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000132_CLKINV_9906
    );
  divisao_blk00000003_blk000000eb : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000132_DXMUX_9943,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000132_CLKINV_9906,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000132
    );
  divisao_blk00000003_sig00000134_LOGIC_ONE : X_ONE
    port map (
      O => divisao_blk00000003_sig00000134_LOGIC_ONE_9965
    );
  divisao_blk00000003_sig00000134_LOGIC_ZERO : X_ZERO
    port map (
      O => divisao_blk00000003_sig00000134_LOGIC_ZERO_9988
    );
  divisao_blk00000003_sig00000134_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000134_XORF_9989,
      O => divisao_blk00000003_sig00000134_DXMUX_9991
    );
  divisao_blk00000003_sig00000134_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000134_CYINIT_9987,
      I1 => divisao_blk00000003_sig00000122,
      O => divisao_blk00000003_sig00000134_XORF_9989
    );
  divisao_blk00000003_sig00000134_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000134_LOGIC_ZERO_9988,
      IB => divisao_blk00000003_sig00000134_CYINIT_9987,
      SEL => divisao_blk00000003_sig00000134_CYSELF_9970,
      O => divisao_blk00000003_sig0000011f
    );
  divisao_blk00000003_sig00000134_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000134_LOGIC_ZERO_9988,
      IB => divisao_blk00000003_sig00000134_LOGIC_ZERO_9988,
      SEL => divisao_blk00000003_sig00000134_CYSELF_9970,
      O => divisao_blk00000003_sig00000134_CYMUXF2_9964
    );
  divisao_blk00000003_sig00000134_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000121,
      O => divisao_blk00000003_sig00000134_CYINIT_9987
    );
  divisao_blk00000003_sig00000134_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000122,
      O => divisao_blk00000003_sig00000134_CYSELF_9970
    );
  divisao_blk00000003_sig00000134_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000134_XORG_9972,
      O => divisao_blk00000003_sig00000134_DYMUX_9974
    );
  divisao_blk00000003_sig00000134_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000011f,
      I1 => divisao_blk00000003_sig00000134_G,
      O => divisao_blk00000003_sig00000134_XORG_9972
    );
  divisao_blk00000003_sig00000134_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000121,
      O => divisao_blk00000003_sig00000134_FASTCARRY_9967
    );
  divisao_blk00000003_sig00000134_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000134_LOGIC_ONE_9965,
      I1 => divisao_blk00000003_sig00000134_CYSELF_9970,
      O => divisao_blk00000003_sig00000134_CYAND_9968
    );
  divisao_blk00000003_sig00000134_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000134_CYMUXG2_9966,
      IB => divisao_blk00000003_sig00000134_FASTCARRY_9967,
      SEL => divisao_blk00000003_sig00000134_CYAND_9968,
      O => divisao_blk00000003_sig00000134_CYMUXFAST_9969
    );
  divisao_blk00000003_sig00000134_CYMUXG2 : X_MUX2
    port map (
      IA => NLW_divisao_blk00000003_sig00000134_CYMUXG2_IA_UNCONNECTED,
      IB => divisao_blk00000003_sig00000134_CYMUXF2_9964,
      SEL => divisao_blk00000003_sig00000134_LOGIC_ONE_9965,
      O => divisao_blk00000003_sig00000134_CYMUXG2_9966
    );
  divisao_blk00000003_sig00000134_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000134_CLKINV_9953
    );
  divisao_blk00000003_blk000000ed : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000134_DXMUX_9991,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000134_CLKINV_9953,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000134
    );
  divisao_blk00000003_sig00000135_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000135_XORF_10017,
      O => divisao_blk00000003_sig00000135_DXMUX_10019
    );
  divisao_blk00000003_sig00000135_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000135_CYINIT_10016,
      I1 => divisao_blk00000003_sig00000135_F,
      O => divisao_blk00000003_sig00000135_XORF_10017
    );
  divisao_blk00000003_sig00000135_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000134_CYMUXFAST_9969,
      O => divisao_blk00000003_sig00000135_CYINIT_10016
    );
  divisao_blk00000003_sig00000135_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000010a,
      O => divisao_blk00000003_sig00000135_DYMUX_10002
    );
  divisao_blk00000003_sig00000135_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000135_CLKINV_10000
    );
  divisao_blk00000003_sig000002a3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a3_XORF_10063,
      O => divisao_blk00000003_sig000002a3_DXMUX_10065
    );
  divisao_blk00000003_sig000002a3_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002a3_CYINIT_10062,
      I1 => divisao_blk00000003_sig000002a0,
      O => divisao_blk00000003_sig000002a3_XORF_10063
    );
  divisao_blk00000003_sig000002a3_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a3_CY0F_10061,
      IB => divisao_blk00000003_sig000002a3_CYINIT_10062,
      SEL => divisao_blk00000003_sig000002a3_CYSELF_10054,
      O => divisao_blk00000003_sig0000029b
    );
  divisao_blk00000003_sig000002a3_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028d,
      O => divisao_blk00000003_sig000002a3_CYINIT_10062
    );
  divisao_blk00000003_sig000002a3_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a2,
      O => divisao_blk00000003_sig000002a3_CY0F_10061
    );
  divisao_blk00000003_sig000002a3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a0,
      O => divisao_blk00000003_sig000002a3_CYSELF_10054
    );
  divisao_blk00000003_sig000002a3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a3_XORG_10046,
      O => divisao_blk00000003_sig000002a3_DYMUX_10048
    );
  divisao_blk00000003_sig000002a3_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000029b,
      I1 => divisao_blk00000003_sig0000029c,
      O => divisao_blk00000003_sig000002a3_XORG_10046
    );
  divisao_blk00000003_sig000002a3_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a3_CYMUXG_10045,
      O => divisao_blk00000003_sig00000298
    );
  divisao_blk00000003_sig000002a3_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a3_CY0G_10043,
      IB => divisao_blk00000003_sig0000029b,
      SEL => divisao_blk00000003_sig000002a3_CYSELG_10036,
      O => divisao_blk00000003_sig000002a3_CYMUXG_10045
    );
  divisao_blk00000003_sig000002a3_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000288,
      O => divisao_blk00000003_sig000002a3_CY0G_10043
    );
  divisao_blk00000003_sig000002a3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000029c,
      O => divisao_blk00000003_sig000002a3_CYSELG_10036
    );
  divisao_blk00000003_sig000002a3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002a3_CLKINV_10034
    );
  divisao_blk00000003_sig000002a5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a5_XORF_10112,
      O => divisao_blk00000003_sig000002a5_DXMUX_10114
    );
  divisao_blk00000003_sig000002a5_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002a5_CYINIT_10111,
      I1 => divisao_blk00000003_sig00000299,
      O => divisao_blk00000003_sig000002a5_XORF_10112
    );
  divisao_blk00000003_sig000002a5_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a5_CY0F_10110,
      IB => divisao_blk00000003_sig000002a5_CYINIT_10111,
      SEL => divisao_blk00000003_sig000002a5_CYSELF_10095,
      O => divisao_blk00000003_sig00000295
    );
  divisao_blk00000003_sig000002a5_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a5_CY0F_10110,
      IB => divisao_blk00000003_sig000002a5_CY0F_10110,
      SEL => divisao_blk00000003_sig000002a5_CYSELF_10095,
      O => divisao_blk00000003_sig000002a5_CYMUXF2_10090
    );
  divisao_blk00000003_sig000002a5_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000298,
      O => divisao_blk00000003_sig000002a5_CYINIT_10111
    );
  divisao_blk00000003_sig000002a5_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000289,
      O => divisao_blk00000003_sig000002a5_CY0F_10110
    );
  divisao_blk00000003_sig000002a5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000299,
      O => divisao_blk00000003_sig000002a5_CYSELF_10095
    );
  divisao_blk00000003_sig000002a5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a5_XORG_10097,
      O => divisao_blk00000003_sig000002a5_DYMUX_10099
    );
  divisao_blk00000003_sig000002a5_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000295,
      I1 => divisao_blk00000003_sig00000296,
      O => divisao_blk00000003_sig000002a5_XORG_10097
    );
  divisao_blk00000003_sig000002a5_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a5_CYMUXFAST_10094,
      O => divisao_blk00000003_sig00000292
    );
  divisao_blk00000003_sig000002a5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000298,
      O => divisao_blk00000003_sig000002a5_FASTCARRY_10092
    );
  divisao_blk00000003_sig000002a5_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002a5_CYSELG_10082,
      I1 => divisao_blk00000003_sig000002a5_CYSELF_10095,
      O => divisao_blk00000003_sig000002a5_CYAND_10093
    );
  divisao_blk00000003_sig000002a5_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a5_CYMUXG2_10091,
      IB => divisao_blk00000003_sig000002a5_FASTCARRY_10092,
      SEL => divisao_blk00000003_sig000002a5_CYAND_10093,
      O => divisao_blk00000003_sig000002a5_CYMUXFAST_10094
    );
  divisao_blk00000003_sig000002a5_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a5_CY0G_10089,
      IB => divisao_blk00000003_sig000002a5_CYMUXF2_10090,
      SEL => divisao_blk00000003_sig000002a5_CYSELG_10082,
      O => divisao_blk00000003_sig000002a5_CYMUXG2_10091
    );
  divisao_blk00000003_sig000002a5_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028a,
      O => divisao_blk00000003_sig000002a5_CY0G_10089
    );
  divisao_blk00000003_sig000002a5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000296,
      O => divisao_blk00000003_sig000002a5_CYSELG_10082
    );
  divisao_blk00000003_sig000002a5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002a5_CLKINV_10080
    );
  divisao_blk00000003_sig000002a7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a7_XORF_10161,
      O => divisao_blk00000003_sig000002a7_DXMUX_10163
    );
  divisao_blk00000003_sig000002a7_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002a7_CYINIT_10160,
      I1 => divisao_blk00000003_sig00000293,
      O => divisao_blk00000003_sig000002a7_XORF_10161
    );
  divisao_blk00000003_sig000002a7_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a7_CY0F_10159,
      IB => divisao_blk00000003_sig000002a7_CYINIT_10160,
      SEL => divisao_blk00000003_sig000002a7_CYSELF_10144,
      O => divisao_blk00000003_sig0000028f
    );
  divisao_blk00000003_sig000002a7_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a7_CY0F_10159,
      IB => divisao_blk00000003_sig000002a7_CY0F_10159,
      SEL => divisao_blk00000003_sig000002a7_CYSELF_10144,
      O => divisao_blk00000003_sig000002a7_CYMUXF2_10139
    );
  divisao_blk00000003_sig000002a7_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000292,
      O => divisao_blk00000003_sig000002a7_CYINIT_10160
    );
  divisao_blk00000003_sig000002a7_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028b,
      O => divisao_blk00000003_sig000002a7_CY0F_10159
    );
  divisao_blk00000003_sig000002a7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000293,
      O => divisao_blk00000003_sig000002a7_CYSELF_10144
    );
  divisao_blk00000003_sig000002a7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a7_XORG_10146,
      O => divisao_blk00000003_sig000002a7_DYMUX_10148
    );
  divisao_blk00000003_sig000002a7_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000028f,
      I1 => divisao_blk00000003_sig00000290,
      O => divisao_blk00000003_sig000002a7_XORG_10146
    );
  divisao_blk00000003_sig000002a7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000292,
      O => divisao_blk00000003_sig000002a7_FASTCARRY_10141
    );
  divisao_blk00000003_sig000002a7_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig000002a7_CYSELG_10130,
      I1 => divisao_blk00000003_sig000002a7_CYSELF_10144,
      O => divisao_blk00000003_sig000002a7_CYAND_10142
    );
  divisao_blk00000003_sig000002a7_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a7_CYMUXG2_10140,
      IB => divisao_blk00000003_sig000002a7_FASTCARRY_10141,
      SEL => divisao_blk00000003_sig000002a7_CYAND_10142,
      O => divisao_blk00000003_sig000002a7_CYMUXFAST_10143
    );
  divisao_blk00000003_sig000002a7_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig000002a7_CY0G_10138,
      IB => divisao_blk00000003_sig000002a7_CYMUXF2_10139,
      SEL => divisao_blk00000003_sig000002a7_CYSELG_10130,
      O => divisao_blk00000003_sig000002a7_CYMUXG2_10140
    );
  divisao_blk00000003_sig000002a7_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028c,
      O => divisao_blk00000003_sig000002a7_CY0G_10138
    );
  divisao_blk00000003_sig000002a7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000290,
      O => divisao_blk00000003_sig000002a7_CYSELG_10130
    );
  divisao_blk00000003_sig000002a7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002a7_CLKINV_10128
    );
  divisao_blk00000003_sig000002a9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a9_XORF_10182,
      O => divisao_blk00000003_sig000002a9_DXMUX_10184
    );
  divisao_blk00000003_sig000002a9_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig000002a9_CYINIT_10181,
      I1 => divisao_blk00000003_sig000002a9_F,
      O => divisao_blk00000003_sig000002a9_XORF_10182
    );
  divisao_blk00000003_sig000002a9_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a7_CYMUXFAST_10143,
      O => divisao_blk00000003_sig000002a9_CYINIT_10181
    );
  divisao_blk00000003_sig000002a9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002a9_CLKINV_10170
    );
  divisao_blk00000003_sig0000026d_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026d_XORF_10228,
      O => divisao_blk00000003_sig0000026d_DXMUX_10230
    );
  divisao_blk00000003_sig0000026d_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000026d_CYINIT_10227,
      I1 => divisao_blk00000003_sig0000026a,
      O => divisao_blk00000003_sig0000026d_XORF_10228
    );
  divisao_blk00000003_sig0000026d_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000026d_CY0F_10226,
      IB => divisao_blk00000003_sig0000026d_CYINIT_10227,
      SEL => divisao_blk00000003_sig0000026d_CYSELF_10219,
      O => divisao_blk00000003_sig00000265
    );
  divisao_blk00000003_sig0000026d_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000257,
      O => divisao_blk00000003_sig0000026d_CYINIT_10227
    );
  divisao_blk00000003_sig0000026d_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026c,
      O => divisao_blk00000003_sig0000026d_CY0F_10226
    );
  divisao_blk00000003_sig0000026d_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026a,
      O => divisao_blk00000003_sig0000026d_CYSELF_10219
    );
  divisao_blk00000003_sig0000026d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026d_XORG_10211,
      O => divisao_blk00000003_sig0000026d_DYMUX_10213
    );
  divisao_blk00000003_sig0000026d_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000265,
      I1 => divisao_blk00000003_sig00000266,
      O => divisao_blk00000003_sig0000026d_XORG_10211
    );
  divisao_blk00000003_sig0000026d_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026d_CYMUXG_10210,
      O => divisao_blk00000003_sig00000262
    );
  divisao_blk00000003_sig0000026d_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000026d_CY0G_10208,
      IB => divisao_blk00000003_sig00000265,
      SEL => divisao_blk00000003_sig0000026d_CYSELG_10201,
      O => divisao_blk00000003_sig0000026d_CYMUXG_10210
    );
  divisao_blk00000003_sig0000026d_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000252,
      O => divisao_blk00000003_sig0000026d_CY0G_10208
    );
  divisao_blk00000003_sig0000026d_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000266,
      O => divisao_blk00000003_sig0000026d_CYSELG_10201
    );
  divisao_blk00000003_sig0000026d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000026d_CLKINV_10199
    );
  divisao_blk00000003_sig0000026f_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026f_XORF_10277,
      O => divisao_blk00000003_sig0000026f_DXMUX_10279
    );
  divisao_blk00000003_sig0000026f_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000026f_CYINIT_10276,
      I1 => divisao_blk00000003_sig00000263,
      O => divisao_blk00000003_sig0000026f_XORF_10277
    );
  divisao_blk00000003_sig0000026f_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000026f_CY0F_10275,
      IB => divisao_blk00000003_sig0000026f_CYINIT_10276,
      SEL => divisao_blk00000003_sig0000026f_CYSELF_10260,
      O => divisao_blk00000003_sig0000025f
    );
  divisao_blk00000003_sig0000026f_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000026f_CY0F_10275,
      IB => divisao_blk00000003_sig0000026f_CY0F_10275,
      SEL => divisao_blk00000003_sig0000026f_CYSELF_10260,
      O => divisao_blk00000003_sig0000026f_CYMUXF2_10255
    );
  divisao_blk00000003_sig0000026f_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000262,
      O => divisao_blk00000003_sig0000026f_CYINIT_10276
    );
  divisao_blk00000003_sig0000026f_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000253,
      O => divisao_blk00000003_sig0000026f_CY0F_10275
    );
  divisao_blk00000003_sig0000026f_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000263,
      O => divisao_blk00000003_sig0000026f_CYSELF_10260
    );
  divisao_blk00000003_sig0000026f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026f_XORG_10262,
      O => divisao_blk00000003_sig0000026f_DYMUX_10264
    );
  divisao_blk00000003_sig0000026f_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000025f,
      I1 => divisao_blk00000003_sig00000260,
      O => divisao_blk00000003_sig0000026f_XORG_10262
    );
  divisao_blk00000003_sig0000026f_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026f_CYMUXFAST_10259,
      O => divisao_blk00000003_sig0000025c
    );
  divisao_blk00000003_sig0000026f_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000262,
      O => divisao_blk00000003_sig0000026f_FASTCARRY_10257
    );
  divisao_blk00000003_sig0000026f_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000026f_CYSELG_10247,
      I1 => divisao_blk00000003_sig0000026f_CYSELF_10260,
      O => divisao_blk00000003_sig0000026f_CYAND_10258
    );
  divisao_blk00000003_sig0000026f_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000026f_CYMUXG2_10256,
      IB => divisao_blk00000003_sig0000026f_FASTCARRY_10257,
      SEL => divisao_blk00000003_sig0000026f_CYAND_10258,
      O => divisao_blk00000003_sig0000026f_CYMUXFAST_10259
    );
  divisao_blk00000003_sig0000026f_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000026f_CY0G_10254,
      IB => divisao_blk00000003_sig0000026f_CYMUXF2_10255,
      SEL => divisao_blk00000003_sig0000026f_CYSELG_10247,
      O => divisao_blk00000003_sig0000026f_CYMUXG2_10256
    );
  divisao_blk00000003_sig0000026f_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000254,
      O => divisao_blk00000003_sig0000026f_CY0G_10254
    );
  divisao_blk00000003_sig0000026f_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000260,
      O => divisao_blk00000003_sig0000026f_CYSELG_10247
    );
  divisao_blk00000003_sig0000026f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000026f_CLKINV_10245
    );
  divisao_blk00000003_sig00000271_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000271_XORF_10326,
      O => divisao_blk00000003_sig00000271_DXMUX_10328
    );
  divisao_blk00000003_sig00000271_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000271_CYINIT_10325,
      I1 => divisao_blk00000003_sig0000025d,
      O => divisao_blk00000003_sig00000271_XORF_10326
    );
  divisao_blk00000003_sig00000271_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000271_CY0F_10324,
      IB => divisao_blk00000003_sig00000271_CYINIT_10325,
      SEL => divisao_blk00000003_sig00000271_CYSELF_10309,
      O => divisao_blk00000003_sig00000259
    );
  divisao_blk00000003_sig00000271_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000271_CY0F_10324,
      IB => divisao_blk00000003_sig00000271_CY0F_10324,
      SEL => divisao_blk00000003_sig00000271_CYSELF_10309,
      O => divisao_blk00000003_sig00000271_CYMUXF2_10304
    );
  divisao_blk00000003_sig00000271_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000025c,
      O => divisao_blk00000003_sig00000271_CYINIT_10325
    );
  divisao_blk00000003_sig00000271_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000255,
      O => divisao_blk00000003_sig00000271_CY0F_10324
    );
  divisao_blk00000003_sig00000271_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000025d,
      O => divisao_blk00000003_sig00000271_CYSELF_10309
    );
  divisao_blk00000003_sig00000271_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000271_XORG_10311,
      O => divisao_blk00000003_sig00000271_DYMUX_10313
    );
  divisao_blk00000003_sig00000271_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000259,
      I1 => divisao_blk00000003_sig0000025a,
      O => divisao_blk00000003_sig00000271_XORG_10311
    );
  divisao_blk00000003_sig00000271_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000025c,
      O => divisao_blk00000003_sig00000271_FASTCARRY_10306
    );
  divisao_blk00000003_sig00000271_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig00000271_CYSELG_10295,
      I1 => divisao_blk00000003_sig00000271_CYSELF_10309,
      O => divisao_blk00000003_sig00000271_CYAND_10307
    );
  divisao_blk00000003_sig00000271_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000271_CYMUXG2_10305,
      IB => divisao_blk00000003_sig00000271_FASTCARRY_10306,
      SEL => divisao_blk00000003_sig00000271_CYAND_10307,
      O => divisao_blk00000003_sig00000271_CYMUXFAST_10308
    );
  divisao_blk00000003_sig00000271_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000271_CY0G_10303,
      IB => divisao_blk00000003_sig00000271_CYMUXF2_10304,
      SEL => divisao_blk00000003_sig00000271_CYSELG_10295,
      O => divisao_blk00000003_sig00000271_CYMUXG2_10305
    );
  divisao_blk00000003_sig00000271_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000256,
      O => divisao_blk00000003_sig00000271_CY0G_10303
    );
  divisao_blk00000003_sig00000271_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000025a,
      O => divisao_blk00000003_sig00000271_CYSELG_10295
    );
  divisao_blk00000003_sig00000271_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000271_CLKINV_10293
    );
  divisao_blk00000003_sig00000273_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000273_XORF_10354,
      O => divisao_blk00000003_sig00000273_DXMUX_10356
    );
  divisao_blk00000003_sig00000273_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000273_CYINIT_10353,
      I1 => divisao_blk00000003_sig00000273_F,
      O => divisao_blk00000003_sig00000273_XORF_10354
    );
  divisao_blk00000003_sig00000273_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000271_CYMUXFAST_10308,
      O => divisao_blk00000003_sig00000273_CYINIT_10353
    );
  divisao_blk00000003_sig00000273_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000042b,
      O => divisao_blk00000003_sig00000273_DYMUX_10339
    );
  divisao_blk00000003_sig00000273_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000273_CLKINV_10337
    );
  divisao_blk00000003_sig0000014a_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014a_XORF_10400,
      O => divisao_blk00000003_sig0000014a_DXMUX_10402
    );
  divisao_blk00000003_sig0000014a_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000014a_CYINIT_10399,
      I1 => divisao_blk00000003_sig00000147,
      O => divisao_blk00000003_sig0000014a_XORF_10400
    );
  divisao_blk00000003_sig0000014a_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014a_CY0F_10398,
      IB => divisao_blk00000003_sig0000014a_CYINIT_10399,
      SEL => divisao_blk00000003_sig0000014a_CYSELF_10391,
      O => divisao_blk00000003_sig00000142
    );
  divisao_blk00000003_sig0000014a_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007d,
      O => divisao_blk00000003_sig0000014a_CYINIT_10399
    );
  divisao_blk00000003_sig0000014a_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000149,
      O => divisao_blk00000003_sig0000014a_CY0F_10398
    );
  divisao_blk00000003_sig0000014a_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000147,
      O => divisao_blk00000003_sig0000014a_CYSELF_10391
    );
  divisao_blk00000003_sig0000014a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014a_XORG_10383,
      O => divisao_blk00000003_sig0000014a_DYMUX_10385
    );
  divisao_blk00000003_sig0000014a_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000142,
      I1 => divisao_blk00000003_sig00000143,
      O => divisao_blk00000003_sig0000014a_XORG_10383
    );
  divisao_blk00000003_sig0000014a_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014a_CYMUXG_10382,
      O => divisao_blk00000003_sig0000013f
    );
  divisao_blk00000003_sig0000014a_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014a_CY0G_10380,
      IB => divisao_blk00000003_sig00000142,
      SEL => divisao_blk00000003_sig0000014a_CYSELG_10373,
      O => divisao_blk00000003_sig0000014a_CYMUXG_10382
    );
  divisao_blk00000003_sig0000014a_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000130,
      O => divisao_blk00000003_sig0000014a_CY0G_10380
    );
  divisao_blk00000003_sig0000014a_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000143,
      O => divisao_blk00000003_sig0000014a_CYSELG_10373
    );
  divisao_blk00000003_sig0000014a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000014a_CLKINV_10371
    );
  divisao_blk00000003_sig0000014c_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014c_XORF_10449,
      O => divisao_blk00000003_sig0000014c_DXMUX_10451
    );
  divisao_blk00000003_sig0000014c_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000014c_CYINIT_10448,
      I1 => divisao_blk00000003_sig00000140,
      O => divisao_blk00000003_sig0000014c_XORF_10449
    );
  divisao_blk00000003_sig0000014c_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014c_CY0F_10447,
      IB => divisao_blk00000003_sig0000014c_CYINIT_10448,
      SEL => divisao_blk00000003_sig0000014c_CYSELF_10432,
      O => divisao_blk00000003_sig0000013c
    );
  divisao_blk00000003_sig0000014c_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014c_CY0F_10447,
      IB => divisao_blk00000003_sig0000014c_CY0F_10447,
      SEL => divisao_blk00000003_sig0000014c_CYSELF_10432,
      O => divisao_blk00000003_sig0000014c_CYMUXF2_10427
    );
  divisao_blk00000003_sig0000014c_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000013f,
      O => divisao_blk00000003_sig0000014c_CYINIT_10448
    );
  divisao_blk00000003_sig0000014c_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000131,
      O => divisao_blk00000003_sig0000014c_CY0F_10447
    );
  divisao_blk00000003_sig0000014c_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000140,
      O => divisao_blk00000003_sig0000014c_CYSELF_10432
    );
  divisao_blk00000003_sig0000014c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014c_XORG_10434,
      O => divisao_blk00000003_sig0000014c_DYMUX_10436
    );
  divisao_blk00000003_sig0000014c_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000013c,
      I1 => divisao_blk00000003_sig0000013d,
      O => divisao_blk00000003_sig0000014c_XORG_10434
    );
  divisao_blk00000003_sig0000014c_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014c_CYMUXFAST_10431,
      O => divisao_blk00000003_sig00000139
    );
  divisao_blk00000003_sig0000014c_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000013f,
      O => divisao_blk00000003_sig0000014c_FASTCARRY_10429
    );
  divisao_blk00000003_sig0000014c_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000014c_CYSELG_10419,
      I1 => divisao_blk00000003_sig0000014c_CYSELF_10432,
      O => divisao_blk00000003_sig0000014c_CYAND_10430
    );
  divisao_blk00000003_sig0000014c_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014c_CYMUXG2_10428,
      IB => divisao_blk00000003_sig0000014c_FASTCARRY_10429,
      SEL => divisao_blk00000003_sig0000014c_CYAND_10430,
      O => divisao_blk00000003_sig0000014c_CYMUXFAST_10431
    );
  divisao_blk00000003_sig0000014c_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014c_CY0G_10426,
      IB => divisao_blk00000003_sig0000014c_CYMUXF2_10427,
      SEL => divisao_blk00000003_sig0000014c_CYSELG_10419,
      O => divisao_blk00000003_sig0000014c_CYMUXG2_10428
    );
  divisao_blk00000003_sig0000014c_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000132,
      O => divisao_blk00000003_sig0000014c_CY0G_10426
    );
  divisao_blk00000003_sig0000014c_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000013d,
      O => divisao_blk00000003_sig0000014c_CYSELG_10419
    );
  divisao_blk00000003_sig0000014c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000014c_CLKINV_10417
    );
  divisao_blk00000003_sig0000014e_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014e_XORF_10498,
      O => divisao_blk00000003_sig0000014e_DXMUX_10500
    );
  divisao_blk00000003_sig0000014e_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000014e_CYINIT_10497,
      I1 => divisao_blk00000003_sig0000013a,
      O => divisao_blk00000003_sig0000014e_XORF_10498
    );
  divisao_blk00000003_sig0000014e_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014e_CY0F_10496,
      IB => divisao_blk00000003_sig0000014e_CYINIT_10497,
      SEL => divisao_blk00000003_sig0000014e_CYSELF_10481,
      O => divisao_blk00000003_sig00000136
    );
  divisao_blk00000003_sig0000014e_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014e_CY0F_10496,
      IB => divisao_blk00000003_sig0000014e_CY0F_10496,
      SEL => divisao_blk00000003_sig0000014e_CYSELF_10481,
      O => divisao_blk00000003_sig0000014e_CYMUXF2_10476
    );
  divisao_blk00000003_sig0000014e_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000139,
      O => divisao_blk00000003_sig0000014e_CYINIT_10497
    );
  divisao_blk00000003_sig0000014e_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000133,
      O => divisao_blk00000003_sig0000014e_CY0F_10496
    );
  divisao_blk00000003_sig0000014e_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000013a,
      O => divisao_blk00000003_sig0000014e_CYSELF_10481
    );
  divisao_blk00000003_sig0000014e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014e_XORG_10483,
      O => divisao_blk00000003_sig0000014e_DYMUX_10485
    );
  divisao_blk00000003_sig0000014e_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000136,
      I1 => divisao_blk00000003_sig00000137,
      O => divisao_blk00000003_sig0000014e_XORG_10483
    );
  divisao_blk00000003_sig0000014e_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000139,
      O => divisao_blk00000003_sig0000014e_FASTCARRY_10478
    );
  divisao_blk00000003_sig0000014e_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000014e_CYSELG_10467,
      I1 => divisao_blk00000003_sig0000014e_CYSELF_10481,
      O => divisao_blk00000003_sig0000014e_CYAND_10479
    );
  divisao_blk00000003_sig0000014e_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014e_CYMUXG2_10477,
      IB => divisao_blk00000003_sig0000014e_FASTCARRY_10478,
      SEL => divisao_blk00000003_sig0000014e_CYAND_10479,
      O => divisao_blk00000003_sig0000014e_CYMUXFAST_10480
    );
  divisao_blk00000003_sig0000014e_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000014e_CY0G_10475,
      IB => divisao_blk00000003_sig0000014e_CYMUXF2_10476,
      SEL => divisao_blk00000003_sig0000014e_CYSELG_10467,
      O => divisao_blk00000003_sig0000014e_CYMUXG2_10477
    );
  divisao_blk00000003_sig0000014e_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000134,
      O => divisao_blk00000003_sig0000014e_CY0G_10475
    );
  divisao_blk00000003_sig0000014e_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000137,
      O => divisao_blk00000003_sig0000014e_CYSELG_10467
    );
  divisao_blk00000003_sig0000014e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000014e_CLKINV_10465
    );
  divisao_blk00000003_sig0000014f_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014f_XORF_10519,
      O => divisao_blk00000003_sig0000014f_DXMUX_10521
    );
  divisao_blk00000003_sig0000014f_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000014f_CYINIT_10518,
      I1 => divisao_blk00000003_sig0000014f_F,
      O => divisao_blk00000003_sig0000014f_XORF_10519
    );
  divisao_blk00000003_sig0000014f_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000014e_CYMUXFAST_10480,
      O => divisao_blk00000003_sig0000014f_CYINIT_10518
    );
  divisao_blk00000003_sig0000014f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000014f_CLKINV_10507
    );
  divisao_blk00000003_sig00000288_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000288_XORF_10565,
      O => divisao_blk00000003_sig00000288_DXMUX_10567
    );
  divisao_blk00000003_sig00000288_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000288_CYINIT_10564,
      I1 => divisao_blk00000003_sig00000285,
      O => divisao_blk00000003_sig00000288_XORF_10565
    );
  divisao_blk00000003_sig00000288_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000288_CY0F_10563,
      IB => divisao_blk00000003_sig00000288_CYINIT_10564,
      SEL => divisao_blk00000003_sig00000288_CYSELF_10556,
      O => divisao_blk00000003_sig00000280
    );
  divisao_blk00000003_sig00000288_CYINIT : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000272,
      O => divisao_blk00000003_sig00000288_CYINIT_10564
    );
  divisao_blk00000003_sig00000288_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000287,
      O => divisao_blk00000003_sig00000288_CY0F_10563
    );
  divisao_blk00000003_sig00000288_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000285,
      O => divisao_blk00000003_sig00000288_CYSELF_10556
    );
  divisao_blk00000003_sig00000288_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000288_XORG_10548,
      O => divisao_blk00000003_sig00000288_DYMUX_10550
    );
  divisao_blk00000003_sig00000288_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000280,
      I1 => divisao_blk00000003_sig00000281,
      O => divisao_blk00000003_sig00000288_XORG_10548
    );
  divisao_blk00000003_sig00000288_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000288_CYMUXG_10547,
      O => divisao_blk00000003_sig0000027d
    );
  divisao_blk00000003_sig00000288_CYMUXG : X_MUX2
    port map (
      IA => divisao_blk00000003_sig00000288_CY0G_10545,
      IB => divisao_blk00000003_sig00000280,
      SEL => divisao_blk00000003_sig00000288_CYSELG_10538,
      O => divisao_blk00000003_sig00000288_CYMUXG_10547
    );
  divisao_blk00000003_sig00000288_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026d,
      O => divisao_blk00000003_sig00000288_CY0G_10545
    );
  divisao_blk00000003_sig00000288_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000281,
      O => divisao_blk00000003_sig00000288_CYSELG_10538
    );
  divisao_blk00000003_sig00000288_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000288_CLKINV_10536
    );
  divisao_blk00000003_sig0000028a_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028a_XORF_10614,
      O => divisao_blk00000003_sig0000028a_DXMUX_10616
    );
  divisao_blk00000003_sig0000028a_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000028a_CYINIT_10613,
      I1 => divisao_blk00000003_sig0000027e,
      O => divisao_blk00000003_sig0000028a_XORF_10614
    );
  divisao_blk00000003_sig0000028a_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028a_CY0F_10612,
      IB => divisao_blk00000003_sig0000028a_CYINIT_10613,
      SEL => divisao_blk00000003_sig0000028a_CYSELF_10597,
      O => divisao_blk00000003_sig0000027a
    );
  divisao_blk00000003_sig0000028a_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028a_CY0F_10612,
      IB => divisao_blk00000003_sig0000028a_CY0F_10612,
      SEL => divisao_blk00000003_sig0000028a_CYSELF_10597,
      O => divisao_blk00000003_sig0000028a_CYMUXF2_10592
    );
  divisao_blk00000003_sig0000028a_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000027d,
      O => divisao_blk00000003_sig0000028a_CYINIT_10613
    );
  divisao_blk00000003_sig0000028a_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026e,
      O => divisao_blk00000003_sig0000028a_CY0F_10612
    );
  divisao_blk00000003_sig0000028a_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000027e,
      O => divisao_blk00000003_sig0000028a_CYSELF_10597
    );
  divisao_blk00000003_sig0000028a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028a_XORG_10599,
      O => divisao_blk00000003_sig0000028a_DYMUX_10601
    );
  divisao_blk00000003_sig0000028a_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000027a,
      I1 => divisao_blk00000003_sig0000027b,
      O => divisao_blk00000003_sig0000028a_XORG_10599
    );
  divisao_blk00000003_sig0000028a_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028a_CYMUXFAST_10596,
      O => divisao_blk00000003_sig00000277
    );
  divisao_blk00000003_sig0000028a_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000027d,
      O => divisao_blk00000003_sig0000028a_FASTCARRY_10594
    );
  divisao_blk00000003_sig0000028a_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000028a_CYSELG_10584,
      I1 => divisao_blk00000003_sig0000028a_CYSELF_10597,
      O => divisao_blk00000003_sig0000028a_CYAND_10595
    );
  divisao_blk00000003_sig0000028a_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028a_CYMUXG2_10593,
      IB => divisao_blk00000003_sig0000028a_FASTCARRY_10594,
      SEL => divisao_blk00000003_sig0000028a_CYAND_10595,
      O => divisao_blk00000003_sig0000028a_CYMUXFAST_10596
    );
  divisao_blk00000003_sig0000028a_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028a_CY0G_10591,
      IB => divisao_blk00000003_sig0000028a_CYMUXF2_10592,
      SEL => divisao_blk00000003_sig0000028a_CYSELG_10584,
      O => divisao_blk00000003_sig0000028a_CYMUXG2_10593
    );
  divisao_blk00000003_sig0000028a_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000026f,
      O => divisao_blk00000003_sig0000028a_CY0G_10591
    );
  divisao_blk00000003_sig0000028a_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000027b,
      O => divisao_blk00000003_sig0000028a_CYSELG_10584
    );
  divisao_blk00000003_sig0000028a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000028a_CLKINV_10582
    );
  divisao_blk00000003_sig0000028c_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028c_XORF_10663,
      O => divisao_blk00000003_sig0000028c_DXMUX_10665
    );
  divisao_blk00000003_sig0000028c_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000028c_CYINIT_10662,
      I1 => divisao_blk00000003_sig00000278,
      O => divisao_blk00000003_sig0000028c_XORF_10663
    );
  divisao_blk00000003_sig0000028c_CYMUXF : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028c_CY0F_10661,
      IB => divisao_blk00000003_sig0000028c_CYINIT_10662,
      SEL => divisao_blk00000003_sig0000028c_CYSELF_10646,
      O => divisao_blk00000003_sig00000274
    );
  divisao_blk00000003_sig0000028c_CYMUXF2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028c_CY0F_10661,
      IB => divisao_blk00000003_sig0000028c_CY0F_10661,
      SEL => divisao_blk00000003_sig0000028c_CYSELF_10646,
      O => divisao_blk00000003_sig0000028c_CYMUXF2_10641
    );
  divisao_blk00000003_sig0000028c_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000277,
      O => divisao_blk00000003_sig0000028c_CYINIT_10662
    );
  divisao_blk00000003_sig0000028c_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000270,
      O => divisao_blk00000003_sig0000028c_CY0F_10661
    );
  divisao_blk00000003_sig0000028c_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000278,
      O => divisao_blk00000003_sig0000028c_CYSELF_10646
    );
  divisao_blk00000003_sig0000028c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028c_XORG_10648,
      O => divisao_blk00000003_sig0000028c_DYMUX_10650
    );
  divisao_blk00000003_sig0000028c_XORG : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig00000274,
      I1 => divisao_blk00000003_sig00000275,
      O => divisao_blk00000003_sig0000028c_XORG_10648
    );
  divisao_blk00000003_sig0000028c_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000277,
      O => divisao_blk00000003_sig0000028c_FASTCARRY_10643
    );
  divisao_blk00000003_sig0000028c_CYAND : X_AND2
    port map (
      I0 => divisao_blk00000003_sig0000028c_CYSELG_10632,
      I1 => divisao_blk00000003_sig0000028c_CYSELF_10646,
      O => divisao_blk00000003_sig0000028c_CYAND_10644
    );
  divisao_blk00000003_sig0000028c_CYMUXFAST : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028c_CYMUXG2_10642,
      IB => divisao_blk00000003_sig0000028c_FASTCARRY_10643,
      SEL => divisao_blk00000003_sig0000028c_CYAND_10644,
      O => divisao_blk00000003_sig0000028c_CYMUXFAST_10645
    );
  divisao_blk00000003_sig0000028c_CYMUXG2 : X_MUX2
    port map (
      IA => divisao_blk00000003_sig0000028c_CY0G_10640,
      IB => divisao_blk00000003_sig0000028c_CYMUXF2_10641,
      SEL => divisao_blk00000003_sig0000028c_CYSELG_10632,
      O => divisao_blk00000003_sig0000028c_CYMUXG2_10642
    );
  divisao_blk00000003_sig0000028c_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000271,
      O => divisao_blk00000003_sig0000028c_CY0G_10640
    );
  divisao_blk00000003_sig0000028c_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000275,
      O => divisao_blk00000003_sig0000028c_CYSELG_10632
    );
  divisao_blk00000003_sig0000028c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000028c_CLKINV_10630
    );
  divisao_blk00000003_sig0000028e_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028e_XORF_10684,
      O => divisao_blk00000003_sig0000028e_DXMUX_10686
    );
  divisao_blk00000003_sig0000028e_XORF : X_XOR2
    port map (
      I0 => divisao_blk00000003_sig0000028e_CYINIT_10683,
      I1 => divisao_blk00000003_sig0000028e_F,
      O => divisao_blk00000003_sig0000028e_XORF_10684
    );
  divisao_blk00000003_sig0000028e_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028c_CYMUXFAST_10645,
      O => divisao_blk00000003_sig0000028e_CYINIT_10683
    );
  divisao_blk00000003_sig0000028e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000028e_CLKINV_10672
    );
  s_current_or0000_wg_cy_1_LOGIC_ONE : X_ONE
    port map (
      O => s_current_or0000_wg_cy_1_LOGIC_ONE_10707
    );
  s_current_or0000_wg_cy_1_CYMUXF : X_MUX2
    port map (
      IA => s_current_or0000_wg_cy_1_LOGIC_ONE_10707,
      IB => s_current_or0000_wg_cy_1_CYINIT_10718,
      SEL => s_current_or0000_wg_cy_1_CYSELF_10712,
      O => s_current_or0000_wg_cy(0)
    );
  s_current_or0000_wg_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_cy_1_BXINV_10710,
      O => s_current_or0000_wg_cy_1_CYINIT_10718
    );
  s_current_or0000_wg_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_lut(0),
      O => s_current_or0000_wg_cy_1_CYSELF_10712
    );
  s_current_or0000_wg_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => s_current_or0000_wg_cy_1_BXINV_10710
    );
  s_current_or0000_wg_cy_1_CYMUXG : X_MUX2
    port map (
      IA => s_current_or0000_wg_cy_1_LOGIC_ONE_10707,
      IB => s_current_or0000_wg_cy(0),
      SEL => s_current_or0000_wg_cy_1_CYSELG_10701,
      O => s_current_or0000_wg_cy_1_CYMUXG_10709
    );
  s_current_or0000_wg_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_lut(1),
      O => s_current_or0000_wg_cy_1_CYSELG_10701
    );
  s_current_or0000_wg_cy_3_LOGIC_ONE : X_ONE
    port map (
      O => s_current_or0000_wg_cy_3_LOGIC_ONE_10736
    );
  s_current_or0000_wg_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => s_current_or0000_wg_cy_3_LOGIC_ONE_10736,
      IB => s_current_or0000_wg_cy_3_LOGIC_ONE_10736,
      SEL => s_current_or0000_wg_cy_3_CYSELF_10742,
      O => s_current_or0000_wg_cy_3_CYMUXF2_10737
    );
  s_current_or0000_wg_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_lut(2),
      O => s_current_or0000_wg_cy_3_CYSELF_10742
    );
  s_current_or0000_wg_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_cy_1_CYMUXG_10709,
      O => s_current_or0000_wg_cy_3_FASTCARRY_10739
    );
  s_current_or0000_wg_cy_3_CYAND : X_AND2
    port map (
      I0 => s_current_or0000_wg_cy_3_CYSELG_10730,
      I1 => s_current_or0000_wg_cy_3_CYSELF_10742,
      O => s_current_or0000_wg_cy_3_CYAND_10740
    );
  s_current_or0000_wg_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => s_current_or0000_wg_cy_3_CYMUXG2_10738,
      IB => s_current_or0000_wg_cy_3_FASTCARRY_10739,
      SEL => s_current_or0000_wg_cy_3_CYAND_10740,
      O => s_current_or0000_wg_cy_3_CYMUXFAST_10741
    );
  s_current_or0000_wg_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => s_current_or0000_wg_cy_3_LOGIC_ONE_10736,
      IB => s_current_or0000_wg_cy_3_CYMUXF2_10737,
      SEL => s_current_or0000_wg_cy_3_CYSELG_10730,
      O => s_current_or0000_wg_cy_3_CYMUXG2_10738
    );
  s_current_or0000_wg_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_lut(3),
      O => s_current_or0000_wg_cy_3_CYSELG_10730
    );
  s_current_or00001_LOGIC_ONE : X_ONE
    port map (
      O => s_current_or00001_LOGIC_ONE_10766
    );
  s_current_or00001_CYMUXF2 : X_MUX2
    port map (
      IA => s_current_or00001_LOGIC_ONE_10766,
      IB => s_current_or00001_LOGIC_ONE_10766,
      SEL => s_current_or00001_CYSELF_10772,
      O => s_current_or00001_CYMUXF2_10767
    );
  s_current_or00001_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_lut(4),
      O => s_current_or00001_CYSELF_10772
    );
  s_current_or00001_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_cy_3_CYMUXFAST_10741,
      O => s_current_or00001_FASTCARRY_10769
    );
  s_current_or00001_CYAND : X_AND2
    port map (
      I0 => s_current_or00001_CYSELG_10760,
      I1 => s_current_or00001_CYSELF_10772,
      O => s_current_or00001_CYAND_10770
    );
  s_current_or00001_CYMUXFAST : X_MUX2
    port map (
      IA => s_current_or00001_CYMUXG2_10768,
      IB => s_current_or00001_FASTCARRY_10769,
      SEL => s_current_or00001_CYAND_10770,
      O => s_current_or00001_CYMUXFAST_10771
    );
  s_current_or00001_CYMUXG2 : X_MUX2
    port map (
      IA => s_current_or00001_LOGIC_ONE_10766,
      IB => s_current_or00001_CYMUXF2_10767,
      SEL => s_current_or00001_CYSELG_10760,
      O => s_current_or00001_CYMUXG2_10768
    );
  s_current_or00001_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000_wg_lut(5),
      O => s_current_or00001_CYSELG_10760
    );
  addra_share0000_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_0_XORF_10813,
      O => addra_share0000(0)
    );
  addra_share0000_0_XORF : X_XOR2
    port map (
      I0 => addra_share0000_0_CYINIT_10812,
      I1 => Maddsub_addra_share0000_lut_0_Q_10804,
      O => addra_share0000_0_XORF_10813
    );
  addra_share0000_0_CYMUXF : X_MUX2
    port map (
      IA => addra_share0000_0_CY0F_10811,
      IB => addra_share0000_0_CYINIT_10812,
      SEL => addra_share0000_0_CYSELF_10805,
      O => Maddsub_addra_share0000_cy(0)
    );
  addra_share0000_0_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(20),
      O => addra_share0000_0_CYINIT_10812
    );
  addra_share0000_0_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra(0),
      O => addra_share0000_0_CY0F_10811
    );
  addra_share0000_0_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_lut_0_Q_10804,
      O => addra_share0000_0_CYSELF_10805
    );
  addra_share0000_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_0_XORG_10801,
      O => addra_share0000(1)
    );
  addra_share0000_0_XORG : X_XOR2
    port map (
      I0 => Maddsub_addra_share0000_cy(0),
      I1 => Maddsub_addra_share0000_lut_1_Q_10791,
      O => addra_share0000_0_XORG_10801
    );
  addra_share0000_0_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_0_CYMUXG_10800,
      O => Maddsub_addra_share0000_cy(1)
    );
  addra_share0000_0_CYMUXG : X_MUX2
    port map (
      IA => addra_share0000_0_CY0G_10798,
      IB => Maddsub_addra_share0000_cy(0),
      SEL => addra_share0000_0_CYSELG_10792,
      O => addra_share0000_0_CYMUXG_10800
    );
  addra_share0000_0_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra(1),
      O => addra_share0000_0_CY0G_10798
    );
  addra_share0000_0_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_lut_1_Q_10791,
      O => addra_share0000_0_CYSELG_10792
    );
  addra_share0000_2_LOGIC_ZERO : X_ZERO
    port map (
      O => addra_share0000_2_LOGIC_ZERO_10831
    );
  addra_share0000_2_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_2_XORF_10851,
      O => addra_share0000(2)
    );
  addra_share0000_2_XORF : X_XOR2
    port map (
      I0 => addra_share0000_2_CYINIT_10850,
      I1 => addra_share0000_2_F,
      O => addra_share0000_2_XORF_10851
    );
  addra_share0000_2_CYMUXF : X_MUX2
    port map (
      IA => addra_share0000_2_LOGIC_ZERO_10831,
      IB => addra_share0000_2_CYINIT_10850,
      SEL => addra_share0000_2_CYSELF_10837,
      O => Maddsub_addra_share0000_cy(2)
    );
  addra_share0000_2_CYMUXF2 : X_MUX2
    port map (
      IA => addra_share0000_2_LOGIC_ZERO_10831,
      IB => addra_share0000_2_LOGIC_ZERO_10831,
      SEL => addra_share0000_2_CYSELF_10837,
      O => addra_share0000_2_CYMUXF2_10832
    );
  addra_share0000_2_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_cy(1),
      O => addra_share0000_2_CYINIT_10850
    );
  addra_share0000_2_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_2_F,
      O => addra_share0000_2_CYSELF_10837
    );
  addra_share0000_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_2_XORG_10839,
      O => addra_share0000(3)
    );
  addra_share0000_2_XORG : X_XOR2
    port map (
      I0 => Maddsub_addra_share0000_cy(2),
      I1 => addra_share0000_2_G,
      O => addra_share0000_2_XORG_10839
    );
  addra_share0000_2_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_2_CYMUXFAST_10836,
      O => Maddsub_addra_share0000_cy(3)
    );
  addra_share0000_2_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_cy(1),
      O => addra_share0000_2_FASTCARRY_10834
    );
  addra_share0000_2_CYAND : X_AND2
    port map (
      I0 => addra_share0000_2_CYSELG_10822,
      I1 => addra_share0000_2_CYSELF_10837,
      O => addra_share0000_2_CYAND_10835
    );
  addra_share0000_2_CYMUXFAST : X_MUX2
    port map (
      IA => addra_share0000_2_CYMUXG2_10833,
      IB => addra_share0000_2_FASTCARRY_10834,
      SEL => addra_share0000_2_CYAND_10835,
      O => addra_share0000_2_CYMUXFAST_10836
    );
  addra_share0000_2_CYMUXG2 : X_MUX2
    port map (
      IA => addra_share0000_2_LOGIC_ZERO_10831,
      IB => addra_share0000_2_CYMUXF2_10832,
      SEL => addra_share0000_2_CYSELG_10822,
      O => addra_share0000_2_CYMUXG2_10833
    );
  addra_share0000_2_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_2_G,
      O => addra_share0000_2_CYSELG_10822
    );
  addra_share0000_4_LOGIC_ZERO : X_ZERO
    port map (
      O => addra_share0000_4_LOGIC_ZERO_10889
    );
  addra_share0000_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_4_XORF_10890,
      O => addra_share0000(4)
    );
  addra_share0000_4_XORF : X_XOR2
    port map (
      I0 => addra_share0000_4_CYINIT_10888,
      I1 => addra_share0000_4_F,
      O => addra_share0000_4_XORF_10890
    );
  addra_share0000_4_CYMUXF : X_MUX2
    port map (
      IA => addra_share0000_4_LOGIC_ZERO_10889,
      IB => addra_share0000_4_CYINIT_10888,
      SEL => addra_share0000_4_CYSELF_10875,
      O => Maddsub_addra_share0000_cy(4)
    );
  addra_share0000_4_CYMUXF2 : X_MUX2
    port map (
      IA => addra_share0000_4_LOGIC_ZERO_10889,
      IB => addra_share0000_4_LOGIC_ZERO_10889,
      SEL => addra_share0000_4_CYSELF_10875,
      O => addra_share0000_4_CYMUXF2_10870
    );
  addra_share0000_4_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_cy(3),
      O => addra_share0000_4_CYINIT_10888
    );
  addra_share0000_4_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_4_F,
      O => addra_share0000_4_CYSELF_10875
    );
  addra_share0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_4_XORG_10877,
      O => addra_share0000(5)
    );
  addra_share0000_4_XORG : X_XOR2
    port map (
      I0 => Maddsub_addra_share0000_cy(4),
      I1 => Maddsub_addra_share0000_lut_5_Q_10860,
      O => addra_share0000_4_XORG_10877
    );
  addra_share0000_4_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_4_CYMUXFAST_10874,
      O => Maddsub_addra_share0000_cy(5)
    );
  addra_share0000_4_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_cy(3),
      O => addra_share0000_4_FASTCARRY_10872
    );
  addra_share0000_4_CYAND : X_AND2
    port map (
      I0 => addra_share0000_4_CYSELG_10861,
      I1 => addra_share0000_4_CYSELF_10875,
      O => addra_share0000_4_CYAND_10873
    );
  addra_share0000_4_CYMUXFAST : X_MUX2
    port map (
      IA => addra_share0000_4_CYMUXG2_10871,
      IB => addra_share0000_4_FASTCARRY_10872,
      SEL => addra_share0000_4_CYAND_10873,
      O => addra_share0000_4_CYMUXFAST_10874
    );
  addra_share0000_4_CYMUXG2 : X_MUX2
    port map (
      IA => addra_share0000_4_CY0G_10869,
      IB => addra_share0000_4_CYMUXF2_10870,
      SEL => addra_share0000_4_CYSELG_10861,
      O => addra_share0000_4_CYMUXG2_10871
    );
  addra_share0000_4_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra(5),
      O => addra_share0000_4_CY0G_10869
    );
  addra_share0000_4_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_lut_5_Q_10860,
      O => addra_share0000_4_CYSELG_10861
    );
  Maddsub_addra_share0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => addra(5),
      ADR1 => s_current(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Maddsub_addra_share0000_lut_5_Q_10860
    );
  Maddsub_addra_share0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => addra(6),
      ADR1 => s_current(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Maddsub_addra_share0000_lut_6_Q_10919
    );
  addra_share0000_6_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_6_XORF_10929,
      O => addra_share0000(6)
    );
  addra_share0000_6_XORF : X_XOR2
    port map (
      I0 => addra_share0000_6_CYINIT_10928,
      I1 => Maddsub_addra_share0000_lut_6_Q_10919,
      O => addra_share0000_6_XORF_10929
    );
  addra_share0000_6_CYMUXF : X_MUX2
    port map (
      IA => addra_share0000_6_CY0F_10927,
      IB => addra_share0000_6_CYINIT_10928,
      SEL => addra_share0000_6_CYSELF_10915,
      O => Maddsub_addra_share0000_cy(6)
    );
  addra_share0000_6_CYMUXF2 : X_MUX2
    port map (
      IA => addra_share0000_6_CY0F_10927,
      IB => addra_share0000_6_CY0F_10927,
      SEL => addra_share0000_6_CYSELF_10915,
      O => addra_share0000_6_CYMUXF2_10910
    );
  addra_share0000_6_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_cy(5),
      O => addra_share0000_6_CYINIT_10928
    );
  addra_share0000_6_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra(6),
      O => addra_share0000_6_CY0F_10927
    );
  addra_share0000_6_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_lut_6_Q_10919,
      O => addra_share0000_6_CYSELF_10915
    );
  addra_share0000_6_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_6_XORG_10917,
      O => addra_share0000(7)
    );
  addra_share0000_6_XORG : X_XOR2
    port map (
      I0 => Maddsub_addra_share0000_cy(6),
      I1 => Maddsub_addra_share0000_lut_7_Q_10900,
      O => addra_share0000_6_XORG_10917
    );
  addra_share0000_6_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_cy(5),
      O => addra_share0000_6_FASTCARRY_10912
    );
  addra_share0000_6_CYAND : X_AND2
    port map (
      I0 => addra_share0000_6_CYSELG_10901,
      I1 => addra_share0000_6_CYSELF_10915,
      O => addra_share0000_6_CYAND_10913
    );
  addra_share0000_6_CYMUXFAST : X_MUX2
    port map (
      IA => addra_share0000_6_CYMUXG2_10911,
      IB => addra_share0000_6_FASTCARRY_10912,
      SEL => addra_share0000_6_CYAND_10913,
      O => addra_share0000_6_CYMUXFAST_10914
    );
  addra_share0000_6_CYMUXG2 : X_MUX2
    port map (
      IA => addra_share0000_6_CY0G_10909,
      IB => addra_share0000_6_CYMUXF2_10910,
      SEL => addra_share0000_6_CYSELG_10901,
      O => addra_share0000_6_CYMUXG2_10911
    );
  addra_share0000_6_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra(7),
      O => addra_share0000_6_CY0G_10909
    );
  addra_share0000_6_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Maddsub_addra_share0000_lut_7_Q_10900,
      O => addra_share0000_6_CYSELG_10901
    );
  Maddsub_addra_share0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => addra(7),
      ADR1 => s_current(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Maddsub_addra_share0000_lut_7_Q_10900
    );
  Maddsub_addra_share0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => addra(8),
      ADR1 => s_current(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Maddsub_addra_share0000_lut_8_Q_10953
    );
  addra_share0000_8_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_8_XORF_10956,
      O => addra_share0000(8)
    );
  addra_share0000_8_XORF : X_XOR2
    port map (
      I0 => addra_share0000_8_CYINIT_10955,
      I1 => Maddsub_addra_share0000_lut_8_Q_10953,
      O => addra_share0000_8_XORF_10956
    );
  addra_share0000_8_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_share0000_6_CYMUXFAST_10914,
      O => addra_share0000_8_CYINIT_10955
    );
  sum_not00011 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => s_current(4),
      ADR1 => s_current(20),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => sum_not00011_10944
    );
  Mcompar_sub_cmp_gt0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => avg(1),
      ADR1 => dia(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_sub_cmp_gt0000_lut(1)
    );
  Mcompar_sub_cmp_gt0000_cy_1_CYMUXF : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_1_CY0F_10986,
      IB => Mcompar_sub_cmp_gt0000_cy_1_CYINIT_10987,
      SEL => Mcompar_sub_cmp_gt0000_cy_1_CYSELF_10978,
      O => Mcompar_sub_cmp_gt0000_cy_0_Q
    );
  Mcompar_sub_cmp_gt0000_cy_1_CYINIT : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_cy_1_BXINV_10976,
      O => Mcompar_sub_cmp_gt0000_cy_1_CYINIT_10987
    );
  Mcompar_sub_cmp_gt0000_cy_1_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg(0),
      O => Mcompar_sub_cmp_gt0000_cy_1_CY0F_10986
    );
  Mcompar_sub_cmp_gt0000_cy_1_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(0),
      O => Mcompar_sub_cmp_gt0000_cy_1_CYSELF_10978
    );
  Mcompar_sub_cmp_gt0000_cy_1_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => Mcompar_sub_cmp_gt0000_cy_1_BXINV_10976
    );
  Mcompar_sub_cmp_gt0000_cy_1_CYMUXG : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_1_CY0G_10973,
      IB => Mcompar_sub_cmp_gt0000_cy_0_Q,
      SEL => Mcompar_sub_cmp_gt0000_cy_1_CYSELG_10965,
      O => Mcompar_sub_cmp_gt0000_cy_1_CYMUXG_10975
    );
  Mcompar_sub_cmp_gt0000_cy_1_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg(1),
      O => Mcompar_sub_cmp_gt0000_cy_1_CY0G_10973
    );
  Mcompar_sub_cmp_gt0000_cy_1_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(1),
      O => Mcompar_sub_cmp_gt0000_cy_1_CYSELG_10965
    );
  Mcompar_sub_cmp_gt0000_cy_3_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_3_CY0F_11018,
      IB => Mcompar_sub_cmp_gt0000_cy_3_CY0F_11018,
      SEL => Mcompar_sub_cmp_gt0000_cy_3_CYSELF_11009,
      O => Mcompar_sub_cmp_gt0000_cy_3_CYMUXF2_11004
    );
  Mcompar_sub_cmp_gt0000_cy_3_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg(2),
      O => Mcompar_sub_cmp_gt0000_cy_3_CY0F_11018
    );
  Mcompar_sub_cmp_gt0000_cy_3_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(2),
      O => Mcompar_sub_cmp_gt0000_cy_3_CYSELF_11009
    );
  Mcompar_sub_cmp_gt0000_cy_3_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_cy_1_CYMUXG_10975,
      O => Mcompar_sub_cmp_gt0000_cy_3_FASTCARRY_11006
    );
  Mcompar_sub_cmp_gt0000_cy_3_CYAND : X_AND2
    port map (
      I0 => Mcompar_sub_cmp_gt0000_cy_3_CYSELG_10995,
      I1 => Mcompar_sub_cmp_gt0000_cy_3_CYSELF_11009,
      O => Mcompar_sub_cmp_gt0000_cy_3_CYAND_11007
    );
  Mcompar_sub_cmp_gt0000_cy_3_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_3_CYMUXG2_11005,
      IB => Mcompar_sub_cmp_gt0000_cy_3_FASTCARRY_11006,
      SEL => Mcompar_sub_cmp_gt0000_cy_3_CYAND_11007,
      O => Mcompar_sub_cmp_gt0000_cy_3_CYMUXFAST_11008
    );
  Mcompar_sub_cmp_gt0000_cy_3_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_3_CY0G_11003,
      IB => Mcompar_sub_cmp_gt0000_cy_3_CYMUXF2_11004,
      SEL => Mcompar_sub_cmp_gt0000_cy_3_CYSELG_10995,
      O => Mcompar_sub_cmp_gt0000_cy_3_CYMUXG2_11005
    );
  Mcompar_sub_cmp_gt0000_cy_3_CY0G : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg(3),
      O => Mcompar_sub_cmp_gt0000_cy_3_CY0G_11003
    );
  Mcompar_sub_cmp_gt0000_cy_3_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(3),
      O => Mcompar_sub_cmp_gt0000_cy_3_CYSELG_10995
    );
  Mcompar_sub_cmp_gt0000_cy_5_LOGIC_ONE : X_ONE
    port map (
      O => Mcompar_sub_cmp_gt0000_cy_5_LOGIC_ONE_11034
    );
  Mcompar_sub_cmp_gt0000_cy_5_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_5_CY0F_11049,
      IB => Mcompar_sub_cmp_gt0000_cy_5_CY0F_11049,
      SEL => Mcompar_sub_cmp_gt0000_cy_5_CYSELF_11040,
      O => Mcompar_sub_cmp_gt0000_cy_5_CYMUXF2_11035
    );
  Mcompar_sub_cmp_gt0000_cy_5_CY0F : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg(4),
      O => Mcompar_sub_cmp_gt0000_cy_5_CY0F_11049
    );
  Mcompar_sub_cmp_gt0000_cy_5_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(4),
      O => Mcompar_sub_cmp_gt0000_cy_5_CYSELF_11040
    );
  Mcompar_sub_cmp_gt0000_cy_5_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_cy_3_CYMUXFAST_11008,
      O => Mcompar_sub_cmp_gt0000_cy_5_FASTCARRY_11037
    );
  Mcompar_sub_cmp_gt0000_cy_5_CYAND : X_AND2
    port map (
      I0 => Mcompar_sub_cmp_gt0000_cy_5_CYSELG_11028,
      I1 => Mcompar_sub_cmp_gt0000_cy_5_CYSELF_11040,
      O => Mcompar_sub_cmp_gt0000_cy_5_CYAND_11038
    );
  Mcompar_sub_cmp_gt0000_cy_5_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_5_CYMUXG2_11036,
      IB => Mcompar_sub_cmp_gt0000_cy_5_FASTCARRY_11037,
      SEL => Mcompar_sub_cmp_gt0000_cy_5_CYAND_11038,
      O => Mcompar_sub_cmp_gt0000_cy_5_CYMUXFAST_11039
    );
  Mcompar_sub_cmp_gt0000_cy_5_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_5_LOGIC_ONE_11034,
      IB => Mcompar_sub_cmp_gt0000_cy_5_CYMUXF2_11035,
      SEL => Mcompar_sub_cmp_gt0000_cy_5_CYSELG_11028,
      O => Mcompar_sub_cmp_gt0000_cy_5_CYMUXG2_11036
    );
  Mcompar_sub_cmp_gt0000_cy_5_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(5),
      O => Mcompar_sub_cmp_gt0000_cy_5_CYSELG_11028
    );
  Mcompar_sub_cmp_gt0000_cy_7_LOGIC_ONE : X_ONE
    port map (
      O => Mcompar_sub_cmp_gt0000_cy_7_LOGIC_ONE_11067
    );
  Mcompar_sub_cmp_gt0000_cy_7_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_7_LOGIC_ONE_11067,
      IB => Mcompar_sub_cmp_gt0000_cy_7_LOGIC_ONE_11067,
      SEL => Mcompar_sub_cmp_gt0000_cy_7_CYSELF_11073,
      O => Mcompar_sub_cmp_gt0000_cy_7_CYMUXF2_11068
    );
  Mcompar_sub_cmp_gt0000_cy_7_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(6),
      O => Mcompar_sub_cmp_gt0000_cy_7_CYSELF_11073
    );
  Mcompar_sub_cmp_gt0000_cy_7_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_cy_5_CYMUXFAST_11039,
      O => Mcompar_sub_cmp_gt0000_cy_7_FASTCARRY_11070
    );
  Mcompar_sub_cmp_gt0000_cy_7_CYAND : X_AND2
    port map (
      I0 => Mcompar_sub_cmp_gt0000_cy_7_CYSELG_11061,
      I1 => Mcompar_sub_cmp_gt0000_cy_7_CYSELF_11073,
      O => Mcompar_sub_cmp_gt0000_cy_7_CYAND_11071
    );
  Mcompar_sub_cmp_gt0000_cy_7_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_7_CYMUXG2_11069,
      IB => Mcompar_sub_cmp_gt0000_cy_7_FASTCARRY_11070,
      SEL => Mcompar_sub_cmp_gt0000_cy_7_CYAND_11071,
      O => Mcompar_sub_cmp_gt0000_cy_7_CYMUXFAST_11072
    );
  Mcompar_sub_cmp_gt0000_cy_7_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_7_LOGIC_ONE_11067,
      IB => Mcompar_sub_cmp_gt0000_cy_7_CYMUXF2_11068,
      SEL => Mcompar_sub_cmp_gt0000_cy_7_CYSELG_11061,
      O => Mcompar_sub_cmp_gt0000_cy_7_CYMUXG2_11069
    );
  Mcompar_sub_cmp_gt0000_cy_7_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(7),
      O => Mcompar_sub_cmp_gt0000_cy_7_CYSELG_11061
    );
  Mcompar_sub_cmp_gt0000_cy_9_LOGIC_ONE : X_ONE
    port map (
      O => Mcompar_sub_cmp_gt0000_cy_9_LOGIC_ONE_11097
    );
  Mcompar_sub_cmp_gt0000_cy_9_CYMUXF2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_9_LOGIC_ONE_11097,
      IB => Mcompar_sub_cmp_gt0000_cy_9_LOGIC_ONE_11097,
      SEL => Mcompar_sub_cmp_gt0000_cy_9_CYSELF_11103,
      O => Mcompar_sub_cmp_gt0000_cy_9_CYMUXF2_11098
    );
  Mcompar_sub_cmp_gt0000_cy_9_CYSELF : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_lut(8),
      O => Mcompar_sub_cmp_gt0000_cy_9_CYSELF_11103
    );
  Mcompar_sub_cmp_gt0000_cy_9_COUTUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_cy_9_CYMUXFAST_11102,
      O => Mcompar_sub_cmp_gt0000_cy_9_Q
    );
  Mcompar_sub_cmp_gt0000_cy_9_FASTCARRY : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => Mcompar_sub_cmp_gt0000_cy_7_CYMUXFAST_11072,
      O => Mcompar_sub_cmp_gt0000_cy_9_FASTCARRY_11100
    );
  Mcompar_sub_cmp_gt0000_cy_9_CYAND : X_AND2
    port map (
      I0 => Mcompar_sub_cmp_gt0000_cy_9_CYSELG_11088,
      I1 => Mcompar_sub_cmp_gt0000_cy_9_CYSELF_11103,
      O => Mcompar_sub_cmp_gt0000_cy_9_CYAND_11101
    );
  Mcompar_sub_cmp_gt0000_cy_9_CYMUXFAST : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_9_CYMUXG2_11099,
      IB => Mcompar_sub_cmp_gt0000_cy_9_FASTCARRY_11100,
      SEL => Mcompar_sub_cmp_gt0000_cy_9_CYAND_11101,
      O => Mcompar_sub_cmp_gt0000_cy_9_CYMUXFAST_11102
    );
  Mcompar_sub_cmp_gt0000_cy_9_CYMUXG2 : X_MUX2
    port map (
      IA => Mcompar_sub_cmp_gt0000_cy_9_LOGIC_ONE_11097,
      IB => Mcompar_sub_cmp_gt0000_cy_9_CYMUXF2_11098,
      SEL => Mcompar_sub_cmp_gt0000_cy_9_CYSELG_11088,
      O => Mcompar_sub_cmp_gt0000_cy_9_CYMUXG2_11099
    );
  Mcompar_sub_cmp_gt0000_cy_9_CYSELG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_21_inv,
      O => Mcompar_sub_cmp_gt0000_cy_9_CYSELG_11088
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk,
      O => clk_INBUF
    );
  variancia_0_OBUF : X_OBUF
    port map (
      I => variancia_0_O,
      O => variancia(0)
    );
  variancia_1_OBUF : X_OBUF
    port map (
      I => variancia_1_O,
      O => variancia(1)
    );
  variancia_2_OBUF : X_OBUF
    port map (
      I => variancia_2_O,
      O => variancia(2)
    );
  variancia_3_OBUF : X_OBUF
    port map (
      I => variancia_3_O,
      O => variancia(3)
    );
  variancia_4_OBUF : X_OBUF
    port map (
      I => variancia_4_O,
      O => variancia(4)
    );
  variancia_5_OBUF : X_OBUF
    port map (
      I => variancia_5_O,
      O => variancia(5)
    );
  desvio_0_OBUF : X_OBUF
    port map (
      I => desvio_0_O,
      O => desvio(0)
    );
  desvio_1_OBUF : X_OBUF
    port map (
      I => desvio_1_O,
      O => desvio(1)
    );
  desvio_2_OBUF : X_OBUF
    port map (
      I => desvio_2_O,
      O => desvio(2)
    );
  desvio_3_OBUF : X_OBUF
    port map (
      I => desvio_3_O,
      O => desvio(3)
    );
  media_0_OBUF : X_OBUF
    port map (
      I => media_0_O,
      O => media(0)
    );
  media_1_OBUF : X_OBUF
    port map (
      I => media_1_O,
      O => media(1)
    );
  media_2_OBUF : X_OBUF
    port map (
      I => media_2_O,
      O => media(2)
    );
  media_3_OBUF : X_OBUF
    port map (
      I => media_3_O,
      O => media(3)
    );
  media_4_OBUF : X_OBUF
    port map (
      I => media_4_O,
      O => media(4)
    );
  media_5_OBUF : X_OBUF
    port map (
      I => media_5_O,
      O => media(5)
    );
  dividend_or0000_BUFG : X_BUFGMUX
    port map (
      I0 => dividend_or00001_0,
      I1 => GND,
      S => dividend_or0000_BUFG_S_INVNOT,
      O => dividend_or0000
    );
  dividend_or0000_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => dividend_or0000_BUFG_S_INVNOT
    );
  clk_BUFGP_BUFG : X_BUFGMUX
    port map (
      I0 => clk_BUFGP_IBUFG_5213,
      I1 => GND,
      S => clk_BUFGP_BUFG_S_INVNOT,
      O => clk_BUFGP
    );
  clk_BUFGP_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => clk_BUFGP_BUFG_S_INVNOT
    );
  s_current_or0000_BUFG : X_BUFGMUX
    port map (
      I0 => s_current_or0000_BUFG_I0_INV,
      I1 => GND,
      S => s_current_or0000_BUFG_S_INVNOT,
      O => s_current_or0000
    );
  s_current_or0000_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => s_current_or0000_BUFG_S_INVNOT
    );
  s_current_or0000_BUFG_I0_USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or00001_CYMUXFAST_10771,
      O => s_current_or0000_BUFG_I0_INV
    );
  power_not0001_BUFG : X_BUFGMUX
    port map (
      I0 => power_not00011_0,
      I1 => GND,
      S => power_not0001_BUFG_S_INVNOT,
      O => power_not0001
    );
  power_not0001_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => power_not0001_BUFG_S_INVNOT
    );
  s_current_8_BUFG : X_BUFGMUX
    port map (
      I0 => s_current_81,
      I1 => GND,
      S => s_current_8_BUFG_S_INVNOT,
      O => s_current(8)
    );
  s_current_8_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => s_current_8_BUFG_S_INVNOT
    );
  sum_not0001_BUFG : X_BUFGMUX
    port map (
      I0 => sum_not0001_BUFG_I0_INV,
      I1 => GND,
      S => sum_not0001_BUFG_S_INVNOT,
      O => sum_not0001
    );
  sum_not0001_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => sum_not0001_BUFG_S_INVNOT
    );
  sum_not0001_BUFG_I0_USED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not00011_10944,
      O => sum_not0001_BUFG_I0_INV
    );
  sub2_not0001_BUFG : X_BUFGMUX
    port map (
      I0 => sub2_not00011_0,
      I1 => GND,
      S => sub2_not0001_BUFG_S_INVNOT,
      O => sub2_not0001
    );
  sub2_not0001_BUFG_SINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => sub2_not0001_BUFG_S_INVNOT
    );
  Mmult_sub2_mult0000_RSTPINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_RSTP_INT
    );
  Mmult_sub2_mult0000_RSTBINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_RSTB_INT
    );
  Mmult_sub2_mult0000_RSTAINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_RSTA_INT
    );
  Mmult_sub2_mult0000_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_CLK_INT
    );
  Mmult_sub2_mult0000_CEPINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_CEP_INT
    );
  Mmult_sub2_mult0000_CEBINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_CEB_INT
    );
  Mmult_sub2_mult0000_CEAINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => Mmult_sub2_mult0000_CEA_INT
    );
  Mmult_sub2_mult0000 : X_MULT18X18SIO
    generic map(
      AREG => 0,
      BREG => 0,
      PREG => 0,
      B_INPUT => "DIRECT"
    )
    port map (
      CEA => Mmult_sub2_mult0000_CEA_INT,
      CEB => Mmult_sub2_mult0000_CEB_INT,
      CEP => Mmult_sub2_mult0000_CEP_INT,
      CLK => Mmult_sub2_mult0000_CLK_INT,
      RSTA => Mmult_sub2_mult0000_RSTA_INT,
      RSTB => Mmult_sub2_mult0000_RSTB_INT,
      RSTP => Mmult_sub2_mult0000_RSTP_INT,
      A(17) => GND,
      A(16) => GND,
      A(15) => GND,
      A(14) => GND,
      A(13) => GND,
      A(12) => GND,
      A(11) => GND,
      A(10) => shortsub(10),
      A(9) => shortsub(9),
      A(8) => shortsub(8),
      A(7) => shortsub(7),
      A(6) => shortsub(6),
      A(5) => shortsub(5),
      A(4) => shortsub(4),
      A(3) => shortsub(3),
      A(2) => shortsub(2),
      A(1) => shortsub(1),
      A(0) => shortsub(0),
      B(17) => GND,
      B(16) => GND,
      B(15) => GND,
      B(14) => GND,
      B(13) => GND,
      B(12) => GND,
      B(11) => GND,
      B(10) => shortsub(10),
      B(9) => shortsub(9),
      B(8) => shortsub(8),
      B(7) => shortsub(7),
      B(6) => shortsub(6),
      B(5) => shortsub(5),
      B(4) => shortsub(4),
      B(3) => shortsub(3),
      B(2) => shortsub(2),
      B(1) => shortsub(1),
      B(0) => shortsub(0),
      BCIN(17) => Mmult_sub2_mult0000_BCIN17,
      BCIN(16) => Mmult_sub2_mult0000_BCIN16,
      BCIN(15) => Mmult_sub2_mult0000_BCIN15,
      BCIN(14) => Mmult_sub2_mult0000_BCIN14,
      BCIN(13) => Mmult_sub2_mult0000_BCIN13,
      BCIN(12) => Mmult_sub2_mult0000_BCIN12,
      BCIN(11) => Mmult_sub2_mult0000_BCIN11,
      BCIN(10) => Mmult_sub2_mult0000_BCIN10,
      BCIN(9) => Mmult_sub2_mult0000_BCIN9,
      BCIN(8) => Mmult_sub2_mult0000_BCIN8,
      BCIN(7) => Mmult_sub2_mult0000_BCIN7,
      BCIN(6) => Mmult_sub2_mult0000_BCIN6,
      BCIN(5) => Mmult_sub2_mult0000_BCIN5,
      BCIN(4) => Mmult_sub2_mult0000_BCIN4,
      BCIN(3) => Mmult_sub2_mult0000_BCIN3,
      BCIN(2) => Mmult_sub2_mult0000_BCIN2,
      BCIN(1) => Mmult_sub2_mult0000_BCIN1,
      BCIN(0) => Mmult_sub2_mult0000_BCIN0,
      P(35) => Mmult_sub2_mult0000_P35,
      P(34) => Mmult_sub2_mult0000_P34,
      P(33) => Mmult_sub2_mult0000_P33,
      P(32) => Mmult_sub2_mult0000_P32,
      P(31) => Mmult_sub2_mult0000_P31,
      P(30) => Mmult_sub2_mult0000_P30,
      P(29) => Mmult_sub2_mult0000_P29,
      P(28) => Mmult_sub2_mult0000_P28,
      P(27) => Mmult_sub2_mult0000_P27,
      P(26) => Mmult_sub2_mult0000_P26,
      P(25) => Mmult_sub2_mult0000_P25,
      P(24) => Mmult_sub2_mult0000_P24,
      P(23) => Mmult_sub2_mult0000_P23,
      P(22) => Mmult_sub2_mult0000_P22,
      P(21) => sub2_mult0000(21),
      P(20) => sub2_mult0000(20),
      P(19) => sub2_mult0000(19),
      P(18) => sub2_mult0000(18),
      P(17) => sub2_mult0000(17),
      P(16) => sub2_mult0000(16),
      P(15) => sub2_mult0000(15),
      P(14) => sub2_mult0000(14),
      P(13) => sub2_mult0000(13),
      P(12) => sub2_mult0000(12),
      P(11) => sub2_mult0000(11),
      P(10) => sub2_mult0000(10),
      P(9) => sub2_mult0000(9),
      P(8) => sub2_mult0000(8),
      P(7) => sub2_mult0000(7),
      P(6) => sub2_mult0000(6),
      P(5) => sub2_mult0000(5),
      P(4) => sub2_mult0000(4),
      P(3) => sub2_mult0000(3),
      P(2) => sub2_mult0000(2),
      P(1) => sub2_mult0000(1),
      P(0) => sub2_mult0000(0),
      BCOUT(17) => Mmult_sub2_mult0000_BCOUT17,
      BCOUT(16) => Mmult_sub2_mult0000_BCOUT16,
      BCOUT(15) => Mmult_sub2_mult0000_BCOUT15,
      BCOUT(14) => Mmult_sub2_mult0000_BCOUT14,
      BCOUT(13) => Mmult_sub2_mult0000_BCOUT13,
      BCOUT(12) => Mmult_sub2_mult0000_BCOUT12,
      BCOUT(11) => Mmult_sub2_mult0000_BCOUT11,
      BCOUT(10) => Mmult_sub2_mult0000_BCOUT10,
      BCOUT(9) => Mmult_sub2_mult0000_BCOUT9,
      BCOUT(8) => Mmult_sub2_mult0000_BCOUT8,
      BCOUT(7) => Mmult_sub2_mult0000_BCOUT7,
      BCOUT(6) => Mmult_sub2_mult0000_BCOUT6,
      BCOUT(5) => Mmult_sub2_mult0000_BCOUT5,
      BCOUT(4) => Mmult_sub2_mult0000_BCOUT4,
      BCOUT(3) => Mmult_sub2_mult0000_BCOUT3,
      BCOUT(2) => Mmult_sub2_mult0000_BCOUT2,
      BCOUT(1) => Mmult_sub2_mult0000_BCOUT1,
      BCOUT(0) => Mmult_sub2_mult0000_BCOUT0
    );
  memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram : X_RAMB16_S36_S36
    generic map(
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_00 => X"0001010300010103000101010001010200010101000100030001000100010002",
      INIT_01 => X"0001000100010002000100030100000101000000000101030001010100010100",
      INIT_02 => X"0001010300010103000101010001010001000002000101010001000000000103",
      INIT_03 => X"0100010201000101000101020000010300010000000100010001000200010101",
      INIT_04 => X"0100000201000001010000000001010001000101010100000001010000010100",
      INIT_05 => X"0001010000010100010001010100010201000100010001010100000301000000",
      INIT_06 => X"0100010100010100000101000100000001000000010000000001010300010101",
      INIT_07 => X"0001010001000101000101010001010101000101010001010100010101000101",
      INIT_08 => X"0001010200010101000100030001000300010003010001010100010100010003",
      INIT_09 => X"0001010000010003000001030001000000010001000100010001000101000003",
      INIT_0A => X"0100000301000002010000010100000201000002010000020001010300010101",
      INIT_0B => X"0100010100010003000101000100010100010102000101020001010000010003",
      INIT_0C => X"0001010100010102010000000001010300010102000101020001000301000101",
      INIT_0D => X"0001010001000002010000020001010001000001010000020100000000010103",
      INIT_0E => X"0100010001000003010000020100000101000000000101030001010300010100",
      INIT_0F => X"0001000201000101010001010100000100010100000101000001010300010103",
      INIT_10 => X"0000010200000103000100000001000100010001000100030001010000010003",
      INIT_11 => X"0001000100010000000001030000010200000100000001010000010200000102",
      INIT_12 => X"0100000001000000000001020000010300010100000100030001010000010003",
      INIT_13 => X"0100000000010103000100020100010100010100000101010001000200010100",
      INIT_14 => X"0001010100010102010000000001010300010103000101020100000101000001",
      INIT_15 => X"0001010201000001010000000100000000010103000101030001010200010100",
      INIT_16 => X"0001010000010101010000010001000300010003000101000001010100010101",
      INIT_17 => X"0100010001000003010000030100000200010003010000030001010201000000",
      INIT_18 => X"0001010101000102010001010100010001000100010001010100000100000101",
      INIT_19 => X"0100010201000101010001010100010101000003010000030100000301000002",
      INIT_1A => X"0100000001000002000101030100000100010100010001010100010001000102",
      INIT_1B => X"0100000201000001010000020100000101000002010000010001000301000101",
      INIT_1C => X"0100000101000002010000020100000101000002010000010100000201000002",
      INIT_1D => X"0100000201000002010000010100000301000001010000020100000201000002",
      INIT_1E => X"0001010000010100000101000001000300010102000101020001010000010003",
      INIT_1F => X"0001000300010003000100030001000300010003000100030001000300010003",
      INIT_20 => X"0001010000010100000101000001000300010003000100030001000300010003",
      INIT_21 => X"0001010100010100000100030001010100010100000101000001010000010100",
      INIT_22 => X"0100010101000100000101020100010001000101000101000100000201000003",
      INIT_23 => X"0100000101000002010001020100010101000101010001020100010301000102",
      INIT_24 => X"0100000200010003010000020100000101000001010000000100000201000002",
      INIT_25 => X"0000000000000000000100030001000201000102010000030100000301000003",
      INIT_26 => X"0100010201000101010001000100000300010101010000030100000300000000",
      INIT_27 => X"0100000201000001010000030100000201000102010001010100010201000102",
      INIT_28 => X"0100010201000102010000020001000301000003010000010100000101000000",
      INIT_29 => X"0100010100010003000101000100010100010102000101020100000301000101",
      INIT_2A => X"0001010100010102010000000001010300010102000101020001000301000101",
      INIT_2B => X"0001010001000002010000020001010001000001010000020100000000010103",
      INIT_2C => X"0100010001000003010000020100000101000000000101030001010300010100",
      INIT_2D => X"0001000301000003010000020001000300010100010001030001000200010101",
      INIT_2E => X"0100010001000101010000010000010101000100010000030100000301000002",
      INIT_2F => X"0100000301000003010000030100000200010101010001020100010101000100",
      INIT_30 => X"0001000100010103010001000100010201000102010001010100010101000101",
      INIT_31 => X"0100000201000001000100030100010101000003000100020001010101000100",
      INIT_32 => X"0100000201000001010000020100000201000002010000010100000201000001",
      INIT_33 => X"0100000101000002010000020100000201000001010000020100000201000001",
      INIT_34 => X"0001010301000003000100000100000001000002010000020100000101000003",
      INIT_35 => X"0001000300010003000100030001000300010100000101000100000200010003",
      INIT_36 => X"0001000300010003000100030001000300010003000100030001000300010003",
      INIT_37 => X"0001010000010100000101000001010000010100000101000001010000010003",
      INIT_38 => X"0000000000000000000000000000000000000000000000000001000300010101",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      SETUP_ALL => 227 ps,
      SETUP_READ_FIRST => 227 ps
    )
    port map (
      CLKA => clk_BUFGP,
      CLKB => '0',
      ENA => '1',
      ENB => '0',
      SSRA => '0',
      SSRB => '0',
      WEA => '0',
      WEB => '0',
      ADDRA(8) => addra(8),
      ADDRA(7) => addra(7),
      ADDRA(6) => addra(6),
      ADDRA(5) => addra(5),
      ADDRA(4) => addra(4),
      ADDRA(3) => addra(3),
      ADDRA(2) => addra(2),
      ADDRA(1) => addra(1),
      ADDRA(0) => addra(0),
      ADDRB(8) => '0',
      ADDRB(7) => '0',
      ADDRB(6) => '0',
      ADDRB(5) => '0',
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA31,
      DIA(30) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA30,
      DIA(29) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA29,
      DIA(28) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA28,
      DIA(27) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA27,
      DIA(26) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA26,
      DIA(25) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA25,
      DIA(24) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA24,
      DIA(23) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA23,
      DIA(22) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA22,
      DIA(21) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA21,
      DIA(20) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA20,
      DIA(19) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA19,
      DIA(18) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA18,
      DIA(17) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA17,
      DIA(16) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA16,
      DIA(15) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA15,
      DIA(14) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA14,
      DIA(13) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA13,
      DIA(12) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA12,
      DIA(11) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA11,
      DIA(10) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA10,
      DIA(9) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA9,
      DIA(8) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA8,
      DIA(7) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA7,
      DIA(6) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA6,
      DIA(5) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA5,
      DIA(4) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA4,
      DIA(3) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA3,
      DIA(2) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA2,
      DIA(1) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA1,
      DIA(0) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIA0,
      DIPA(3) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA3,
      DIPA(2) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA2,
      DIPA(1) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA1,
      DIPA(0) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DIPA0,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA31,
      DOA(30) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA30,
      DOA(29) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA29,
      DOA(28) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA28,
      DOA(27) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA27,
      DOA(26) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA26,
      DOA(25) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA25,
      DOA(24) => douta(4),
      DOA(23) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA23,
      DOA(22) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA22,
      DOA(21) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA21,
      DOA(20) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA20,
      DOA(19) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA19,
      DOA(18) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA18,
      DOA(17) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA17,
      DOA(16) => douta(3),
      DOA(15) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA15,
      DOA(14) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA14,
      DOA(13) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA13,
      DOA(12) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA12,
      DOA(11) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA11,
      DOA(10) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA10,
      DOA(9) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA9,
      DOA(8) => douta(2),
      DOA(7) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA7,
      DOA(6) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA6,
      DOA(5) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA5,
      DOA(4) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA4,
      DOA(3) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA3,
      DOA(2) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOA2,
      DOA(1) => douta(1),
      DOA(0) => douta(0),
      DOPA(3) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA3,
      DOPA(2) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA2,
      DOPA(1) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA1,
      DOPA(0) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPA0,
      DOB(31) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB31,
      DOB(30) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB30,
      DOB(29) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB29,
      DOB(28) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB28,
      DOB(27) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB27,
      DOB(26) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB26,
      DOB(25) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB25,
      DOB(24) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB24,
      DOB(23) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB23,
      DOB(22) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB22,
      DOB(21) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB21,
      DOB(20) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB20,
      DOB(19) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB19,
      DOB(18) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB18,
      DOB(17) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB17,
      DOB(16) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB16,
      DOB(15) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB15,
      DOB(14) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB14,
      DOB(13) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB13,
      DOB(12) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB12,
      DOB(11) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB11,
      DOB(10) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB10,
      DOB(9) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB9,
      DOB(8) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB8,
      DOB(7) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB7,
      DOB(6) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB6,
      DOB(5) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB5,
      DOB(4) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB4,
      DOB(3) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB3,
      DOB(2) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB2,
      DOB(1) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB1,
      DOB(0) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOB0,
      DOPB(3) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB3,
      DOPB(2) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB2,
      DOPB(1) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB1,
      DOPB(0) => memoria_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s3_init_ram_dpram_dp36x36_ram_DOPB0
    );
  deviation_mux0005_3_50_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_mux0005_3_50_F5MUX_11702,
      O => deviation_mux0005_3_50
    );
  deviation_mux0005_3_50_F5MUX : X_MUX2
    port map (
      IA => deviation_mux0005_3_502_11692,
      IB => deviation_mux0005_3_501_11700,
      SEL => deviation_mux0005_3_50_BXINV_11694,
      O => deviation_mux0005_3_50_F5MUX_11702
    );
  deviation_mux0005_3_50_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance(5),
      O => deviation_mux0005_3_50_BXINV_11694
    );
  deviation_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_0_F5MUX_11729,
      O => deviation_0_DXMUX_11731
    );
  deviation_0_F5MUX : X_MUX2
    port map (
      IA => N55,
      IB => N56,
      SEL => deviation_0_BXINV_11722,
      O => deviation_0_F5MUX_11729
    );
  deviation_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance(5),
      O => deviation_0_BXINV_11722
    );
  deviation_0_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(21),
      O => deviation_0_CLKINVNOT
    );
  N41_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N41,
      O => N41_0
    );
  N41_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N18_pack_1,
      O => N18
    );
  counterdiv_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_mux0000(3),
      O => counterdiv_3_DXMUX_11785
    );
  counterdiv_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_mux0000_3_SW0_O_pack_2,
      O => counterdiv_mux0000_3_SW0_O
    );
  counterdiv_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_not0001_0,
      O => counterdiv_3_CLKINVNOT
    );
  N111_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N111,
      O => N111_0
    );
  N111_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_cmp_eq0000_pack_1,
      O => s_current_cmp_eq0000_5195
    );
  counter_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_mux0000(4),
      O => counter_4_DXMUX_11839
    );
  counter_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N12_pack_2,
      O => N12
    );
  counter_4_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_not0001_0,
      O => counter_4_CLKINVNOT
    );
  s_current_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_7_Q,
      O => s_current_7_DXMUX_11873
    );
  s_current_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_6_Q,
      O => s_current_7_DYMUX_11860
    );
  s_current_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_7_CLKINVNOT
    );
  s_current_81_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_not0001,
      O => counter_not0001_0
    );
  s_current_81_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_8_Q,
      O => s_current_81_DYMUX_11896
    );
  s_current_81_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_81_CLKINVNOT
    );
  s_current_23_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_23_Q,
      O => s_current_23_DYMUX_11921
    );
  s_current_23_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_23_CLKINVNOT
    );
  s_current_16_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_16_Q,
      O => s_current_16_DXMUX_11955
    );
  s_current_16_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_15_Q,
      O => s_current_16_DYMUX_11942
    );
  s_current_16_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_16_CLKINVNOT
    );
  s_current_18_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N35,
      O => s_current_18_DXMUX_11989
    );
  s_current_18_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_and0000,
      O => s_current_18_DYMUX_11976
    );
  s_current_18_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_18_CLKINVNOT
    );
  number_of_workers_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers_add0000(3),
      O => number_of_workers_3_DXMUX_12026
    );
  number_of_workers_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers_add0000(2),
      O => number_of_workers_3_DYMUX_12014
    );
  number_of_workers_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(22),
      O => number_of_workers_3_CLKINVNOT
    );
  number_of_workers_3_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers_0_0_not0000,
      O => number_of_workers_3_CEINV_12004
    );
  counterdiv_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"5454"
    )
    port map (
      ADR0 => counterdiv(0),
      ADR1 => s_current(16),
      ADR2 => s_current(6),
      ADR3 => VCC,
      O => counterdiv_mux0000(0)
    );
  counterdiv_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counterdiv_1_DYMUX_12050,
      GE => VCC,
      CLK => NlwInverterSignal_counterdiv_0_CLK,
      SET => GND,
      RST => GND,
      O => counterdiv(0)
    );
  counterdiv_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"3C28"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => counterdiv(0),
      ADR2 => counterdiv(1),
      ADR3 => s_current(6),
      O => counterdiv_mux0000(1)
    );
  counterdiv_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counterdiv_1_DXMUX_12061,
      GE => VCC,
      CLK => NlwInverterSignal_counterdiv_1_CLK,
      SET => GND,
      RST => GND,
      O => counterdiv(1)
    );
  counterdiv_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_mux0000(1),
      O => counterdiv_1_DXMUX_12061
    );
  counterdiv_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_mux0000(0),
      O => counterdiv_1_DYMUX_12050
    );
  counterdiv_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_not0001_0,
      O => counterdiv_1_CLKINVNOT
    );
  counterdiv_mux0000_4_Q : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(6),
      ADR1 => N41_0,
      ADR2 => s_current(16),
      ADR3 => VCC,
      O => counterdiv_mux0000(4)
    );
  counterdiv_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counterdiv_4_DYMUX_12083,
      GE => VCC,
      CLK => NlwInverterSignal_counterdiv_2_CLK,
      SET => GND,
      RST => GND,
      O => counterdiv(2)
    );
  counterdiv_mux0000_2_2 : X_LUT4
    generic map(
      INIT => X"C382"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => counterdiv(2),
      ADR2 => N18,
      ADR3 => s_current(6),
      O => counterdiv_mux0000(2)
    );
  counterdiv_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counterdiv_4_DXMUX_12095,
      GE => VCC,
      CLK => NlwInverterSignal_counterdiv_4_CLK,
      SET => GND,
      RST => GND,
      O => counterdiv(4)
    );
  counterdiv_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_mux0000(4),
      O => counterdiv_4_DXMUX_12095
    );
  counterdiv_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_mux0000(2),
      O => counterdiv_4_DYMUX_12083
    );
  counterdiv_4_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_not0001_0,
      O => counterdiv_4_CLKINVNOT
    );
  dividend_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(11),
      ADR2 => s_current(15),
      ADR3 => power(11),
      O => dividend_mux0000(11)
    );
  dividend_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_11_DYMUX_12118,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_10_CLK,
      SET => GND,
      RST => GND,
      O => dividend(10)
    );
  dividend_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(10),
      ADR2 => s_current(15),
      ADR3 => power(10),
      O => dividend_mux0000(10)
    );
  dividend_11 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_11_DXMUX_12129,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_11_CLK,
      SET => GND,
      RST => GND,
      O => dividend(11)
    );
  dividend_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(11),
      O => dividend_11_DXMUX_12129
    );
  dividend_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(10),
      O => dividend_11_DYMUX_12118
    );
  dividend_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_11_CLKINVNOT
    );
  dividend_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(21),
      ADR2 => s_current(15),
      ADR3 => power(21),
      O => dividend_mux0000(21)
    );
  dividend_20 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_21_DYMUX_12152,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_20_CLK,
      SET => GND,
      RST => GND,
      O => dividend(20)
    );
  dividend_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(20),
      ADR2 => s_current(15),
      ADR3 => power(20),
      O => dividend_mux0000(20)
    );
  dividend_21 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_21_DXMUX_12163,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_21_CLK,
      SET => GND,
      RST => GND,
      O => dividend(21)
    );
  dividend_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(21),
      O => dividend_21_DXMUX_12163
    );
  dividend_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(20),
      O => dividend_21_DYMUX_12152
    );
  dividend_21_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_21_CLKINVNOT
    );
  dividend_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(13),
      ADR2 => s_current(15),
      ADR3 => power(13),
      O => dividend_mux0000(13)
    );
  dividend_12 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_13_DYMUX_12186,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_12_CLK,
      SET => GND,
      RST => GND,
      O => dividend(12)
    );
  dividend_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(12),
      ADR2 => s_current(15),
      ADR3 => power(12),
      O => dividend_mux0000(12)
    );
  dividend_13 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_13_DXMUX_12197,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_13_CLK,
      SET => GND,
      RST => GND,
      O => dividend(13)
    );
  dividend_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(13),
      O => dividend_13_DXMUX_12197
    );
  dividend_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(12),
      O => dividend_13_DYMUX_12186
    );
  dividend_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_13_CLKINVNOT
    );
  dividend_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(15),
      ADR2 => s_current(15),
      ADR3 => power(15),
      O => dividend_mux0000(15)
    );
  dividend_14 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_15_DYMUX_12220,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_14_CLK,
      SET => GND,
      RST => GND,
      O => dividend(14)
    );
  dividend_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(14),
      ADR2 => s_current(15),
      ADR3 => power(14),
      O => dividend_mux0000(14)
    );
  dividend_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(15),
      O => dividend_15_DXMUX_12231
    );
  dividend_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(14),
      O => dividend_15_DYMUX_12220
    );
  dividend_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_15_CLKINVNOT
    );
  dividend_16 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_17_DYMUX_12254,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_16_CLK,
      SET => GND,
      RST => GND,
      O => dividend(16)
    );
  dividend_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(17),
      ADR2 => s_current(15),
      ADR3 => power(17),
      O => dividend_mux0000(17)
    );
  dividend_17 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_17_DXMUX_12265,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_17_CLK,
      SET => GND,
      RST => GND,
      O => dividend(17)
    );
  dividend_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(17),
      O => dividend_17_DXMUX_12265
    );
  dividend_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(16),
      O => dividend_17_DYMUX_12254
    );
  dividend_17_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_17_CLKINVNOT
    );
  dividend_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(16),
      ADR2 => s_current(15),
      ADR3 => power(16),
      O => dividend_mux0000(16)
    );
  dividend_18 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_19_DYMUX_12288,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_18_CLK,
      SET => GND,
      RST => GND,
      O => dividend(18)
    );
  dividend_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(19),
      ADR2 => s_current(15),
      ADR3 => power(19),
      O => dividend_mux0000(19)
    );
  dividend_19 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_19_DXMUX_12299,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_19_CLK,
      SET => GND,
      RST => GND,
      O => dividend(19)
    );
  dividend_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(19),
      O => dividend_19_DXMUX_12299
    );
  dividend_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(18),
      O => dividend_19_DYMUX_12288
    );
  dividend_19_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_19_CLKINVNOT
    );
  dividend_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(18),
      ADR2 => s_current(15),
      ADR3 => power(18),
      O => dividend_mux0000(18)
    );
  addra_8_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(8),
      O => addra_8_DXMUX_12333
    );
  addra_8_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(1),
      O => addra_8_DYMUX_12320
    );
  addra_8_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_not0001_0,
      O => addra_8_CLKINVNOT
    );
  addra_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(3),
      O => addra_3_DXMUX_12367
    );
  addra_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(2),
      O => addra_3_DYMUX_12354
    );
  addra_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_not0001_0,
      O => addra_3_CLKINVNOT
    );
  addra_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(5),
      O => addra_5_DXMUX_12401
    );
  addra_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(4),
      O => addra_5_DYMUX_12388
    );
  addra_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_not0001_0,
      O => addra_5_CLKINVNOT
    );
  addra_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(7),
      O => addra_7_DXMUX_12435
    );
  addra_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(6),
      O => addra_7_DYMUX_12422
    );
  addra_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_not0001_0,
      O => addra_7_CLKINVNOT
    );
  dia_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_mux0000(1),
      O => dia_1_DXMUX_12469
    );
  dia_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_mux0000(0),
      O => dia_1_DYMUX_12457
    );
  dia_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_or0000,
      O => dia_1_CLKINVNOT
    );
  dia_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_mux0000(3),
      O => dia_3_DXMUX_12503
    );
  dia_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_mux0000(2),
      O => dia_3_DYMUX_12491
    );
  dia_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_or0000,
      O => dia_3_CLKINVNOT
    );
  dia_4_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_or0000_pack_3,
      O => dia_or0000
    );
  dia_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_mux0000(4),
      O => dia_4_DYMUX_12524
    );
  dia_4_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dia_or0000,
      O => dia_4_CLKINVNOT
    );
  sub_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(1),
      O => sub_1_DXMUX_12567
    );
  sub_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(0),
      O => sub_1_DYMUX_12554
    );
  sub_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001,
      O => sub_1_CLKINVNOT
    );
  sub_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(3),
      O => sub_3_DXMUX_12601
    );
  sub_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(2),
      O => sub_3_DYMUX_12588
    );
  sub_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001,
      O => sub_3_CLKINVNOT
    );
  sub_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(5),
      O => sub_5_DXMUX_12635
    );
  sub_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(4),
      O => sub_5_DYMUX_12622
    );
  sub_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001,
      O => sub_5_CLKINVNOT
    );
  sub_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(7),
      O => sub_7_DXMUX_12669
    );
  sub_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(6),
      O => sub_7_DYMUX_12656
    );
  sub_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001,
      O => sub_7_CLKINVNOT
    );
  sub_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(9),
      O => sub_9_DXMUX_12703
    );
  sub_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(8),
      O => sub_9_DYMUX_12690
    );
  sub_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001,
      O => sub_9_CLKINVNOT
    );
  sum_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(1),
      O => sum_1_DXMUX_12737
    );
  sum_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(0),
      O => sum_1_DYMUX_12725
    );
  sum_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_1_CLKINVNOT
    );
  sum_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(3),
      O => sum_3_DXMUX_12771
    );
  sum_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(2),
      O => sum_3_DYMUX_12759
    );
  sum_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_3_CLKINVNOT
    );
  sum_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(5),
      O => sum_5_DXMUX_12805
    );
  sum_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(4),
      O => sum_5_DYMUX_12792
    );
  sum_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_5_CLKINVNOT
    );
  sum_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(7),
      O => sum_7_DXMUX_12839
    );
  sum_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(6),
      O => sum_7_DYMUX_12826
    );
  sum_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_7_CLKINVNOT
    );
  sum_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(9),
      O => sum_9_DXMUX_12873
    );
  sum_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(8),
      O => sum_9_DYMUX_12860
    );
  sum_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_9_CLKINVNOT
    );
  sub2_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(11),
      O => sub2_11_DXMUX_12907
    );
  sub2_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(10),
      O => sub2_11_DYMUX_12894
    );
  sub2_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_11_CLKINVNOT
    );
  sub2_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(21),
      O => sub2_21_DXMUX_12941
    );
  sub2_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(20),
      O => sub2_21_DYMUX_12928
    );
  sub2_21_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_21_CLKINVNOT
    );
  sub2_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(13),
      O => sub2_13_DXMUX_12975
    );
  sub2_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(12),
      O => sub2_13_DYMUX_12962
    );
  sub2_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_13_CLKINVNOT
    );
  sub2_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(15),
      O => sub2_15_DXMUX_13009
    );
  sub2_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(14),
      O => sub2_15_DYMUX_12996
    );
  sub2_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_15_CLKINVNOT
    );
  sub2_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(17),
      O => sub2_17_DXMUX_13043
    );
  sub2_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(16),
      O => sub2_17_DYMUX_13030
    );
  sub2_17_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_17_CLKINVNOT
    );
  sub2_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(19),
      O => sub2_19_DXMUX_13077
    );
  sub2_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(18),
      O => sub2_19_DYMUX_13064
    );
  sub2_19_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_19_CLKINVNOT
    );
  counter_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_mux0000(1),
      O => counter_1_DXMUX_13111
    );
  counter_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_mux0000(0),
      O => counter_1_DYMUX_13100
    );
  counter_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_not0001_0,
      O => counter_1_CLKINVNOT
    );
  counter_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_mux0000(3),
      O => counter_3_DXMUX_13145
    );
  counter_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_mux0000(2),
      O => counter_3_DYMUX_13134
    );
  counter_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counter_not0001_0,
      O => counter_3_CLKINVNOT
    );
  shortsub_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(1),
      O => shortsub_1_DXMUX_13179
    );
  shortsub_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(0),
      O => shortsub_1_DYMUX_13166
    );
  shortsub_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001,
      O => shortsub_1_CLKINVNOT
    );
  shortsub_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(3),
      O => shortsub_3_DXMUX_13213
    );
  shortsub_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(2),
      O => shortsub_3_DYMUX_13200
    );
  shortsub_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001,
      O => shortsub_3_CLKINVNOT
    );
  shortsub_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(5),
      O => shortsub_5_DXMUX_13247
    );
  shortsub_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(4),
      O => shortsub_5_DYMUX_13234
    );
  shortsub_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001,
      O => shortsub_5_CLKINVNOT
    );
  shortsub_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(7),
      O => shortsub_7_DXMUX_13281
    );
  shortsub_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(6),
      O => shortsub_7_DYMUX_13268
    );
  shortsub_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001,
      O => shortsub_7_CLKINVNOT
    );
  shortsub_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(9),
      O => shortsub_9_DXMUX_13315
    );
  shortsub_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(8),
      O => shortsub_9_DYMUX_13302
    );
  shortsub_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001,
      O => shortsub_9_CLKINVNOT
    );
  power_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(1),
      O => power_1_DXMUX_13349
    );
  power_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(0),
      O => power_1_DYMUX_13336
    );
  power_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_1_CLKINVNOT
    );
  power_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(3),
      O => power_3_DXMUX_13383
    );
  power_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(2),
      O => power_3_DYMUX_13370
    );
  power_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_3_CLKINVNOT
    );
  power_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(5)
    );
  power_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_5_DYMUX_13404,
      GE => VCC,
      CLK => NlwInverterSignal_power_4_CLK,
      SET => GND,
      RST => GND,
      O => power(4)
    );
  power_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_5_DXMUX_13417,
      GE => VCC,
      CLK => NlwInverterSignal_power_5_CLK,
      SET => GND,
      RST => GND,
      O => power(5)
    );
  power_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(5),
      O => power_5_DXMUX_13417
    );
  power_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(4),
      O => power_5_DYMUX_13404
    );
  power_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_5_CLKINVNOT
    );
  power_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(4)
    );
  power_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(7)
    );
  power_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_7_DYMUX_13438,
      GE => VCC,
      CLK => NlwInverterSignal_power_6_CLK,
      SET => GND,
      RST => GND,
      O => power(6)
    );
  power_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_7_DXMUX_13451,
      GE => VCC,
      CLK => NlwInverterSignal_power_7_CLK,
      SET => GND,
      RST => GND,
      O => power(7)
    );
  power_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(7),
      O => power_7_DXMUX_13451
    );
  power_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(6),
      O => power_7_DYMUX_13438
    );
  power_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_7_CLKINVNOT
    );
  power_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(6)
    );
  power_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(9)
    );
  power_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_9_DYMUX_13472,
      GE => VCC,
      CLK => NlwInverterSignal_power_8_CLK,
      SET => GND,
      RST => GND,
      O => power(8)
    );
  power_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_9_DXMUX_13485,
      GE => VCC,
      CLK => NlwInverterSignal_power_9_CLK,
      SET => GND,
      RST => GND,
      O => power(9)
    );
  power_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(9),
      O => power_9_DXMUX_13485
    );
  power_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(8),
      O => power_9_DYMUX_13472
    );
  power_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_9_CLKINVNOT
    );
  power_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(8)
    );
  dividend_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(1),
      ADR2 => s_current(15),
      ADR3 => power(1),
      O => dividend_mux0000(1)
    );
  dividend_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_1_DYMUX_13508,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_0_CLK,
      SET => GND,
      RST => GND,
      O => dividend(0)
    );
  dividend_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_1_DXMUX_13519,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_1_CLK,
      SET => GND,
      RST => GND,
      O => dividend(1)
    );
  dividend_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(1),
      O => dividend_1_DXMUX_13519
    );
  dividend_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(0),
      O => dividend_1_DYMUX_13508
    );
  dividend_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_1_CLKINVNOT
    );
  dividend_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(0),
      ADR2 => s_current(15),
      ADR3 => power(0),
      O => dividend_mux0000(0)
    );
  dividend_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(3),
      ADR2 => s_current(15),
      ADR3 => power(3),
      O => dividend_mux0000(3)
    );
  dividend_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_3_DYMUX_13542,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_2_CLK,
      SET => GND,
      RST => GND,
      O => dividend(2)
    );
  dividend_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_3_DXMUX_13553,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_3_CLK,
      SET => GND,
      RST => GND,
      O => dividend(3)
    );
  dividend_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(3),
      O => dividend_3_DXMUX_13553
    );
  dividend_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(2),
      O => dividend_3_DYMUX_13542
    );
  dividend_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_3_CLKINVNOT
    );
  dividend_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(2),
      ADR2 => s_current(15),
      ADR3 => power(2),
      O => dividend_mux0000(2)
    );
  dividend_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(5),
      ADR2 => s_current(15),
      ADR3 => power(5),
      O => dividend_mux0000(5)
    );
  dividend_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_5_DYMUX_13576,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_4_CLK,
      SET => GND,
      RST => GND,
      O => dividend(4)
    );
  dividend_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_5_DXMUX_13587,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_5_CLK,
      SET => GND,
      RST => GND,
      O => dividend(5)
    );
  dividend_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(5),
      O => dividend_5_DXMUX_13587
    );
  dividend_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(4),
      O => dividend_5_DYMUX_13576
    );
  dividend_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_5_CLKINVNOT
    );
  dividend_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(4),
      ADR2 => s_current(15),
      ADR3 => power(4),
      O => dividend_mux0000(4)
    );
  dividend_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(7),
      ADR2 => s_current(15),
      ADR3 => power(7),
      O => dividend_mux0000(7)
    );
  dividend_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_7_DYMUX_13610,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_6_CLK,
      SET => GND,
      RST => GND,
      O => dividend(6)
    );
  dividend_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_7_DXMUX_13621,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_7_CLK,
      SET => GND,
      RST => GND,
      O => dividend(7)
    );
  dividend_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(7),
      O => dividend_7_DXMUX_13621
    );
  dividend_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(6),
      O => dividend_7_DYMUX_13610
    );
  dividend_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_7_CLKINVNOT
    );
  dividend_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(6),
      ADR2 => s_current(15),
      ADR3 => power(6),
      O => dividend_mux0000(6)
    );
  dividend_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(9),
      O => dividend_9_DXMUX_13655
    );
  dividend_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_mux0000(8),
      O => dividend_9_DYMUX_13644
    );
  dividend_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or0000,
      O => dividend_9_CLKINVNOT
    );
  sub2_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(1),
      O => sub2_1_DXMUX_13689
    );
  sub2_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(0),
      O => sub2_1_DYMUX_13676
    );
  sub2_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_1_CLKINVNOT
    );
  sub2_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(0)
    );
  sub2_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(3),
      O => sub2_3_DXMUX_13723
    );
  sub2_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(2),
      O => sub2_3_DYMUX_13710
    );
  sub2_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_3_CLKINVNOT
    );
  sub2_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(5),
      O => sub2_5_DXMUX_13757
    );
  sub2_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(4),
      O => sub2_5_DYMUX_13744
    );
  sub2_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_5_CLKINVNOT
    );
  sub2_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(7),
      O => sub2_7_DXMUX_13791
    );
  sub2_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(6),
      O => sub2_7_DYMUX_13778
    );
  sub2_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_7_CLKINVNOT
    );
  sub2_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(9),
      O => sub2_9_DXMUX_13825
    );
  sub2_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_mux0000(8),
      O => sub2_9_DYMUX_13812
    );
  sub2_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not0001,
      O => sub2_9_CLKINVNOT
    );
  sub_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001_pack_2,
      O => sub_not0001
    );
  sub_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0002(10),
      O => sub_10_DYMUX_13847
    );
  sub_10_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_not0001,
      O => sub_10_CLKINVNOT
    );
  sum_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(11),
      O => sum_11_DXMUX_13889
    );
  sum_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(10),
      O => sum_11_DYMUX_13876
    );
  sum_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_11_CLKINVNOT
    );
  sum_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(21),
      O => sum_21_DXMUX_13923
    );
  sum_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(20),
      O => sum_21_DYMUX_13910
    );
  sum_21_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_21_CLKINVNOT
    );
  sum_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(13),
      O => sum_13_DXMUX_13957
    );
  sum_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(12),
      O => sum_13_DYMUX_13944
    );
  sum_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_13_CLKINVNOT
    );
  sum_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(15),
      O => sum_15_DXMUX_13991
    );
  sum_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(14),
      O => sum_15_DYMUX_13978
    );
  sum_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_15_CLKINVNOT
    );
  sum_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(17),
      O => sum_17_DXMUX_14025
    );
  sum_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(16),
      O => sum_17_DYMUX_14012
    );
  sum_17_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_17_CLKINVNOT
    );
  sum_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(19),
      O => sum_19_DXMUX_14059
    );
  sum_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_mux0000(18),
      O => sum_19_DYMUX_14046
    );
  sum_19_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sum_not0001,
      O => sum_19_CLKINVNOT
    );
  shortsub_10_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001_pack_2,
      O => shortsub_not0001
    );
  shortsub_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_mux0000(10),
      O => shortsub_10_DYMUX_14081
    );
  shortsub_10_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => shortsub_not0001,
      O => shortsub_10_CLKINVNOT
    );
  power_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(11),
      O => power_11_DXMUX_14123
    );
  power_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(10),
      O => power_11_DYMUX_14110
    );
  power_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_11_CLKINVNOT
    );
  power_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(21),
      O => power_21_DXMUX_14157
    );
  power_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(20),
      O => power_21_DYMUX_14144
    );
  power_21_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_21_CLKINVNOT
    );
  power_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(13),
      O => power_13_DXMUX_14191
    );
  power_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(12),
      O => power_13_DYMUX_14178
    );
  power_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_13_CLKINVNOT
    );
  power_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(15),
      O => power_15_DXMUX_14225
    );
  power_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(14),
      O => power_15_DYMUX_14212
    );
  power_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_15_CLKINVNOT
    );
  power_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(17),
      O => power_17_DXMUX_14259
    );
  power_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(16),
      O => power_17_DYMUX_14246
    );
  power_17_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_17_CLKINVNOT
    );
  power_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(19),
      O => power_19_DXMUX_14293
    );
  power_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_mux0000(18),
      O => power_19_DYMUX_14280
    );
  power_19_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not0001,
      O => power_19_CLKINVNOT
    );
  sub_mux0000_1_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000(1),
      O => sub_mux0000_1_0
    );
  sub_mux0000_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000(0),
      O => sub_mux0000_0_0
    );
  sub_mux0000_3_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000(3),
      O => sub_mux0000_3_0
    );
  sub_mux0000_3_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000(2),
      O => sub_mux0000_2_0
    );
  sub_mux0000_4_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub_mux0000(4),
      O => sub_mux0000_4_0
    );
  s_current_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_0_BXINV_14380,
      O => s_current_0_DXMUX_14390
    );
  s_current_0_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_or0000,
      O => addra_or0000_0
    );
  s_current_0_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => s_current_0_BXINV_14380
    );
  s_current_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_1_Q,
      O => s_current_0_DYMUX_14376
    );
  s_current_0_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_0_CLKINVNOT
    );
  s_current_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(2),
      O => s_current_3_DXMUX_14406
    );
  s_current_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(1),
      O => s_current_3_DYMUX_14401
    );
  s_current_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_3_CLKINVNOT
    );
  s_current_4_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(3),
      O => s_current_4_DXMUX_14431
    );
  s_current_4_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_mux0000_5_Q,
      O => s_current_4_DYMUX_14426
    );
  s_current_4_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_4_CLKINVNOT
    );
  s_current_10_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(9),
      O => s_current_10_DXMUX_14447
    );
  s_current_10_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_81,
      O => s_current_10_DYMUX_14442
    );
  s_current_10_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_10_CLKINVNOT
    );
  addra_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_not0001_14472,
      O => addra_not0001_0
    );
  addra_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N53_pack_1,
      O => N53
    );
  deviation_mux0005_2_40_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_mux0005_2_40_14496,
      O => deviation_mux0005_2_40_0
    );
  deviation_mux0005_2_40_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N51,
      O => N51_0
    );
  deviation_2_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_mux0005(1),
      O => deviation_2_DXMUX_14525
    );
  deviation_2_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_mux0005_3_79_pack_2,
      O => deviation_mux0005_3_79
    );
  deviation_2_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(21),
      O => deviation_2_CLKINVNOT
    );
  deviation_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_mux0005(2),
      O => deviation_1_DXMUX_14555
    );
  deviation_1_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N49_pack_2,
      O => N49
    );
  deviation_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(21),
      O => deviation_1_CLKINVNOT
    );
  s_current_12_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(11),
      O => s_current_12_DXMUX_14571
    );
  s_current_12_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(10),
      O => s_current_12_DYMUX_14566
    );
  s_current_12_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_12_CLKINVNOT
    );
  s_current_22_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(21),
      O => s_current_22_DXMUX_14587
    );
  s_current_22_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => s_current_22_DYMUX_14582
    );
  s_current_22_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_22_CLKINVNOT
    );
  s_current_14_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(13),
      O => s_current_14_DXMUX_14603
    );
  s_current_14_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(12),
      O => s_current_14_DYMUX_14598
    );
  s_current_14_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_14_CLKINVNOT
    );
  s_current_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(18),
      O => s_current_19_DXMUX_14640
    );
  s_current_19_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => power_not00011,
      O => power_not00011_0
    );
  s_current_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_and0000,
      O => s_current_19_DYMUX_14627
    );
  s_current_19_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current_or0000,
      O => s_current_19_CLKINVNOT
    );
  number_of_workers_0_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers(0),
      O => number_of_workers_0_DXMUX_14668
    );
  number_of_workers_0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers_add0000(1),
      O => number_of_workers_0_DYMUX_14662
    );
  number_of_workers_0_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(22),
      O => number_of_workers_0_CLKINVNOT
    );
  number_of_workers_0_CEINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers_0_0_not0000,
      O => number_of_workers_0_CEINV_14651
    );
  variance_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(1),
      O => variance_1_DXMUX_14685
    );
  variance_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(0),
      O => variance_1_DYMUX_14680
    );
  variance_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variance_1_CLKINVNOT
    );
  variance_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(3),
      O => variance_3_DXMUX_14701
    );
  variance_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(2),
      O => variance_3_DYMUX_14696
    );
  variance_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variance_3_CLKINVNOT
    );
  variance_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variance_5_DYMUX_14712,
      GE => VCC,
      CLK => NlwInverterSignal_variance_4_CLK,
      SET => GND,
      RST => GND,
      O => variance(4)
    );
  variance_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variance_5_DXMUX_14717,
      GE => VCC,
      CLK => NlwInverterSignal_variance_5_CLK,
      SET => GND,
      RST => GND,
      O => variance(5)
    );
  variance_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(5),
      O => variance_5_DXMUX_14717
    );
  variance_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(4),
      O => variance_5_DYMUX_14712
    );
  variance_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variance_5_CLKINVNOT
    );
  avg_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_1_DYMUX_14728,
      GE => VCC,
      CLK => NlwInverterSignal_avg_0_CLK,
      SET => GND,
      RST => GND,
      O => avg(0)
    );
  avg_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_1_DXMUX_14733,
      GE => VCC,
      CLK => NlwInverterSignal_avg_1_CLK,
      SET => GND,
      RST => GND,
      O => avg(1)
    );
  avg_1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(1),
      O => avg_1_DXMUX_14733
    );
  avg_1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(0),
      O => avg_1_DYMUX_14728
    );
  avg_1_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_1_CLKINVNOT
    );
  avg_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_3_DYMUX_14744,
      GE => VCC,
      CLK => NlwInverterSignal_avg_2_CLK,
      SET => GND,
      RST => GND,
      O => avg(2)
    );
  avg_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_3_DXMUX_14749,
      GE => VCC,
      CLK => NlwInverterSignal_avg_3_CLK,
      SET => GND,
      RST => GND,
      O => avg(3)
    );
  avg_3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(3),
      O => avg_3_DXMUX_14749
    );
  avg_3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(2),
      O => avg_3_DYMUX_14744
    );
  avg_3_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_3_CLKINVNOT
    );
  avg_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_5_DYMUX_14760,
      GE => VCC,
      CLK => NlwInverterSignal_avg_4_CLK,
      SET => GND,
      RST => GND,
      O => avg(4)
    );
  avg_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_5_DXMUX_14765,
      GE => VCC,
      CLK => NlwInverterSignal_avg_5_CLK,
      SET => GND,
      RST => GND,
      O => avg(5)
    );
  avg_5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(5),
      O => avg_5_DXMUX_14765
    );
  avg_5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(4),
      O => avg_5_DYMUX_14760
    );
  avg_5_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_5_CLKINVNOT
    );
  avg_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_7_DYMUX_14776,
      GE => VCC,
      CLK => NlwInverterSignal_avg_6_CLK,
      SET => GND,
      RST => GND,
      O => avg(6)
    );
  avg_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_7_DXMUX_14781,
      GE => VCC,
      CLK => NlwInverterSignal_avg_7_CLK,
      SET => GND,
      RST => GND,
      O => avg(7)
    );
  avg_7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(7),
      O => avg_7_DXMUX_14781
    );
  avg_7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(6),
      O => avg_7_DYMUX_14776
    );
  avg_7_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_7_CLKINVNOT
    );
  avg_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_9_DYMUX_14792,
      GE => VCC,
      CLK => NlwInverterSignal_avg_8_CLK,
      SET => GND,
      RST => GND,
      O => avg(8)
    );
  avg_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_9_DXMUX_14797,
      GE => VCC,
      CLK => NlwInverterSignal_avg_9_CLK,
      SET => GND,
      RST => GND,
      O => avg(9)
    );
  avg_9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(9),
      O => avg_9_DXMUX_14797
    );
  avg_9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(8),
      O => avg_9_DYMUX_14792
    );
  avg_9_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_9_CLKINVNOT
    );
  dividend_or00001 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => s_current(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => dividend_or00001_14810
    );
  dividend_or00001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend_or00001_14810,
      O => dividend_or00001_0
    );
  addra_not0001_SW0 : X_LUT4
    generic map(
      INIT => X"4447"
    )
    port map (
      ADR0 => number_of_workers_0_0_not0000,
      ADR1 => s_current(22),
      ADR2 => s_current(20),
      ADR3 => s_current(0),
      O => N36
    );
  N36_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N36,
      O => N36_0
    );
  N36_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => number_of_workers_0_0_not0000_pack_1,
      O => number_of_workers_0_0_not0000
    );
  number_of_workers_0_0_not00001 : X_LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      ADR0 => number_of_workers(0),
      ADR1 => number_of_workers(1),
      ADR2 => number_of_workers(2),
      ADR3 => number_of_workers(3),
      O => number_of_workers_0_0_not0000_pack_1
    );
  deviation_mux0005_2_12 : X_LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      ADR0 => variance(1),
      ADR1 => variance(5),
      ADR2 => variance(0),
      ADR3 => variance(3),
      O => deviation_mux0005_2_12_14846
    );
  deviation_mux0005_2_12_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation_mux0005_2_12_14846,
      O => deviation_mux0005_2_12_0
    );
  s_current_cmp_eq0000_SW0 : X_LUT4
    generic map(
      INIT => X"DDDD"
    )
    port map (
      ADR0 => counter(1),
      ADR1 => counter(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N45
    );
  N45_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N45,
      O => N45_0
    );
  N45_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N19,
      O => N19_0
    );
  counter_mux0000_3_111 : X_LUT4
    generic map(
      INIT => X"7F7F"
    )
    port map (
      ADR0 => counter(0),
      ADR1 => counter(1),
      ADR2 => counter(2),
      ADR3 => VCC,
      O => N19
    );
  counterdiv_not00011 : X_LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      ADR0 => s_current(6),
      ADR1 => s_current(16),
      ADR2 => s_current(20),
      ADR3 => N5,
      O => counterdiv_not0001
    );
  counterdiv_not0001_XUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => counterdiv_not0001,
      O => counterdiv_not0001_0
    );
  counterdiv_not0001_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N5_pack_1,
      O => N5
    );
  counterdiv_not000111 : X_LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      ADR0 => counterdiv(3),
      ADR1 => counterdiv(2),
      ADR2 => counterdiv(4),
      ADR3 => N18,
      O => N5_pack_1
    );
  avg_11 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_11_DXMUX_14909,
      GE => VCC,
      CLK => NlwInverterSignal_avg_11_CLK,
      SET => GND,
      RST => GND,
      O => avg(11)
    );
  avg_11_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(11),
      O => avg_11_DXMUX_14909
    );
  avg_11_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(10),
      O => avg_11_DYMUX_14904
    );
  avg_11_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_11_CLKINVNOT
    );
  avg_21_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(21),
      O => avg_21_DXMUX_14925
    );
  avg_21_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(20),
      O => avg_21_DYMUX_14920
    );
  avg_21_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_21_CLKINVNOT
    );
  avg_13_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(13),
      O => avg_13_DXMUX_14941
    );
  avg_13_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(12),
      O => avg_13_DYMUX_14936
    );
  avg_13_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_13_CLKINVNOT
    );
  avg_15_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(15),
      O => avg_15_DXMUX_14957
    );
  avg_15_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(14),
      O => avg_15_DYMUX_14952
    );
  avg_15_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_15_CLKINVNOT
    );
  avg_17_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(17),
      O => avg_17_DXMUX_14973
    );
  avg_17_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(16),
      O => avg_17_DYMUX_14968
    );
  avg_17_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_17_CLKINVNOT
    );
  avg_19_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(19),
      O => avg_19_DXMUX_14989
    );
  avg_19_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(18),
      O => avg_19_DYMUX_14984
    );
  avg_19_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => avg_19_CLKINVNOT
    );
  divisao_blk00000003_sig00000045_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000004a,
      O => divisao_blk00000003_sig00000045_DXMUX_15005
    );
  divisao_blk00000003_sig00000045_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000049,
      O => divisao_blk00000003_sig00000045_DYMUX_15000
    );
  divisao_blk00000003_sig00000045_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000045_CLKINV_14998
    );
  divisao_blk00000003_sig0000005b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005a,
      O => divisao_blk00000003_sig0000005b_DYMUX_15014
    );
  divisao_blk00000003_sig0000005b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000005b_CLKINV_15012
    );
  divisao_blk00000003_sig0000005d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005c,
      O => divisao_blk00000003_sig0000005d_DYMUX_15023
    );
  divisao_blk00000003_sig0000005d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000005d_CLKINV_15021
    );
  divisao_blk00000003_sig0000004c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000004b,
      O => divisao_blk00000003_sig0000004c_DYMUX_15032
    );
  divisao_blk00000003_sig0000004c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000004c_CLKINV_15030
    );
  divisao_blk00000003_sig00000073_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000072,
      O => divisao_blk00000003_sig00000073_DXMUX_15048
    );
  divisao_blk00000003_sig00000073_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000077,
      O => divisao_blk00000003_sig00000073_DYMUX_15043
    );
  divisao_blk00000003_sig00000073_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000073_CLKINV_15041
    );
  divisao_blk00000003_sig0000005f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005e,
      O => divisao_blk00000003_sig0000005f_DYMUX_15057
    );
  divisao_blk00000003_sig0000005f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000005f_CLKINV_15055
    );
  divisao_blk00000003_sig0000003b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000003a,
      O => divisao_blk00000003_sig0000003b_DYMUX_15066
    );
  divisao_blk00000003_sig0000003b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000003b_CLKINV_15064
    );
  divisao_blk00000003_sig00000075_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000078,
      O => divisao_blk00000003_sig00000075_DYMUX_15075
    );
  divisao_blk00000003_sig00000075_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000075_CLKINV_15073
    );
  divisao_blk00000003_sig00000049_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000004f,
      O => divisao_blk00000003_sig00000049_DXMUX_15091
    );
  divisao_blk00000003_sig00000049_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000004e,
      O => divisao_blk00000003_sig00000049_DYMUX_15086
    );
  divisao_blk00000003_sig00000049_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000049_CLKINV_15084
    );
  divisao_blk00000003_sig0000003d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000003c,
      O => divisao_blk00000003_sig0000003d_DYMUX_15100
    );
  divisao_blk00000003_sig0000003d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000003d_CLKINV_15098
    );
  divisao_blk00000003_sig00000083_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000083_BXINV_15115,
      O => divisao_blk00000003_sig00000083_DXMUX_15116
    );
  divisao_blk00000003_sig00000083_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => divisao_blk00000003_sig00000083_BXINV_15115
    );
  divisao_blk00000003_sig00000083_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000083_BYINV_15110,
      O => divisao_blk00000003_sig00000083_DYMUX_15111
    );
  divisao_blk00000003_sig00000083_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => divisao_blk00000003_sig00000083_BYINV_15110
    );
  divisao_blk00000003_sig00000083_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000083_CLKINV_15109
    );
  divisao_blk00000003_sig00000077_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007a,
      O => divisao_blk00000003_sig00000077_DXMUX_15132
    );
  divisao_blk00000003_sig00000077_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000079,
      O => divisao_blk00000003_sig00000077_DYMUX_15127
    );
  divisao_blk00000003_sig00000077_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000077_CLKINV_15125
    );
  divisao_blk00000003_sig0000003a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000003e,
      O => divisao_blk00000003_sig0000003a_DYMUX_15141
    );
  divisao_blk00000003_sig0000003a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000003a_CLKINV_15139
    );
  divisao_blk00000003_sig0000004a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000050,
      O => divisao_blk00000003_sig0000004a_DYMUX_15150
    );
  divisao_blk00000003_sig0000004a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000004a_CLKINV_15148
    );
  divisao_blk00000003_sig0000003c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000003f,
      O => divisao_blk00000003_sig0000003c_DYMUX_15159
    );
  divisao_blk00000003_sig0000003c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000003c_CLKINV_15157
    );
  divisao_blk00000003_sig00000093_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000008e,
      O => divisao_blk00000003_sig00000093_DXMUX_15175
    );
  divisao_blk00000003_sig00000093_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000008d,
      O => divisao_blk00000003_sig00000093_DYMUX_15170
    );
  divisao_blk00000003_sig00000093_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000093_CLKINV_15168
    );
  divisao_blk00000003_sig00000085_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000080,
      O => divisao_blk00000003_sig00000085_DXMUX_15191
    );
  divisao_blk00000003_sig00000085_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000085_BYINV_15185,
      O => divisao_blk00000003_sig00000085_DYMUX_15186
    );
  divisao_blk00000003_sig00000085_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => divisao_blk00000003_sig00000085_BYINV_15185
    );
  divisao_blk00000003_sig00000085_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000085_CLKINV_15184
    );
  divisao_blk00000003_sig00000079_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007b,
      O => divisao_blk00000003_sig00000079_DYMUX_15200
    );
  divisao_blk00000003_sig00000079_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000079_CLKINV_15198
    );
  divisao_blk00000003_sig0000004b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000051,
      O => divisao_blk00000003_sig0000004b_DYMUX_15209
    );
  divisao_blk00000003_sig0000004b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000004b_CLKINV_15207
    );
  divisao_blk00000003_sig0000007a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007c,
      O => divisao_blk00000003_sig0000007a_DYMUX_15218
    );
  divisao_blk00000003_sig0000007a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000007a_CLKINV_15216
    );
  divisao_blk00000003_sig000000a3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000009e,
      O => divisao_blk00000003_sig000000a3_DXMUX_15234
    );
  divisao_blk00000003_sig000000a3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000009d,
      O => divisao_blk00000003_sig000000a3_DYMUX_15229
    );
  divisao_blk00000003_sig000000a3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000a3_CLKINV_15227
    );
  divisao_blk00000003_sig00000095_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000090,
      O => divisao_blk00000003_sig00000095_DXMUX_15250
    );
  divisao_blk00000003_sig00000095_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000008f,
      O => divisao_blk00000003_sig00000095_DYMUX_15245
    );
  divisao_blk00000003_sig00000095_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000095_CLKINV_15243
    );
  divisao_blk00000003_sig00000087_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000082,
      O => divisao_blk00000003_sig00000087_DXMUX_15266
    );
  divisao_blk00000003_sig00000087_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000081,
      O => divisao_blk00000003_sig00000087_DYMUX_15261
    );
  divisao_blk00000003_sig00000087_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000087_CLKINV_15259
    );
  divisao_blk00000003_sig0000007c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007d,
      O => divisao_blk00000003_sig0000007c_DYMUX_15275
    );
  divisao_blk00000003_sig0000007c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000007c_CLKINV_15273
    );
  divisao_blk00000003_sig0000006b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006a,
      O => divisao_blk00000003_sig0000006b_DYMUX_15284
    );
  divisao_blk00000003_sig0000006b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000006b_CLKINV_15282
    );
  divisao_blk00000003_sig000003da_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003cd,
      O => divisao_blk00000003_sig000003da_DYMUX_15293
    );
  divisao_blk00000003_sig000003da_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003da_CLKINV_15291
    );
  divisao_blk00000003_sig0000005e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000007e,
      O => divisao_blk00000003_sig0000005e_DYMUX_15302
    );
  divisao_blk00000003_sig0000005e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000005e_CLKINV_15300
    );
  divisao_blk00000003_sig0000006d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006c,
      O => divisao_blk00000003_sig0000006d_DYMUX_15311
    );
  divisao_blk00000003_sig0000006d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000006d_CLKINV_15309
    );
  divisao_blk00000003_sig000003db_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ce,
      O => divisao_blk00000003_sig000003db_DYMUX_15320
    );
  divisao_blk00000003_sig000003db_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003db_CLKINV_15318
    );
  divisao_blk00000003_sig000000b3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ae,
      O => divisao_blk00000003_sig000000b3_DXMUX_15336
    );
  divisao_blk00000003_sig000000b3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ad,
      O => divisao_blk00000003_sig000000b3_DYMUX_15331
    );
  divisao_blk00000003_sig000000b3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000b3_CLKINV_15329
    );
  divisao_blk00000003_sig000000a5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a0,
      O => divisao_blk00000003_sig000000a5_DXMUX_15352
    );
  divisao_blk00000003_sig000000a5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000009f,
      O => divisao_blk00000003_sig000000a5_DYMUX_15347
    );
  divisao_blk00000003_sig000000a5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000a5_CLKINV_15345
    );
  divisao_blk00000003_sig00000097_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000092,
      O => divisao_blk00000003_sig00000097_DXMUX_15368
    );
  divisao_blk00000003_sig00000097_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000091,
      O => divisao_blk00000003_sig00000097_DYMUX_15363
    );
  divisao_blk00000003_sig00000097_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000097_CLKINV_15361
    );
  divisao_blk00000003_sig00000089_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000084,
      O => divisao_blk00000003_sig00000089_DXMUX_15384
    );
  divisao_blk00000003_sig00000089_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000083,
      O => divisao_blk00000003_sig00000089_DYMUX_15379
    );
  divisao_blk00000003_sig00000089_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000089_CLKINV_15377
    );
  divisao_blk00000003_sig00000061_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000060,
      O => divisao_blk00000003_sig00000061_DXMUX_15400
    );
  divisao_blk00000003_sig00000061_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006b,
      O => divisao_blk00000003_sig00000061_DYMUX_15395
    );
  divisao_blk00000003_sig00000061_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000061_CLKINV_15393
    );
  divisao_blk00000003_sig000003ea_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005d,
      O => divisao_blk00000003_sig000003ea_DYMUX_15409
    );
  divisao_blk00000003_sig000003ea_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ea_CLKINV_15407
    );
  divisao_blk00000003_sig000003dc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003cf,
      O => divisao_blk00000003_sig000003dc_DYMUX_15418
    );
  divisao_blk00000003_sig000003dc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003dc_CLKINV_15416
    );
  divisao_blk00000003_sig00000063_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000062,
      O => divisao_blk00000003_sig00000063_DXMUX_15434
    );
  divisao_blk00000003_sig00000063_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006d,
      O => divisao_blk00000003_sig00000063_DYMUX_15429
    );
  divisao_blk00000003_sig00000063_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000063_CLKINV_15427
    );
  divisao_blk00000003_sig000004cc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b8,
      O => divisao_blk00000003_sig000004cc_DYMUX_15443
    );
  divisao_blk00000003_sig000004cc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004cc_CLKINV_15441
    );
  divisao_blk00000003_sig000003f9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e5,
      O => divisao_blk00000003_sig000003f9_DXMUX_15459
    );
  divisao_blk00000003_sig000003f9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e4,
      O => divisao_blk00000003_sig000003f9_DYMUX_15454
    );
  divisao_blk00000003_sig000003f9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003f9_CLKINV_15452
    );
  divisao_blk00000003_sig000003eb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000001eb,
      O => divisao_blk00000003_sig000003eb_DYMUX_15468
    );
  divisao_blk00000003_sig000003eb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003eb_CLKINV_15466
    );
  divisao_blk00000003_sig000003dd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d0,
      O => divisao_blk00000003_sig000003dd_DYMUX_15477
    );
  divisao_blk00000003_sig000003dd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003dd_CLKINV_15475
    );
  divisao_blk00000003_sig000000c3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000be,
      O => divisao_blk00000003_sig000000c3_DXMUX_15493
    );
  divisao_blk00000003_sig000000c3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000bd,
      O => divisao_blk00000003_sig000000c3_DYMUX_15488
    );
  divisao_blk00000003_sig000000c3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000c3_CLKINV_15486
    );
  divisao_blk00000003_sig000000b5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b0,
      O => divisao_blk00000003_sig000000b5_DXMUX_15509
    );
  divisao_blk00000003_sig000000b5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000af,
      O => divisao_blk00000003_sig000000b5_DYMUX_15504
    );
  divisao_blk00000003_sig000000b5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000b5_CLKINV_15502
    );
  divisao_blk00000003_sig000000a7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a2,
      O => divisao_blk00000003_sig000000a7_DXMUX_15525
    );
  divisao_blk00000003_sig000000a7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a1,
      O => divisao_blk00000003_sig000000a7_DYMUX_15520
    );
  divisao_blk00000003_sig000000a7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000a7_CLKINV_15518
    );
  divisao_blk00000003_sig00000099_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000094,
      O => divisao_blk00000003_sig00000099_DXMUX_15541
    );
  divisao_blk00000003_sig00000099_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000093,
      O => divisao_blk00000003_sig00000099_DYMUX_15536
    );
  divisao_blk00000003_sig00000099_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000099_CLKINV_15534
    );
  divisao_blk00000003_sig0000008a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000085,
      O => divisao_blk00000003_sig0000008a_DYMUX_15550
    );
  divisao_blk00000003_sig0000008a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000008a_CLKINV_15548
    );
  divisao_blk00000003_sig000004cd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b9,
      O => divisao_blk00000003_sig000004cd_DYMUX_15559
    );
  divisao_blk00000003_sig000004cd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004cd_CLKINV_15557
    );
  divisao_blk00000003_sig0000021b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d7,
      O => divisao_blk00000003_sig0000021b_DYMUX_15568
    );
  divisao_blk00000003_sig0000021b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000021b_CLKINV_15566
    );
  divisao_blk00000003_sig000003de_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d1,
      O => divisao_blk00000003_sig000003de_DYMUX_15577
    );
  divisao_blk00000003_sig000003de_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003de_CLKINV_15575
    );
  divisao_blk00000003_sig0000008b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000086,
      O => divisao_blk00000003_sig0000008b_DYMUX_15586
    );
  divisao_blk00000003_sig0000008b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000008b_CLKINV_15584
    );
  divisao_blk00000003_sig000004dc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c8,
      O => divisao_blk00000003_sig000004dc_DYMUX_15595
    );
  divisao_blk00000003_sig000004dc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004dc_CLKINV_15593
    );
  divisao_blk00000003_sig000004ce_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ba,
      O => divisao_blk00000003_sig000004ce_DYMUX_15604
    );
  divisao_blk00000003_sig000004ce_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ce_CLKINV_15602
    );
  divisao_blk00000003_sig000003fa_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e6,
      O => divisao_blk00000003_sig000003fa_DYMUX_15613
    );
  divisao_blk00000003_sig000003fa_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003fa_CLKINV_15611
    );
  divisao_blk00000003_sig000003ec_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d8,
      O => divisao_blk00000003_sig000003ec_DYMUX_15622
    );
  divisao_blk00000003_sig000003ec_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ec_CLKINV_15620
    );
  divisao_blk00000003_sig000003df_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d2,
      O => divisao_blk00000003_sig000003df_DYMUX_15631
    );
  divisao_blk00000003_sig000003df_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003df_CLKINV_15629
    );
  divisao_blk00000003_sig000000d3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ce,
      O => divisao_blk00000003_sig000000d3_DXMUX_15647
    );
  divisao_blk00000003_sig000000d3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000cd,
      O => divisao_blk00000003_sig000000d3_DYMUX_15642
    );
  divisao_blk00000003_sig000000d3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000d3_CLKINV_15640
    );
  divisao_blk00000003_sig000000c5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c0,
      O => divisao_blk00000003_sig000000c5_DXMUX_15663
    );
  divisao_blk00000003_sig000000c5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000bf,
      O => divisao_blk00000003_sig000000c5_DYMUX_15658
    );
  divisao_blk00000003_sig000000c5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000c5_CLKINV_15656
    );
  divisao_blk00000003_sig000000b7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b2,
      O => divisao_blk00000003_sig000000b7_DXMUX_15679
    );
  divisao_blk00000003_sig000000b7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b1,
      O => divisao_blk00000003_sig000000b7_DYMUX_15674
    );
  divisao_blk00000003_sig000000b7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000b7_CLKINV_15672
    );
  divisao_blk00000003_blk00000066 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000a9_DYMUX_15690,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a9_CLKINV_15688,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a8
    );
  divisao_blk00000003_blk00000067 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a9_DXMUX_15695,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a9_CLKINV_15688,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a9
    );
  divisao_blk00000003_sig000000a9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a4,
      O => divisao_blk00000003_sig000000a9_DXMUX_15695
    );
  divisao_blk00000003_sig000000a9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a3,
      O => divisao_blk00000003_sig000000a9_DYMUX_15690
    );
  divisao_blk00000003_sig000000a9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000a9_CLKINV_15688
    );
  divisao_blk00000003_blk00000058 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000009a_DYMUX_15704,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000009a_CLKINV_15702,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000009a
    );
  divisao_blk00000003_sig0000009a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000095,
      O => divisao_blk00000003_sig0000009a_DYMUX_15704
    );
  divisao_blk00000003_sig0000009a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000009a_CLKINV_15702
    );
  divisao_blk00000003_blk00000411 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004dd_DYMUX_15713,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004dd_CLKINV_15711,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004dd
    );
  divisao_blk00000003_sig000004dd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c9,
      O => divisao_blk00000003_sig000004dd_DYMUX_15713
    );
  divisao_blk00000003_sig000004dd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004dd_CLKINV_15711
    );
  divisao_blk00000003_blk00000403 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004cf_DYMUX_15722,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004cf_CLKINV_15720,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004cf
    );
  divisao_blk00000003_sig000004cf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004bb,
      O => divisao_blk00000003_sig000004cf_DYMUX_15722
    );
  divisao_blk00000003_sig000004cf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004cf_CLKINV_15720
    );
  divisao_blk00000003_blk00000331 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000409_DYMUX_15733,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000409_CLKINV_15731,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000408
    );
  divisao_blk00000003_blk00000332 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000409_DXMUX_15738,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000409_CLKINV_15731,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000409
    );
  divisao_blk00000003_sig00000409_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f5,
      O => divisao_blk00000003_sig00000409_DXMUX_15738
    );
  divisao_blk00000003_sig00000409_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f4,
      O => divisao_blk00000003_sig00000409_DYMUX_15733
    );
  divisao_blk00000003_sig00000409_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000409_CLKINV_15731
    );
  divisao_blk00000003_blk00000323 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003fb_DYMUX_15747,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003fb_CLKINV_15745,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003fb
    );
  divisao_blk00000003_sig000003fb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e7,
      O => divisao_blk00000003_sig000003fb_DYMUX_15747
    );
  divisao_blk00000003_sig000003fb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003fb_CLKINV_15745
    );
  divisao_blk00000003_blk00000315 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ed_DYMUX_15756,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ed_CLKINV_15754,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ed
    );
  divisao_blk00000003_sig000003ed_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d9,
      O => divisao_blk00000003_sig000003ed_DYMUX_15756
    );
  divisao_blk00000003_sig000003ed_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ed_CLKINV_15754
    );
  divisao_blk00000003_blk00000307 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003e1_DYMUX_15767,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e1_CLKINV_15765,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e0
    );
  divisao_blk00000003_blk00000308 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003e1_DXMUX_15772,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e1_CLKINV_15765,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e1
    );
  divisao_blk00000003_sig000003e1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d4,
      O => divisao_blk00000003_sig000003e1_DXMUX_15772
    );
  divisao_blk00000003_sig000003e1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d3,
      O => divisao_blk00000003_sig000003e1_DYMUX_15767
    );
  divisao_blk00000003_sig000003e1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003e1_CLKINV_15765
    );
  divisao_blk00000003_blk00000059 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000009b_DYMUX_15781,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000009b_CLKINV_15779,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000009b
    );
  divisao_blk00000003_sig0000009b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000096,
      O => divisao_blk00000003_sig0000009b_DYMUX_15781
    );
  divisao_blk00000003_sig0000009b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000009b_CLKINV_15779
    );
  divisao_blk00000003_blk00000412 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004de_DYMUX_15790,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004de_CLKINV_15788,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004de
    );
  divisao_blk00000003_sig000004de_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ca,
      O => divisao_blk00000003_sig000004de_DYMUX_15790
    );
  divisao_blk00000003_sig000004de_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004de_CLKINV_15788
    );
  divisao_blk00000003_blk00000404 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d1_DYMUX_15801,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d1_CLKINV_15799,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d0
    );
  divisao_blk00000003_sig000004d1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004bd,
      O => divisao_blk00000003_sig000004d1_DXMUX_15806
    );
  divisao_blk00000003_sig000004d1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004bc,
      O => divisao_blk00000003_sig000004d1_DYMUX_15801
    );
  divisao_blk00000003_sig000004d1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004d1_CLKINV_15799
    );
  divisao_blk00000003_sig00000417_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000403,
      O => divisao_blk00000003_sig00000417_DXMUX_15822
    );
  divisao_blk00000003_sig00000417_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000402,
      O => divisao_blk00000003_sig00000417_DYMUX_15817
    );
  divisao_blk00000003_sig00000417_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000417_CLKINV_15815
    );
  divisao_blk00000003_sig000003fc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e8,
      O => divisao_blk00000003_sig000003fc_DYMUX_15831
    );
  divisao_blk00000003_sig000003fc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003fc_CLKINV_15829
    );
  divisao_blk00000003_sig000003ee_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003da,
      O => divisao_blk00000003_sig000003ee_DYMUX_15840
    );
  divisao_blk00000003_sig000003ee_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ee_CLKINV_15838
    );
  divisao_blk00000003_sig000000d5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d0,
      O => divisao_blk00000003_sig000000d5_DXMUX_15856
    );
  divisao_blk00000003_sig000000d5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000cf,
      O => divisao_blk00000003_sig000000d5_DYMUX_15851
    );
  divisao_blk00000003_sig000000d5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000d5_CLKINV_15849
    );
  divisao_blk00000003_sig000000c7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c2,
      O => divisao_blk00000003_sig000000c7_DXMUX_15872
    );
  divisao_blk00000003_sig000000c7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c1,
      O => divisao_blk00000003_sig000000c7_DYMUX_15867
    );
  divisao_blk00000003_sig000000c7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000c7_CLKINV_15865
    );
  divisao_blk00000003_sig000000b9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b4,
      O => divisao_blk00000003_sig000000b9_DXMUX_15888
    );
  divisao_blk00000003_sig000000b9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b3,
      O => divisao_blk00000003_sig000000b9_DYMUX_15883
    );
  divisao_blk00000003_sig000000b9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000b9_CLKINV_15881
    );
  divisao_blk00000003_sig000000aa_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a5,
      O => divisao_blk00000003_sig000000aa_DYMUX_15897
    );
  divisao_blk00000003_sig000000aa_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000aa_CLKINV_15895
    );
  divisao_blk00000003_sig000004df_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004cb,
      O => divisao_blk00000003_sig000004df_DYMUX_15906
    );
  divisao_blk00000003_sig000004df_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004df_CLKINV_15904
    );
  divisao_blk00000003_sig0000040a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f6,
      O => divisao_blk00000003_sig0000040a_DYMUX_15915
    );
  divisao_blk00000003_sig0000040a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000040a_CLKINV_15913
    );
  divisao_blk00000003_sig000003fd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e9,
      O => divisao_blk00000003_sig000003fd_DYMUX_15924
    );
  divisao_blk00000003_sig000003fd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003fd_CLKINV_15922
    );
  divisao_blk00000003_sig000003ef_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003db,
      O => divisao_blk00000003_sig000003ef_DYMUX_15933
    );
  divisao_blk00000003_sig000003ef_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ef_CLKINV_15931
    );
  divisao_blk00000003_sig000003e3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d6,
      O => divisao_blk00000003_sig000003e3_DXMUX_15949
    );
  divisao_blk00000003_sig000003e3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003d5,
      O => divisao_blk00000003_sig000003e3_DYMUX_15944
    );
  divisao_blk00000003_sig000003e3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003e3_CLKINV_15942
    );
  divisao_blk00000003_sig000000ab_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a6,
      O => divisao_blk00000003_sig000000ab_DYMUX_15958
    );
  divisao_blk00000003_sig000000ab_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ab_CLKINV_15956
    );
  divisao_blk00000003_sig000004e0_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000344,
      O => divisao_blk00000003_sig000004e0_DYMUX_15967
    );
  divisao_blk00000003_sig000004e0_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004e0_CLKINV_15965
    );
  divisao_blk00000003_sig000004d3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004bf,
      O => divisao_blk00000003_sig000004d3_DXMUX_15983
    );
  divisao_blk00000003_sig000004d3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004be,
      O => divisao_blk00000003_sig000004d3_DYMUX_15978
    );
  divisao_blk00000003_sig000004d3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004d3_CLKINV_15976
    );
  divisao_blk00000003_sig00000427_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000413,
      O => divisao_blk00000003_sig00000427_DXMUX_15999
    );
  divisao_blk00000003_sig00000427_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000412,
      O => divisao_blk00000003_sig00000427_DYMUX_15994
    );
  divisao_blk00000003_sig00000427_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000427_CLKINV_15992
    );
  divisao_blk00000003_sig00000419_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000405,
      O => divisao_blk00000003_sig00000419_DXMUX_16015
    );
  divisao_blk00000003_sig00000419_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000404,
      O => divisao_blk00000003_sig00000419_DYMUX_16010
    );
  divisao_blk00000003_sig00000419_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000419_CLKINV_16008
    );
  divisao_blk00000003_sig0000040b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f7,
      O => divisao_blk00000003_sig0000040b_DYMUX_16024
    );
  divisao_blk00000003_sig0000040b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000040b_CLKINV_16022
    );
  divisao_blk00000003_sig000003fe_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ea,
      O => divisao_blk00000003_sig000003fe_DYMUX_16033
    );
  divisao_blk00000003_sig000003fe_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003fe_CLKINV_16031
    );
  divisao_blk00000003_sig000003f1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003dd,
      O => divisao_blk00000003_sig000003f1_DXMUX_16049
    );
  divisao_blk00000003_sig000003f1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003dc,
      O => divisao_blk00000003_sig000003f1_DYMUX_16044
    );
  divisao_blk00000003_sig000003f1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003f1_CLKINV_16042
    );
  divisao_blk00000003_sig000000d7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d2,
      O => divisao_blk00000003_sig000000d7_DXMUX_16065
    );
  divisao_blk00000003_sig000000d7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d1,
      O => divisao_blk00000003_sig000000d7_DYMUX_16060
    );
  divisao_blk00000003_sig000000d7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000d7_CLKINV_16058
    );
  divisao_blk00000003_sig000000c9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c4,
      O => divisao_blk00000003_sig000000c9_DXMUX_16081
    );
  divisao_blk00000003_sig000000c9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c3,
      O => divisao_blk00000003_sig000000c9_DYMUX_16076
    );
  divisao_blk00000003_sig000000c9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000c9_CLKINV_16074
    );
  divisao_blk00000003_sig000000ba_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b5,
      O => divisao_blk00000003_sig000000ba_DYMUX_16090
    );
  divisao_blk00000003_sig000000ba_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ba_CLKINV_16088
    );
  divisao_blk00000003_sig0000040c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f8,
      O => divisao_blk00000003_sig0000040c_DYMUX_16099
    );
  divisao_blk00000003_sig0000040c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000040c_CLKINV_16097
    );
  divisao_blk00000003_sig000003ff_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003eb,
      O => divisao_blk00000003_sig000003ff_DYMUX_16108
    );
  divisao_blk00000003_sig000003ff_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ff_CLKINV_16106
    );
  divisao_blk00000003_sig000000bb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b6,
      O => divisao_blk00000003_sig000000bb_DYMUX_16117
    );
  divisao_blk00000003_sig000000bb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000bb_CLKINV_16115
    );
  divisao_blk00000003_sig000004d5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c1,
      O => divisao_blk00000003_sig000004d5_DXMUX_16133
    );
  divisao_blk00000003_sig000004d5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c0,
      O => divisao_blk00000003_sig000004d5_DYMUX_16128
    );
  divisao_blk00000003_sig000004d5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004d5_CLKINV_16126
    );
  divisao_blk00000003_sig00000429_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000415,
      O => divisao_blk00000003_sig00000429_DXMUX_16149
    );
  divisao_blk00000003_sig00000429_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000414,
      O => divisao_blk00000003_sig00000429_DYMUX_16144
    );
  divisao_blk00000003_sig00000429_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000429_CLKINV_16142
    );
  divisao_blk00000003_sig0000041a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000406,
      O => divisao_blk00000003_sig0000041a_DYMUX_16158
    );
  divisao_blk00000003_sig0000041a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000041a_CLKINV_16156
    );
  divisao_blk00000003_sig0000040d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f9,
      O => divisao_blk00000003_sig0000040d_DYMUX_16167
    );
  divisao_blk00000003_sig0000040d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000040d_CLKINV_16165
    );
  divisao_blk00000003_sig00000401_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ed,
      O => divisao_blk00000003_sig00000401_DXMUX_16183
    );
  divisao_blk00000003_sig00000401_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000206,
      O => divisao_blk00000003_sig00000401_DYMUX_16178
    );
  divisao_blk00000003_sig00000401_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000401_CLKINV_16176
    );
  divisao_blk00000003_sig00000361_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000010c,
      O => divisao_blk00000003_sig00000361_DXMUX_16199
    );
  divisao_blk00000003_sig00000361_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000010b,
      O => divisao_blk00000003_sig00000361_DYMUX_16194
    );
  divisao_blk00000003_sig00000361_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000361_CLKINV_16192
    );
  divisao_blk00000003_sig000000d9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d4,
      O => divisao_blk00000003_sig000000d9_DXMUX_16215
    );
  divisao_blk00000003_sig000000d9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d3,
      O => divisao_blk00000003_sig000000d9_DYMUX_16210
    );
  divisao_blk00000003_sig000000d9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000d9_CLKINV_16208
    );
  divisao_blk00000003_sig000000ca_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c5,
      O => divisao_blk00000003_sig000000ca_DYMUX_16224
    );
  divisao_blk00000003_sig000000ca_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ca_CLKINV_16222
    );
  divisao_blk00000003_sig00000437_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000423,
      O => divisao_blk00000003_sig00000437_DXMUX_16240
    );
  divisao_blk00000003_sig00000437_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000422,
      O => divisao_blk00000003_sig00000437_DYMUX_16235
    );
  divisao_blk00000003_sig00000437_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000437_CLKINV_16233
    );
  divisao_blk00000003_sig0000041b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000407,
      O => divisao_blk00000003_sig0000041b_DYMUX_16249
    );
  divisao_blk00000003_sig0000041b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000041b_CLKINV_16247
    );
  divisao_blk00000003_sig0000040e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003fa,
      O => divisao_blk00000003_sig0000040e_DYMUX_16258
    );
  divisao_blk00000003_sig0000040e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000040e_CLKINV_16256
    );
  divisao_blk00000003_sig000000cb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c6,
      O => divisao_blk00000003_sig000000cb_DYMUX_16267
    );
  divisao_blk00000003_sig000000cb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000cb_CLKINV_16265
    );
  divisao_blk00000003_sig00000445_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000431,
      O => divisao_blk00000003_sig00000445_DXMUX_16283
    );
  divisao_blk00000003_sig00000445_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000430,
      O => divisao_blk00000003_sig00000445_DYMUX_16278
    );
  divisao_blk00000003_sig00000445_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000445_CLKINV_16276
    );
  divisao_blk00000003_sig0000042a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000023c,
      O => divisao_blk00000003_sig0000042a_DYMUX_16292
    );
  divisao_blk00000003_sig0000042a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000042a_CLKINV_16290
    );
  divisao_blk00000003_sig0000041c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000408,
      O => divisao_blk00000003_sig0000041c_DYMUX_16301
    );
  divisao_blk00000003_sig0000041c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000041c_CLKINV_16299
    );
  divisao_blk00000003_sig0000040f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003fb,
      O => divisao_blk00000003_sig0000040f_DYMUX_16310
    );
  divisao_blk00000003_sig0000040f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000040f_CLKINV_16308
    );
  divisao_blk00000003_sig00000371_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000011c,
      O => divisao_blk00000003_sig00000371_DXMUX_16326
    );
  divisao_blk00000003_sig00000371_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000011b,
      O => divisao_blk00000003_sig00000371_DYMUX_16321
    );
  divisao_blk00000003_sig00000371_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000371_CLKINV_16319
    );
  divisao_blk00000003_sig00000363_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000010e,
      O => divisao_blk00000003_sig00000363_DXMUX_16342
    );
  divisao_blk00000003_sig00000363_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000010d,
      O => divisao_blk00000003_sig00000363_DYMUX_16337
    );
  divisao_blk00000003_sig00000363_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000363_CLKINV_16335
    );
  divisao_blk00000003_sig000000da_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d5,
      O => divisao_blk00000003_sig000000da_DYMUX_16351
    );
  divisao_blk00000003_sig000000da_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000da_CLKINV_16349
    );
  divisao_blk00000003_sig00000439_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000425,
      O => divisao_blk00000003_sig00000439_DXMUX_16367
    );
  divisao_blk00000003_sig00000439_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000424,
      O => divisao_blk00000003_sig00000439_DYMUX_16362
    );
  divisao_blk00000003_sig00000439_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000439_CLKINV_16360
    );
  divisao_blk00000003_sig0000026c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000416,
      O => divisao_blk00000003_sig0000026c_DYMUX_16376
    );
  divisao_blk00000003_sig0000026c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000026c_CLKINV_16374
    );
  divisao_blk00000003_sig0000041d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000409,
      O => divisao_blk00000003_sig0000041d_DYMUX_16385
    );
  divisao_blk00000003_sig0000041d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000041d_CLKINV_16383
    );
  divisao_blk00000003_sig00000411_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003fd,
      O => divisao_blk00000003_sig00000411_DXMUX_16401
    );
  divisao_blk00000003_sig00000411_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003fc,
      O => divisao_blk00000003_sig00000411_DYMUX_16396
    );
  divisao_blk00000003_sig00000411_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000411_CLKINV_16394
    );
  divisao_blk00000003_sig000000db_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d6,
      O => divisao_blk00000003_sig000000db_DYMUX_16410
    );
  divisao_blk00000003_sig000000db_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000db_CLKINV_16408
    );
  divisao_blk00000003_sig00000455_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000448,
      O => divisao_blk00000003_sig00000455_DXMUX_16426
    );
  divisao_blk00000003_sig00000455_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000272,
      O => divisao_blk00000003_sig00000455_DYMUX_16421
    );
  divisao_blk00000003_sig00000455_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000455_CLKINV_16419
    );
  divisao_blk00000003_sig00000447_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000433,
      O => divisao_blk00000003_sig00000447_DXMUX_16442
    );
  divisao_blk00000003_sig00000447_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000432,
      O => divisao_blk00000003_sig00000447_DYMUX_16437
    );
  divisao_blk00000003_sig00000447_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000447_CLKINV_16435
    );
  divisao_blk00000003_sig0000042b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000417,
      O => divisao_blk00000003_sig0000042b_DYMUX_16451
    );
  divisao_blk00000003_sig0000042b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000042b_CLKINV_16449
    );
  divisao_blk00000003_sig0000041e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000040a,
      O => divisao_blk00000003_sig0000041e_DYMUX_16460
    );
  divisao_blk00000003_sig0000041e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000041e_CLKINV_16458
    );
  divisao_blk00000003_sig00000373_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000011e,
      O => divisao_blk00000003_sig00000373_DXMUX_16476
    );
  divisao_blk00000003_sig00000373_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000011d,
      O => divisao_blk00000003_sig00000373_DYMUX_16471
    );
  divisao_blk00000003_sig00000373_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000373_CLKINV_16469
    );
  divisao_blk00000003_sig00000365_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000110,
      O => divisao_blk00000003_sig00000365_DXMUX_16492
    );
  divisao_blk00000003_sig00000365_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000010f,
      O => divisao_blk00000003_sig00000365_DYMUX_16487
    );
  divisao_blk00000003_sig00000365_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000365_CLKINV_16485
    );
  divisao_blk00000003_sig000002a2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000440,
      O => divisao_blk00000003_sig000002a2_DYMUX_16501
    );
  divisao_blk00000003_sig000002a2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000002a2_CLKINV_16499
    );
  divisao_blk00000003_sig0000043a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000426,
      O => divisao_blk00000003_sig0000043a_DYMUX_16510
    );
  divisao_blk00000003_sig0000043a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000043a_CLKINV_16508
    );
  divisao_blk00000003_sig0000042c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000418,
      O => divisao_blk00000003_sig0000042c_DYMUX_16519
    );
  divisao_blk00000003_sig0000042c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000042c_CLKINV_16517
    );
  divisao_blk00000003_sig0000041f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000040b,
      O => divisao_blk00000003_sig0000041f_DYMUX_16528
    );
  divisao_blk00000003_sig0000041f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000041f_CLKINV_16526
    );
  divisao_blk00000003_sig0000045c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000044f,
      O => divisao_blk00000003_sig0000045c_DYMUX_16537
    );
  divisao_blk00000003_sig0000045c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000045c_CLKINV_16535
    );
  divisao_blk00000003_sig0000005a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000441,
      O => divisao_blk00000003_sig0000005a_DYMUX_16546
    );
  divisao_blk00000003_sig0000005a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000005a_CLKINV_16544
    );
  divisao_blk00000003_sig00000449_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000435,
      O => divisao_blk00000003_sig00000449_DXMUX_16562
    );
  divisao_blk00000003_sig00000449_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000434,
      O => divisao_blk00000003_sig00000449_DYMUX_16557
    );
  divisao_blk00000003_sig00000449_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000449_CLKINV_16555
    );
  divisao_blk00000003_sig0000043b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000427,
      O => divisao_blk00000003_sig0000043b_DYMUX_16571
    );
  divisao_blk00000003_sig0000043b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000043b_CLKINV_16569
    );
  divisao_blk00000003_blk00000358 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000042d_DYMUX_16580,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000042d_CLKINV_16578,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000042d
    );
  divisao_blk00000003_sig0000042d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000419,
      O => divisao_blk00000003_sig0000042d_DYMUX_16580
    );
  divisao_blk00000003_sig0000042d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000042d_CLKINV_16578
    );
  divisao_blk00000003_blk00000294 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000163_DYMUX_16589,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000163_CLKINV_16587,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000163
    );
  divisao_blk00000003_sig00000163_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000360,
      O => divisao_blk00000003_sig00000163_DYMUX_16589
    );
  divisao_blk00000003_sig00000163_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000163_CLKINV_16587
    );
  divisao_blk00000003_blk00000286 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000367_DYMUX_16600,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000367_CLKINV_16598,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000366
    );
  divisao_blk00000003_blk00000287 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000367_DXMUX_16605,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000367_CLKINV_16598,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000367
    );
  divisao_blk00000003_sig00000367_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000112,
      O => divisao_blk00000003_sig00000367_DXMUX_16605
    );
  divisao_blk00000003_sig00000367_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000111,
      O => divisao_blk00000003_sig00000367_DYMUX_16600
    );
  divisao_blk00000003_sig00000367_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000367_CLKINV_16598
    );
  divisao_blk00000003_blk00000391 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000045d_DYMUX_16614,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000045d_CLKINV_16612,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000045d
    );
  divisao_blk00000003_sig0000045d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000450,
      O => divisao_blk00000003_sig0000045d_DYMUX_16614
    );
  divisao_blk00000003_sig0000045d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000045d_CLKINV_16612
    );
  divisao_blk00000003_blk00000367 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000043c_DYMUX_16623,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000043c_CLKINV_16621,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000043c
    );
  divisao_blk00000003_sig0000043c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000428,
      O => divisao_blk00000003_sig0000043c_DYMUX_16623
    );
  divisao_blk00000003_sig0000043c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000043c_CLKINV_16621
    );
  divisao_blk00000003_blk00000359 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000042e_DYMUX_16632,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000042e_CLKINV_16630,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000042e
    );
  divisao_blk00000003_sig0000042e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000041a,
      O => divisao_blk00000003_sig0000042e_DYMUX_16632
    );
  divisao_blk00000003_sig0000042e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000042e_CLKINV_16630
    );
  divisao_blk00000003_blk00000295 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000375_DYMUX_16643,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000375_CLKINV_16641,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000374
    );
  divisao_blk00000003_blk00000296 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000375_DXMUX_16648,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000375_CLKINV_16641,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000375
    );
  divisao_blk00000003_sig00000375_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000362,
      O => divisao_blk00000003_sig00000375_DXMUX_16648
    );
  divisao_blk00000003_sig00000375_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000361,
      O => divisao_blk00000003_sig00000375_DYMUX_16643
    );
  divisao_blk00000003_sig00000375_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000375_CLKINV_16641
    );
  divisao_blk00000003_blk00000392 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000045e_DYMUX_16657,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000045e_CLKINV_16655,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000045e
    );
  divisao_blk00000003_sig0000045e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000451,
      O => divisao_blk00000003_sig0000045e_DYMUX_16657
    );
  divisao_blk00000003_sig0000045e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000045e_CLKINV_16655
    );
  divisao_blk00000003_blk00000384 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000059_DYMUX_16668,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000059_CLKINV_16666,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000058
    );
  divisao_blk00000003_blk00000383 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000059_DXMUX_16673,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000059_CLKINV_16666,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000059
    );
  divisao_blk00000003_sig00000059_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000442,
      O => divisao_blk00000003_sig00000059_DXMUX_16673
    );
  divisao_blk00000003_sig00000059_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000443,
      O => divisao_blk00000003_sig00000059_DYMUX_16668
    );
  divisao_blk00000003_sig00000059_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000059_CLKINV_16666
    );
  divisao_blk00000003_blk00000376 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000044a_DYMUX_16682,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000044a_CLKINV_16680,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000044a
    );
  divisao_blk00000003_sig0000044a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000436,
      O => divisao_blk00000003_sig0000044a_DYMUX_16682
    );
  divisao_blk00000003_sig0000044a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000044a_CLKINV_16680
    );
  divisao_blk00000003_blk00000368 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000043d_DYMUX_16691,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000043d_CLKINV_16689,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000043d
    );
  divisao_blk00000003_sig0000043d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000429,
      O => divisao_blk00000003_sig0000043d_DYMUX_16691
    );
  divisao_blk00000003_sig0000043d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000043d_CLKINV_16689
    );
  divisao_blk00000003_sig00000369_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000114,
      O => divisao_blk00000003_sig00000369_DXMUX_16707
    );
  divisao_blk00000003_sig00000369_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000113,
      O => divisao_blk00000003_sig00000369_DYMUX_16702
    );
  divisao_blk00000003_sig00000369_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000369_CLKINV_16700
    );
  divisao_blk00000003_sig0000045f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000452,
      O => divisao_blk00000003_sig0000045f_DYMUX_16716
    );
  divisao_blk00000003_sig0000045f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000045f_CLKINV_16714
    );
  divisao_blk00000003_sig0000044b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000437,
      O => divisao_blk00000003_sig0000044b_DYMUX_16725
    );
  divisao_blk00000003_sig0000044b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000044b_CLKINV_16723
    );
  divisao_blk00000003_sig0000043e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000042a,
      O => divisao_blk00000003_sig0000043e_DYMUX_16734
    );
  divisao_blk00000003_sig0000043e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000043e_CLKINV_16732
    );
  divisao_blk00000003_sig00000377_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000364,
      O => divisao_blk00000003_sig00000377_DXMUX_16750
    );
  divisao_blk00000003_sig00000377_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000363,
      O => divisao_blk00000003_sig00000377_DYMUX_16745
    );
  divisao_blk00000003_sig00000377_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000377_CLKINV_16743
    );
  divisao_blk00000003_sig00000461_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000454,
      O => divisao_blk00000003_sig00000461_DXMUX_16766
    );
  divisao_blk00000003_sig00000461_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000453,
      O => divisao_blk00000003_sig00000461_DYMUX_16761
    );
  divisao_blk00000003_sig00000461_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000461_CLKINV_16759
    );
  divisao_blk00000003_sig00000057_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000444,
      O => divisao_blk00000003_sig00000057_DXMUX_16782
    );
  divisao_blk00000003_sig00000057_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000445,
      O => divisao_blk00000003_sig00000057_DYMUX_16777
    );
  divisao_blk00000003_sig00000057_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000057_CLKINV_16775
    );
  divisao_blk00000003_sig0000044c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000438,
      O => divisao_blk00000003_sig0000044c_DYMUX_16791
    );
  divisao_blk00000003_sig0000044c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000044c_CLKINV_16789
    );
  divisao_blk00000003_sig0000044d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000439,
      O => divisao_blk00000003_sig0000044d_DYMUX_16800
    );
  divisao_blk00000003_sig0000044d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000044d_CLKINV_16798
    );
  divisao_blk00000003_sig00000379_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000366,
      O => divisao_blk00000003_sig00000379_DXMUX_16816
    );
  divisao_blk00000003_sig00000379_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000365,
      O => divisao_blk00000003_sig00000379_DYMUX_16811
    );
  divisao_blk00000003_sig00000379_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000379_CLKINV_16809
    );
  divisao_blk00000003_sig00000463_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000455,
      O => divisao_blk00000003_sig00000463_DXMUX_16832
    );
  divisao_blk00000003_sig00000463_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000028d,
      O => divisao_blk00000003_sig00000463_DYMUX_16827
    );
  divisao_blk00000003_sig00000463_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000463_CLKINV_16825
    );
  divisao_blk00000003_sig00000055_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000446,
      O => divisao_blk00000003_sig00000055_DXMUX_16848
    );
  divisao_blk00000003_sig00000055_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000447,
      O => divisao_blk00000003_sig00000055_DYMUX_16843
    );
  divisao_blk00000003_sig00000055_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000055_CLKINV_16841
    );
  divisao_blk00000003_sig00000465_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000457,
      O => divisao_blk00000003_sig00000465_DXMUX_16864
    );
  divisao_blk00000003_sig00000465_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000456,
      O => divisao_blk00000003_sig00000465_DYMUX_16859
    );
  divisao_blk00000003_sig00000465_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000465_CLKINV_16857
    );
  divisao_blk00000003_sig0000003e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000042,
      O => divisao_blk00000003_sig0000003e_DYMUX_16873
    );
  divisao_blk00000003_sig0000003e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000003e_CLKINV_16871
    );
  divisao_blk00000003_sig0000004d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000054,
      O => divisao_blk00000003_sig0000004d_DYMUX_16882
    );
  divisao_blk00000003_sig0000004d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000004d_CLKINV_16880
    );
  divisao_blk00000003_sig0000003f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000043,
      O => divisao_blk00000003_sig0000003f_DYMUX_16891
    );
  divisao_blk00000003_sig0000003f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000003f_CLKINV_16889
    );
  divisao_blk00000003_sig0000004e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000055,
      O => divisao_blk00000003_sig0000004e_DYMUX_16900
    );
  divisao_blk00000003_sig0000004e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000004e_CLKINV_16898
    );
  divisao_blk00000003_sig00000041_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000040,
      O => divisao_blk00000003_sig00000041_DXMUX_16916
    );
  divisao_blk00000003_sig00000041_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000044,
      O => divisao_blk00000003_sig00000041_DYMUX_16911
    );
  divisao_blk00000003_sig00000041_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000041_CLKINV_16909
    );
  divisao_blk00000003_sig0000006f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006e,
      O => divisao_blk00000003_sig0000006f_DYMUX_16925
    );
  divisao_blk00000003_sig0000006f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000006f_CLKINV_16923
    );
  divisao_blk00000003_sig0000004f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000056,
      O => divisao_blk00000003_sig0000004f_DYMUX_16934
    );
  divisao_blk00000003_sig0000004f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000004f_CLKINV_16932
    );
  divisao_blk00000003_sig00000047_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000004d,
      O => divisao_blk00000003_sig00000047_DXMUX_16950
    );
  divisao_blk00000003_sig00000047_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000045,
      O => divisao_blk00000003_sig00000047_DYMUX_16945
    );
  divisao_blk00000003_sig00000047_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000047_CLKINV_16943
    );
  divisao_blk00000003_sig00000051_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000058,
      O => divisao_blk00000003_sig00000051_DXMUX_16966
    );
  divisao_blk00000003_sig00000051_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000057,
      O => divisao_blk00000003_sig00000051_DYMUX_16961
    );
  divisao_blk00000003_sig00000051_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000051_CLKINV_16959
    );
  divisao_blk00000003_sig00000043_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000048,
      O => divisao_blk00000003_sig00000043_DXMUX_16982
    );
  divisao_blk00000003_sig00000043_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000047,
      O => divisao_blk00000003_sig00000043_DYMUX_16977
    );
  divisao_blk00000003_sig00000043_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000043_CLKINV_16975
    );
  divisao_blk00000003_sig00000065_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000064,
      O => divisao_blk00000003_sig00000065_DXMUX_16998
    );
  divisao_blk00000003_sig00000065_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000006f,
      O => divisao_blk00000003_sig00000065_DYMUX_16993
    );
  divisao_blk00000003_sig00000065_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000065_CLKINV_16991
    );
  divisao_blk00000003_sig00000067_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000066,
      O => divisao_blk00000003_sig00000067_DXMUX_17014
    );
  divisao_blk00000003_sig00000067_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000071,
      O => divisao_blk00000003_sig00000067_DYMUX_17009
    );
  divisao_blk00000003_sig00000067_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000067_CLKINV_17007
    );
  divisao_blk00000003_sig0000006c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000074,
      O => divisao_blk00000003_sig0000006c_DYMUX_17023
    );
  divisao_blk00000003_sig0000006c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000006c_CLKINV_17021
    );
  divisao_blk00000003_sig00000053_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000052,
      O => divisao_blk00000003_sig00000053_DXMUX_17039
    );
  divisao_blk00000003_sig00000053_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000059,
      O => divisao_blk00000003_sig00000053_DYMUX_17034
    );
  divisao_blk00000003_sig00000053_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000053_CLKINV_17032
    );
  divisao_blk00000003_sig0000008c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000087,
      O => divisao_blk00000003_sig0000008c_DYMUX_17048
    );
  divisao_blk00000003_sig0000008c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000008c_CLKINV_17046
    );
  divisao_blk00000003_sig00000069_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000068,
      O => divisao_blk00000003_sig00000069_DXMUX_17064
    );
  divisao_blk00000003_sig00000069_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000073,
      O => divisao_blk00000003_sig00000069_DYMUX_17059
    );
  divisao_blk00000003_sig00000069_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000069_CLKINV_17057
    );
  divisao_blk00000003_sig0000006e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000075,
      O => divisao_blk00000003_sig0000006e_DYMUX_17073
    );
  divisao_blk00000003_sig0000006e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000006e_CLKINV_17071
    );
  divisao_blk00000003_sig0000008d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000088,
      O => divisao_blk00000003_sig0000008d_DYMUX_17082
    );
  divisao_blk00000003_sig0000008d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000008d_CLKINV_17080
    );
  divisao_blk00000003_sig0000007f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000003b,
      O => divisao_blk00000003_sig0000007f_DYMUX_17091
    );
  divisao_blk00000003_sig0000007f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000007f_CLKINV_17089
    );
  divisao_blk00000003_sig00000071_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000070,
      O => divisao_blk00000003_sig00000071_DXMUX_17107
    );
  divisao_blk00000003_sig00000071_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000076,
      O => divisao_blk00000003_sig00000071_DYMUX_17102
    );
  divisao_blk00000003_sig00000071_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000071_CLKINV_17100
    );
  divisao_blk00000003_sig0000009c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000097,
      O => divisao_blk00000003_sig0000009c_DYMUX_17116
    );
  divisao_blk00000003_sig0000009c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000009c_CLKINV_17114
    );
  divisao_blk00000003_sig0000008e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000089,
      O => divisao_blk00000003_sig0000008e_DYMUX_17125
    );
  divisao_blk00000003_sig0000008e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000008e_CLKINV_17123
    );
  divisao_blk00000003_sig00000081_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000081_BXINV_17140,
      O => divisao_blk00000003_sig00000081_DXMUX_17141
    );
  divisao_blk00000003_sig00000081_BXINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '1',
      O => divisao_blk00000003_sig00000081_BXINV_17140
    );
  divisao_blk00000003_sig00000081_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000081_BYINV_17135,
      O => divisao_blk00000003_sig00000081_DYMUX_17136
    );
  divisao_blk00000003_sig00000081_BYINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => divisao_blk00000003_sig00000081_BYINV_17135
    );
  divisao_blk00000003_sig00000081_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000081_CLKINV_17134
    );
  divisao_blk00000003_sig0000009d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000098,
      O => divisao_blk00000003_sig0000009d_DYMUX_17150
    );
  divisao_blk00000003_sig0000009d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000009d_CLKINV_17148
    );
  divisao_blk00000003_sig0000008f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000008a,
      O => divisao_blk00000003_sig0000008f_DYMUX_17159
    );
  divisao_blk00000003_sig0000008f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000008f_CLKINV_17157
    );
  divisao_blk00000003_sig000000ac_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a7,
      O => divisao_blk00000003_sig000000ac_DYMUX_17168
    );
  divisao_blk00000003_sig000000ac_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ac_CLKINV_17166
    );
  divisao_blk00000003_sig0000009e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000099,
      O => divisao_blk00000003_sig0000009e_DYMUX_17177
    );
  divisao_blk00000003_sig0000009e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000009e_CLKINV_17175
    );
  divisao_blk00000003_sig00000091_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000008c,
      O => divisao_blk00000003_sig00000091_DXMUX_17193
    );
  divisao_blk00000003_sig00000091_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000008b,
      O => divisao_blk00000003_sig00000091_DYMUX_17188
    );
  divisao_blk00000003_sig00000091_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000091_CLKINV_17186
    );
  divisao_blk00000003_sig000003e5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000067,
      O => divisao_blk00000003_sig000003e5_DXMUX_17209
    );
  divisao_blk00000003_sig000003e5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000069,
      O => divisao_blk00000003_sig000003e5_DYMUX_17204
    );
  divisao_blk00000003_sig000003e5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003e5_CLKINV_17202
    );
  divisao_blk00000003_sig000000ad_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a8,
      O => divisao_blk00000003_sig000000ad_DYMUX_17218
    );
  divisao_blk00000003_sig000000ad_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ad_CLKINV_17216
    );
  divisao_blk00000003_sig0000009f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000009a,
      O => divisao_blk00000003_sig0000009f_DYMUX_17227
    );
  divisao_blk00000003_sig0000009f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000009f_CLKINV_17225
    );
  divisao_blk00000003_sig000003f3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003df,
      O => divisao_blk00000003_sig000003f3_DXMUX_17243
    );
  divisao_blk00000003_sig000003f3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003de,
      O => divisao_blk00000003_sig000003f3_DYMUX_17238
    );
  divisao_blk00000003_sig000003f3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003f3_CLKINV_17236
    );
  divisao_blk00000003_sig000000bc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b7,
      O => divisao_blk00000003_sig000000bc_DYMUX_17252
    );
  divisao_blk00000003_sig000000bc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000bc_CLKINV_17250
    );
  divisao_blk00000003_sig000000ae_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000a9,
      O => divisao_blk00000003_sig000000ae_DYMUX_17261
    );
  divisao_blk00000003_sig000000ae_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ae_CLKINV_17259
    );
  divisao_blk00000003_sig000000a1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000009c,
      O => divisao_blk00000003_sig000000a1_DXMUX_17277
    );
  divisao_blk00000003_sig000000a1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000009b,
      O => divisao_blk00000003_sig000000a1_DYMUX_17272
    );
  divisao_blk00000003_sig000000a1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000a1_CLKINV_17270
    );
  divisao_blk00000003_sig000003e7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000063,
      O => divisao_blk00000003_sig000003e7_DXMUX_17293
    );
  divisao_blk00000003_sig000003e7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000065,
      O => divisao_blk00000003_sig000003e7_DYMUX_17288
    );
  divisao_blk00000003_sig000003e7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003e7_CLKINV_17286
    );
  divisao_blk00000003_sig000000bd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b8,
      O => divisao_blk00000003_sig000000bd_DYMUX_17302
    );
  divisao_blk00000003_sig000000bd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000bd_CLKINV_17300
    );
  divisao_blk00000003_sig000000af_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000aa,
      O => divisao_blk00000003_sig000000af_DYMUX_17311
    );
  divisao_blk00000003_sig000000af_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000af_CLKINV_17309
    );
  divisao_blk00000003_sig000004d7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c3,
      O => divisao_blk00000003_sig000004d7_DXMUX_17327
    );
  divisao_blk00000003_sig000004d7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c2,
      O => divisao_blk00000003_sig000004d7_DYMUX_17322
    );
  divisao_blk00000003_sig000004d7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004d7_CLKINV_17320
    );
  divisao_blk00000003_sig000003f5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e1,
      O => divisao_blk00000003_sig000003f5_DXMUX_17343
    );
  divisao_blk00000003_sig000003f5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e0,
      O => divisao_blk00000003_sig000003f5_DYMUX_17338
    );
  divisao_blk00000003_sig000003f5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003f5_CLKINV_17336
    );
  divisao_blk00000003_sig000000cc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c7,
      O => divisao_blk00000003_sig000000cc_DYMUX_17352
    );
  divisao_blk00000003_sig000000cc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000cc_CLKINV_17350
    );
  divisao_blk00000003_sig000000be_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000b9,
      O => divisao_blk00000003_sig000000be_DYMUX_17361
    );
  divisao_blk00000003_sig000000be_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000be_CLKINV_17359
    );
  divisao_blk00000003_sig000000b1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ac,
      O => divisao_blk00000003_sig000000b1_DXMUX_17377
    );
  divisao_blk00000003_sig000000b1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ab,
      O => divisao_blk00000003_sig000000b1_DYMUX_17372
    );
  divisao_blk00000003_sig000000b1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000b1_CLKINV_17370
    );
  divisao_blk00000003_sig00000403_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ef,
      O => divisao_blk00000003_sig00000403_DXMUX_17393
    );
  divisao_blk00000003_sig00000403_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ee,
      O => divisao_blk00000003_sig00000403_DYMUX_17388
    );
  divisao_blk00000003_sig00000403_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000403_CLKINV_17386
    );
  divisao_blk00000003_sig000003e9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000005f,
      O => divisao_blk00000003_sig000003e9_DXMUX_17409
    );
  divisao_blk00000003_sig000003e9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000061,
      O => divisao_blk00000003_sig000003e9_DYMUX_17404
    );
  divisao_blk00000003_sig000003e9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003e9_CLKINV_17402
    );
  divisao_blk00000003_sig000000cd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c8,
      O => divisao_blk00000003_sig000000cd_DYMUX_17418
    );
  divisao_blk00000003_sig000000cd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000cd_CLKINV_17416
    );
  divisao_blk00000003_sig000000bf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ba,
      O => divisao_blk00000003_sig000000bf_DYMUX_17427
    );
  divisao_blk00000003_sig000000bf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000bf_CLKINV_17425
    );
  divisao_blk00000003_sig000004d9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c5,
      O => divisao_blk00000003_sig000004d9_DXMUX_17443
    );
  divisao_blk00000003_sig000004d9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c4,
      O => divisao_blk00000003_sig000004d9_DYMUX_17438
    );
  divisao_blk00000003_sig000004d9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004d9_CLKINV_17436
    );
  divisao_blk00000003_sig000003f7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e3,
      O => divisao_blk00000003_sig000003f7_DXMUX_17459
    );
  divisao_blk00000003_sig000003f7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003e2,
      O => divisao_blk00000003_sig000003f7_DYMUX_17454
    );
  divisao_blk00000003_sig000003f7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003f7_CLKINV_17452
    );
  divisao_blk00000003_sig000000dc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d7,
      O => divisao_blk00000003_sig000000dc_DYMUX_17468
    );
  divisao_blk00000003_sig000000dc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000dc_CLKINV_17466
    );
  divisao_blk00000003_blk0000008c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ce_DYMUX_17477,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ce_CLKINV_17475,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ce
    );
  divisao_blk00000003_sig000000ce_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000c9,
      O => divisao_blk00000003_sig000000ce_DYMUX_17477
    );
  divisao_blk00000003_sig000000ce_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ce_CLKINV_17475
    );
  divisao_blk00000003_blk0000007e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c1_DYMUX_17488,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c1_CLKINV_17486,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c0
    );
  divisao_blk00000003_blk0000007f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000c1_DXMUX_17493,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c1_CLKINV_17486,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c1
    );
  divisao_blk00000003_sig000000c1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000bc,
      O => divisao_blk00000003_sig000000c1_DXMUX_17493
    );
  divisao_blk00000003_sig000000c1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000bb,
      O => divisao_blk00000003_sig000000c1_DYMUX_17488
    );
  divisao_blk00000003_sig000000c1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000c1_CLKINV_17486
    );
  divisao_blk00000003_blk0000033b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000413_DYMUX_17504,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000413_CLKINV_17502,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000412
    );
  divisao_blk00000003_blk0000033c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000413_DXMUX_17509,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000413_CLKINV_17502,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000413
    );
  divisao_blk00000003_sig00000413_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ff,
      O => divisao_blk00000003_sig00000413_DXMUX_17509
    );
  divisao_blk00000003_sig00000413_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003fe,
      O => divisao_blk00000003_sig00000413_DYMUX_17504
    );
  divisao_blk00000003_sig00000413_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000413_CLKINV_17502
    );
  divisao_blk00000003_blk0000032d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000405_DYMUX_17520,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000405_CLKINV_17518,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000404
    );
  divisao_blk00000003_blk0000032e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000405_DXMUX_17525,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000405_CLKINV_17518,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000405
    );
  divisao_blk00000003_sig00000405_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f1,
      O => divisao_blk00000003_sig00000405_DXMUX_17525
    );
  divisao_blk00000003_sig00000405_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f0,
      O => divisao_blk00000003_sig00000405_DYMUX_17520
    );
  divisao_blk00000003_sig00000405_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000405_CLKINV_17518
    );
  divisao_blk00000003_blk0000009b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000dd_DYMUX_17534,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000dd_CLKINV_17532,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000dd
    );
  divisao_blk00000003_sig000000dd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d8,
      O => divisao_blk00000003_sig000000dd_DYMUX_17534
    );
  divisao_blk00000003_sig000000dd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000dd_CLKINV_17532
    );
  divisao_blk00000003_blk0000008d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000cf_DYMUX_17543,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000cf_CLKINV_17541,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000cf
    );
  divisao_blk00000003_sig000000cf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ca,
      O => divisao_blk00000003_sig000000cf_DYMUX_17543
    );
  divisao_blk00000003_sig000000cf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000cf_CLKINV_17541
    );
  divisao_blk00000003_blk0000040e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004da_DYMUX_17552,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004da_CLKINV_17550,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004da
    );
  divisao_blk00000003_sig000004da_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c6,
      O => divisao_blk00000003_sig000004da_DYMUX_17552
    );
  divisao_blk00000003_sig000004da_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004da_CLKINV_17550
    );
  divisao_blk00000003_blk0000034a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000421_DYMUX_17563,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000421_CLKINV_17561,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000420
    );
  divisao_blk00000003_blk0000034b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000421_DXMUX_17568,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000421_CLKINV_17561,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000421
    );
  divisao_blk00000003_sig00000421_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000040d,
      O => divisao_blk00000003_sig00000421_DXMUX_17568
    );
  divisao_blk00000003_sig00000421_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000040c,
      O => divisao_blk00000003_sig00000421_DYMUX_17563
    );
  divisao_blk00000003_sig00000421_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000421_CLKINV_17561
    );
  divisao_blk00000003_blk0000009c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000de_DYMUX_17577,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000de_CLKINV_17575,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000de
    );
  divisao_blk00000003_sig000000de_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000d9,
      O => divisao_blk00000003_sig000000de_DYMUX_17577
    );
  divisao_blk00000003_sig000000de_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000de_CLKINV_17575
    );
  divisao_blk00000003_blk0000008f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d1_DXMUX_17593,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d1_CLKINV_17586,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d1
    );
  divisao_blk00000003_blk0000008e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000d1_DYMUX_17588,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d1_CLKINV_17586,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d0
    );
  divisao_blk00000003_sig000000d1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000cc,
      O => divisao_blk00000003_sig000000d1_DXMUX_17593
    );
  divisao_blk00000003_sig000000d1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000cb,
      O => divisao_blk00000003_sig000000d1_DYMUX_17588
    );
  divisao_blk00000003_sig000000d1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000d1_CLKINV_17586
    );
  divisao_blk00000003_sig000004db_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004c7,
      O => divisao_blk00000003_sig000004db_DYMUX_17602
    );
  divisao_blk00000003_sig000004db_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004db_CLKINV_17600
    );
  divisao_blk00000003_sig00000415_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000221,
      O => divisao_blk00000003_sig00000415_DXMUX_17618
    );
  divisao_blk00000003_sig00000415_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000400,
      O => divisao_blk00000003_sig00000415_DYMUX_17613
    );
  divisao_blk00000003_sig00000415_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000415_CLKINV_17611
    );
  divisao_blk00000003_sig00000407_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f3,
      O => divisao_blk00000003_sig00000407_DXMUX_17634
    );
  divisao_blk00000003_sig00000407_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003f2,
      O => divisao_blk00000003_sig00000407_DYMUX_17629
    );
  divisao_blk00000003_sig00000407_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000407_CLKINV_17627
    );
  divisao_blk00000003_sig000000df_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000da,
      O => divisao_blk00000003_sig000000df_DYMUX_17643
    );
  divisao_blk00000003_sig000000df_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000df_CLKINV_17641
    );
  divisao_blk00000003_sig0000042f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000041b,
      O => divisao_blk00000003_sig0000042f_DYMUX_17652
    );
  divisao_blk00000003_sig0000042f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000042f_CLKINV_17650
    );
  divisao_blk00000003_sig00000423_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000040f,
      O => divisao_blk00000003_sig00000423_DXMUX_17668
    );
  divisao_blk00000003_sig00000423_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000040e,
      O => divisao_blk00000003_sig00000423_DYMUX_17663
    );
  divisao_blk00000003_sig00000423_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000423_CLKINV_17661
    );
  divisao_blk00000003_sig000000e1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000dc,
      O => divisao_blk00000003_sig000000e1_DXMUX_17684
    );
  divisao_blk00000003_sig000000e1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000db,
      O => divisao_blk00000003_sig000000e1_DYMUX_17679
    );
  divisao_blk00000003_sig000000e1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000e1_CLKINV_17677
    );
  divisao_blk00000003_sig00000431_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000041d,
      O => divisao_blk00000003_sig00000431_DXMUX_17700
    );
  divisao_blk00000003_sig00000431_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000041c,
      O => divisao_blk00000003_sig00000431_DYMUX_17695
    );
  divisao_blk00000003_sig00000431_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000431_CLKINV_17693
    );
  divisao_blk00000003_sig00000251_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000401,
      O => divisao_blk00000003_sig00000251_DYMUX_17709
    );
  divisao_blk00000003_sig00000251_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000251_CLKINV_17707
    );
  divisao_blk00000003_sig0000043f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000257,
      O => divisao_blk00000003_sig0000043f_DYMUX_17718
    );
  divisao_blk00000003_sig0000043f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000043f_CLKINV_17716
    );
  divisao_blk00000003_sig00000425_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000411,
      O => divisao_blk00000003_sig00000425_DXMUX_17734
    );
  divisao_blk00000003_sig00000425_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000410,
      O => divisao_blk00000003_sig00000425_DYMUX_17729
    );
  divisao_blk00000003_sig00000425_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000425_CLKINV_17727
    );
  divisao_blk00000003_sig0000036a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000115,
      O => divisao_blk00000003_sig0000036a_DYMUX_17743
    );
  divisao_blk00000003_sig0000036a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000036a_CLKINV_17741
    );
  divisao_blk00000003_sig00000433_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000041f,
      O => divisao_blk00000003_sig00000433_DXMUX_17759
    );
  divisao_blk00000003_sig00000433_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000041e,
      O => divisao_blk00000003_sig00000433_DYMUX_17754
    );
  divisao_blk00000003_sig00000433_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000433_CLKINV_17752
    );
  divisao_blk00000003_sig0000036b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000116,
      O => divisao_blk00000003_sig0000036b_DYMUX_17768
    );
  divisao_blk00000003_sig0000036b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000036b_CLKINV_17766
    );
  divisao_blk00000003_sig0000044e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000043a,
      O => divisao_blk00000003_sig0000044e_DYMUX_17777
    );
  divisao_blk00000003_sig0000044e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000044e_CLKINV_17775
    );
  divisao_blk00000003_sig00000441_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000042d,
      O => divisao_blk00000003_sig00000441_DXMUX_17793
    );
  divisao_blk00000003_sig00000441_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000042c,
      O => divisao_blk00000003_sig00000441_DYMUX_17788
    );
  divisao_blk00000003_sig00000441_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000441_CLKINV_17786
    );
  divisao_blk00000003_sig0000036c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000117,
      O => divisao_blk00000003_sig0000036c_DYMUX_17802
    );
  divisao_blk00000003_sig0000036c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000036c_CLKINV_17800
    );
  divisao_blk00000003_sig0000044f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000043b,
      O => divisao_blk00000003_sig0000044f_DYMUX_17811
    );
  divisao_blk00000003_sig0000044f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000044f_CLKINV_17809
    );
  divisao_blk00000003_sig00000435_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000421,
      O => divisao_blk00000003_sig00000435_DXMUX_17827
    );
  divisao_blk00000003_sig00000435_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000420,
      O => divisao_blk00000003_sig00000435_DYMUX_17822
    );
  divisao_blk00000003_sig00000435_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000435_CLKINV_17820
    );
  divisao_blk00000003_sig0000037a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000367,
      O => divisao_blk00000003_sig0000037a_DYMUX_17836
    );
  divisao_blk00000003_sig0000037a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000037a_CLKINV_17834
    );
  divisao_blk00000003_sig0000036d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000118,
      O => divisao_blk00000003_sig0000036d_DYMUX_17845
    );
  divisao_blk00000003_sig0000036d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000036d_CLKINV_17843
    );
  divisao_blk00000003_sig00000457_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000044a,
      O => divisao_blk00000003_sig00000457_DXMUX_17861
    );
  divisao_blk00000003_sig00000457_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000449,
      O => divisao_blk00000003_sig00000457_DYMUX_17856
    );
  divisao_blk00000003_sig00000457_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000457_CLKINV_17854
    );
  divisao_blk00000003_sig00000451_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000043d,
      O => divisao_blk00000003_sig00000451_DXMUX_17877
    );
  divisao_blk00000003_sig00000451_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000043c,
      O => divisao_blk00000003_sig00000451_DYMUX_17872
    );
  divisao_blk00000003_sig00000451_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000451_CLKINV_17870
    );
  divisao_blk00000003_sig00000443_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000042f,
      O => divisao_blk00000003_sig00000443_DXMUX_17893
    );
  divisao_blk00000003_sig00000443_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000042e,
      O => divisao_blk00000003_sig00000443_DYMUX_17888
    );
  divisao_blk00000003_sig00000443_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000443_CLKINV_17886
    );
  divisao_blk00000003_sig0000037b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000368,
      O => divisao_blk00000003_sig0000037b_DYMUX_17902
    );
  divisao_blk00000003_sig0000037b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000037b_CLKINV_17900
    );
  divisao_blk00000003_sig0000036e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000119,
      O => divisao_blk00000003_sig0000036e_DYMUX_17911
    );
  divisao_blk00000003_sig0000036e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000036e_CLKINV_17909
    );
  divisao_blk00000003_sig0000037c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000369,
      O => divisao_blk00000003_sig0000037c_DYMUX_17920
    );
  divisao_blk00000003_sig0000037c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000037c_CLKINV_17918
    );
  divisao_blk00000003_sig0000036f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000011a,
      O => divisao_blk00000003_sig0000036f_DYMUX_17929
    );
  divisao_blk00000003_sig0000036f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000036f_CLKINV_17927
    );
  divisao_blk00000003_sig00000467_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000459,
      O => divisao_blk00000003_sig00000467_DXMUX_17945
    );
  divisao_blk00000003_sig00000467_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000458,
      O => divisao_blk00000003_sig00000467_DYMUX_17940
    );
  divisao_blk00000003_sig00000467_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000467_CLKINV_17938
    );
  divisao_blk00000003_sig00000459_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000044c,
      O => divisao_blk00000003_sig00000459_DXMUX_17961
    );
  divisao_blk00000003_sig00000459_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000044b,
      O => divisao_blk00000003_sig00000459_DYMUX_17956
    );
  divisao_blk00000003_sig00000459_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000459_CLKINV_17954
    );
  divisao_blk00000003_sig00000453_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000043f,
      O => divisao_blk00000003_sig00000453_DXMUX_17977
    );
  divisao_blk00000003_sig00000453_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000043e,
      O => divisao_blk00000003_sig00000453_DYMUX_17972
    );
  divisao_blk00000003_sig00000453_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000453_CLKINV_17970
    );
  divisao_blk00000003_sig0000037d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000036a,
      O => divisao_blk00000003_sig0000037d_DYMUX_17986
    );
  divisao_blk00000003_sig0000037d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000037d_CLKINV_17984
    );
  divisao_blk00000003_sig0000037e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000036b,
      O => divisao_blk00000003_sig0000037e_DYMUX_17995
    );
  divisao_blk00000003_sig0000037e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000037e_CLKINV_17993
    );
  divisao_blk00000003_sig00000469_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000045b,
      O => divisao_blk00000003_sig00000469_DXMUX_18011
    );
  divisao_blk00000003_sig00000469_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000045a,
      O => divisao_blk00000003_sig00000469_DYMUX_18006
    );
  divisao_blk00000003_sig00000469_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000469_CLKINV_18004
    );
  divisao_blk00000003_sig0000045a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000044d,
      O => divisao_blk00000003_sig0000045a_DYMUX_18020
    );
  divisao_blk00000003_sig0000045a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000045a_CLKINV_18018
    );
  divisao_blk00000003_sig0000045b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000044e,
      O => divisao_blk00000003_sig0000045b_DYMUX_18029
    );
  divisao_blk00000003_sig0000045b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000045b_CLKINV_18027
    );
  divisao_blk00000003_sig0000046a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000045c,
      O => divisao_blk00000003_sig0000046a_DYMUX_18038
    );
  divisao_blk00000003_sig0000046a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000046a_CLKINV_18036
    );
  divisao_blk00000003_sig0000046b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000045d,
      O => divisao_blk00000003_sig0000046b_DYMUX_18047
    );
  divisao_blk00000003_sig0000046b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000046b_CLKINV_18045
    );
  divisao_blk00000003_sig000000e3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000de,
      O => divisao_blk00000003_sig000000e3_DXMUX_18063
    );
  divisao_blk00000003_sig000000e3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000dd,
      O => divisao_blk00000003_sig000000e3_DYMUX_18058
    );
  divisao_blk00000003_sig000000e3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000e3_CLKINV_18056
    );
  divisao_blk00000003_sig000000f2_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ed,
      O => divisao_blk00000003_sig000000f2_DYMUX_18072
    );
  divisao_blk00000003_sig000000f2_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000f2_CLKINV_18070
    );
  divisao_blk00000003_sig000000e5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e0,
      O => divisao_blk00000003_sig000000e5_DXMUX_18088
    );
  divisao_blk00000003_sig000000e5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000df,
      O => divisao_blk00000003_sig000000e5_DYMUX_18083
    );
  divisao_blk00000003_sig000000e5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000e5_CLKINV_18081
    );
  quotient_7_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004da,
      O => quotient_7_DXMUX_18104
    );
  quotient_7_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004db,
      O => quotient_7_DYMUX_18099
    );
  quotient_7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_7_CLKINV_18097
    );
  quotient_21_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004cc,
      O => quotient_21_DXMUX_18120
    );
  quotient_21_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004cd,
      O => quotient_21_DYMUX_18115
    );
  quotient_21_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_21_CLKINV_18113
    );
  divisao_blk00000003_sig000000e7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e2,
      O => divisao_blk00000003_sig000000e7_DXMUX_18136
    );
  divisao_blk00000003_sig000000e7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e1,
      O => divisao_blk00000003_sig000000e7_DYMUX_18131
    );
  divisao_blk00000003_sig000000e7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000e7_CLKINV_18129
    );
  quotient_5_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004dc,
      O => quotient_5_DXMUX_18152
    );
  quotient_5_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004dd,
      O => quotient_5_DYMUX_18147
    );
  quotient_5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_5_CLKINV_18145
    );
  quotient_19_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ce,
      O => quotient_19_DXMUX_18168
    );
  quotient_19_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004cf,
      O => quotient_19_DYMUX_18163
    );
  quotient_19_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_19_CLKINV_18161
    );
  divisao_blk00000003_sig000000e9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e4,
      O => divisao_blk00000003_sig000000e9_DXMUX_18184
    );
  divisao_blk00000003_sig000000e9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e3,
      O => divisao_blk00000003_sig000000e9_DYMUX_18179
    );
  divisao_blk00000003_sig000000e9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000e9_CLKINV_18177
    );
  divisao_blk00000003_sig00000114_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(10),
      O => divisao_blk00000003_sig00000114_DXMUX_18200
    );
  divisao_blk00000003_sig00000114_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(11),
      O => divisao_blk00000003_sig00000114_DYMUX_18195
    );
  divisao_blk00000003_sig00000114_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000114_CLKINV_18193
    );
  divisao_blk00000003_sig0000037f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000036c,
      O => divisao_blk00000003_sig0000037f_DYMUX_18209
    );
  divisao_blk00000003_sig0000037f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000037f_CLKINV_18207
    );
  quotient_3_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004de,
      O => quotient_3_DXMUX_18225
    );
  quotient_3_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004df,
      O => quotient_3_DYMUX_18220
    );
  quotient_3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_3_CLKINV_18218
    );
  quotient_17_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d0,
      O => quotient_17_DXMUX_18241
    );
  quotient_17_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d1,
      O => quotient_17_DYMUX_18236
    );
  quotient_17_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_17_CLKINV_18234
    );
  divisao_blk00000003_sig000000ea_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e5,
      O => divisao_blk00000003_sig000000ea_DYMUX_18250
    );
  divisao_blk00000003_sig000000ea_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ea_CLKINV_18248
    );
  divisao_blk00000003_sig00000381_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000036e,
      O => divisao_blk00000003_sig00000381_DXMUX_18266
    );
  divisao_blk00000003_sig00000381_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000036d,
      O => divisao_blk00000003_sig00000381_DYMUX_18261
    );
  divisao_blk00000003_sig00000381_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000381_CLKINV_18259
    );
  divisao_blk00000003_sig00000116_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(8),
      O => divisao_blk00000003_sig00000116_DXMUX_18282
    );
  divisao_blk00000003_sig00000116_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(9),
      O => divisao_blk00000003_sig00000116_DYMUX_18277
    );
  divisao_blk00000003_sig00000116_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000116_CLKINV_18275
    );
  divisao_blk00000003_sig000000eb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e6,
      O => divisao_blk00000003_sig000000eb_DYMUX_18291
    );
  divisao_blk00000003_sig000000eb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000eb_CLKINV_18289
    );
  divisao_blk00000003_sig0000038e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000037c,
      O => divisao_blk00000003_sig0000038e_DYMUX_18300
    );
  divisao_blk00000003_sig0000038e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000038e_CLKINV_18298
    );
  quotient_1_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004e0,
      O => quotient_1_DXMUX_18316
    );
  quotient_1_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000035e,
      O => quotient_1_DYMUX_18311
    );
  quotient_1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_1_CLKINV_18309
    );
  quotient_15_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d2,
      O => quotient_15_DXMUX_18332
    );
  quotient_15_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d3,
      O => quotient_15_DYMUX_18327
    );
  quotient_15_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_15_CLKINV_18325
    );
  divisao_blk00000003_sig0000038f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000037d,
      O => divisao_blk00000003_sig0000038f_DYMUX_18341
    );
  divisao_blk00000003_sig0000038f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000038f_CLKINV_18339
    );
  divisao_blk00000003_sig00000383_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000370,
      O => divisao_blk00000003_sig00000383_DXMUX_18357
    );
  divisao_blk00000003_sig00000383_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000036f,
      O => divisao_blk00000003_sig00000383_DYMUX_18352
    );
  divisao_blk00000003_sig00000383_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000383_CLKINV_18350
    );
  divisao_blk00000003_blk000000d5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000118_DYMUX_18368,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000118_CLKINV_18366,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000117
    );
  divisao_blk00000003_blk000000d6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000118_DXMUX_18373,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000118_CLKINV_18366,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000118
    );
  divisao_blk00000003_sig00000118_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(6),
      O => divisao_blk00000003_sig00000118_DXMUX_18373
    );
  divisao_blk00000003_sig00000118_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(7),
      O => divisao_blk00000003_sig00000118_DYMUX_18368
    );
  divisao_blk00000003_sig00000118_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000118_CLKINV_18366
    );
  divisao_blk00000003_blk000000c7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000110_DYMUX_18384,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000110_CLKINV_18382,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000109
    );
  divisao_blk00000003_blk000000ce : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000110_DXMUX_18389,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000110_CLKINV_18382,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000110
    );
  divisao_blk00000003_sig00000110_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(14),
      O => divisao_blk00000003_sig00000110_DXMUX_18389
    );
  divisao_blk00000003_sig00000110_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(21),
      O => divisao_blk00000003_sig00000110_DYMUX_18384
    );
  divisao_blk00000003_sig00000110_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000110_CLKINV_18382
    );
  divisao_blk00000003_blk000003a0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000046c_DYMUX_18398,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000046c_CLKINV_18396,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000046c
    );
  divisao_blk00000003_sig0000046c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000045e,
      O => divisao_blk00000003_sig0000046c_DYMUX_18398
    );
  divisao_blk00000003_sig0000046c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000046c_CLKINV_18396
    );
  divisao_blk00000003_blk000002c0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000039d_DYMUX_18407,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000039d_CLKINV_18405,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000039d
    );
  divisao_blk00000003_sig0000039d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000038c,
      O => divisao_blk00000003_sig0000039d_DYMUX_18407
    );
  divisao_blk00000003_sig0000039d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000039d_CLKINV_18405
    );
  divisao_blk00000003_blk000002b2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000391_DYMUX_18418,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000391_CLKINV_18416,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000390
    );
  divisao_blk00000003_blk000002b3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000391_DXMUX_18423,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000391_CLKINV_18416,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000391
    );
  divisao_blk00000003_sig00000391_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000037f,
      O => divisao_blk00000003_sig00000391_DXMUX_18423
    );
  divisao_blk00000003_sig00000391_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000037e,
      O => divisao_blk00000003_sig00000391_DYMUX_18418
    );
  divisao_blk00000003_sig00000391_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000391_CLKINV_18416
    );
  divisao_blk00000003_blk000000c8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000010a_DYMUX_18432,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000010a_CLKINV_18430,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000010a
    );
  divisao_blk00000003_sig0000010a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(20),
      O => divisao_blk00000003_sig0000010a_DYMUX_18432
    );
  divisao_blk00000003_sig0000010a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000010a_CLKINV_18430
    );
  divisao_blk00000003_blk000003a1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000046d_DYMUX_18441,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000046d_CLKINV_18439,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000046d
    );
  divisao_blk00000003_sig0000046d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000045f,
      O => divisao_blk00000003_sig0000046d_DYMUX_18441
    );
  divisao_blk00000003_sig0000046d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000046d_CLKINV_18439
    );
  divisao_blk00000003_blk000002c1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000039e_DYMUX_18450,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000039e_CLKINV_18448,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000039e
    );
  divisao_blk00000003_sig0000039e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000038d,
      O => divisao_blk00000003_sig0000039e_DYMUX_18450
    );
  divisao_blk00000003_sig0000039e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000039e_CLKINV_18448
    );
  divisao_blk00000003_blk000002a5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000385_DYMUX_18461,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000385_CLKINV_18459,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000384
    );
  divisao_blk00000003_blk000002a6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000385_DXMUX_18466,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000385_CLKINV_18459,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000385
    );
  divisao_blk00000003_sig00000385_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000372,
      O => divisao_blk00000003_sig00000385_DXMUX_18466
    );
  divisao_blk00000003_sig00000385_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000371,
      O => divisao_blk00000003_sig00000385_DYMUX_18461
    );
  divisao_blk00000003_sig00000385_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000385_CLKINV_18459
    );
  divisao_blk00000003_blk000000d7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000119_DYMUX_18475,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000119_CLKINV_18473,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000119
    );
  divisao_blk00000003_sig00000119_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(5),
      O => divisao_blk00000003_sig00000119_DYMUX_18475
    );
  divisao_blk00000003_sig00000119_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000119_CLKINV_18473
    );
  divisao_blk00000003_sig0000010b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(19),
      O => divisao_blk00000003_sig0000010b_DYMUX_18484
    );
  divisao_blk00000003_sig0000010b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000010b_CLKINV_18482
    );
  divisao_blk00000003_sig0000047c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000046d,
      O => divisao_blk00000003_sig0000047c_DYMUX_18493
    );
  divisao_blk00000003_sig0000047c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000047c_CLKINV_18491
    );
  divisao_blk00000003_sig0000046e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000460,
      O => divisao_blk00000003_sig0000046e_DYMUX_18502
    );
  divisao_blk00000003_sig0000046e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000046e_CLKINV_18500
    );
  divisao_blk00000003_sig000003ac_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000039c,
      O => divisao_blk00000003_sig000003ac_DYMUX_18511
    );
  divisao_blk00000003_sig000003ac_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ac_CLKINV_18509
    );
  divisao_blk00000003_sig0000039f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000038e,
      O => divisao_blk00000003_sig0000039f_DYMUX_18520
    );
  divisao_blk00000003_sig0000039f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000039f_CLKINV_18518
    );
  divisao_blk00000003_sig00000393_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000381,
      O => divisao_blk00000003_sig00000393_DXMUX_18536
    );
  divisao_blk00000003_sig00000393_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000380,
      O => divisao_blk00000003_sig00000393_DYMUX_18531
    );
  divisao_blk00000003_sig00000393_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000393_CLKINV_18529
    );
  divisao_blk00000003_sig0000011a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(4),
      O => divisao_blk00000003_sig0000011a_DYMUX_18545
    );
  divisao_blk00000003_sig0000011a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000011a_CLKINV_18543
    );
  divisao_blk00000003_sig0000047d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000046e,
      O => divisao_blk00000003_sig0000047d_DYMUX_18554
    );
  divisao_blk00000003_sig0000047d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000047d_CLKINV_18552
    );
  divisao_blk00000003_sig0000046f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000461,
      O => divisao_blk00000003_sig0000046f_DYMUX_18563
    );
  divisao_blk00000003_sig0000046f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000046f_CLKINV_18561
    );
  divisao_blk00000003_sig000003ad_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000039d,
      O => divisao_blk00000003_sig000003ad_DYMUX_18572
    );
  divisao_blk00000003_sig000003ad_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ad_CLKINV_18570
    );
  divisao_blk00000003_sig000003a1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000390,
      O => divisao_blk00000003_sig000003a1_DXMUX_18588
    );
  divisao_blk00000003_sig000003a1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000038f,
      O => divisao_blk00000003_sig000003a1_DYMUX_18583
    );
  divisao_blk00000003_sig000003a1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003a1_CLKINV_18581
    );
  divisao_blk00000003_sig00000387_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000375,
      O => divisao_blk00000003_sig00000387_DXMUX_18604
    );
  divisao_blk00000003_sig00000387_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000373,
      O => divisao_blk00000003_sig00000387_DYMUX_18599
    );
  divisao_blk00000003_sig00000387_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000387_CLKINV_18597
    );
  divisao_blk00000003_sig0000011b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(3),
      O => divisao_blk00000003_sig0000011b_DYMUX_18613
    );
  divisao_blk00000003_sig0000011b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000011b_CLKINV_18611
    );
  divisao_blk00000003_sig0000048c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000047c,
      O => divisao_blk00000003_sig0000048c_DYMUX_18622
    );
  divisao_blk00000003_sig0000048c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000048c_CLKINV_18620
    );
  divisao_blk00000003_sig0000047e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000046f,
      O => divisao_blk00000003_sig0000047e_DYMUX_18631
    );
  divisao_blk00000003_sig0000047e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000047e_CLKINV_18629
    );
  divisao_blk00000003_sig00000471_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002a8,
      O => divisao_blk00000003_sig00000471_DXMUX_18647
    );
  divisao_blk00000003_sig00000471_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000462,
      O => divisao_blk00000003_sig00000471_DYMUX_18642
    );
  divisao_blk00000003_sig00000471_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000471_CLKINV_18640
    );
  divisao_blk00000003_sig000003bb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ac,
      O => divisao_blk00000003_sig000003bb_DYMUX_18656
    );
  divisao_blk00000003_sig000003bb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003bb_CLKINV_18654
    );
  divisao_blk00000003_sig000003ae_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000039e,
      O => divisao_blk00000003_sig000003ae_DYMUX_18665
    );
  divisao_blk00000003_sig000003ae_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ae_CLKINV_18663
    );
  divisao_blk00000003_sig00000395_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000383,
      O => divisao_blk00000003_sig00000395_DXMUX_18681
    );
  divisao_blk00000003_sig00000395_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000382,
      O => divisao_blk00000003_sig00000395_DYMUX_18676
    );
  divisao_blk00000003_sig00000395_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000395_CLKINV_18674
    );
  divisao_blk00000003_sig0000017d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000374,
      O => divisao_blk00000003_sig0000017d_DYMUX_18690
    );
  divisao_blk00000003_sig0000017d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000017d_CLKINV_18688
    );
  divisao_blk00000003_sig0000048d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000047d,
      O => divisao_blk00000003_sig0000048d_DYMUX_18699
    );
  divisao_blk00000003_sig0000048d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000048d_CLKINV_18697
    );
  divisao_blk00000003_sig0000047f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000470,
      O => divisao_blk00000003_sig0000047f_DYMUX_18708
    );
  divisao_blk00000003_sig0000047f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000047f_CLKINV_18706
    );
  divisao_blk00000003_sig000003bc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ad,
      O => divisao_blk00000003_sig000003bc_DYMUX_18717
    );
  divisao_blk00000003_sig000003bc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003bc_CLKINV_18715
    );
  divisao_blk00000003_sig000003af_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000039f,
      O => divisao_blk00000003_sig000003af_DYMUX_18726
    );
  divisao_blk00000003_sig000003af_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003af_CLKINV_18724
    );
  divisao_blk00000003_sig000003a3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000392,
      O => divisao_blk00000003_sig000003a3_DXMUX_18742
    );
  divisao_blk00000003_sig000003a3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000391,
      O => divisao_blk00000003_sig000003a3_DYMUX_18737
    );
  divisao_blk00000003_sig000003a3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003a3_CLKINV_18735
    );
  divisao_blk00000003_sig0000049c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000048b,
      O => divisao_blk00000003_sig0000049c_DYMUX_18751
    );
  divisao_blk00000003_sig0000049c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000049c_CLKINV_18749
    );
  divisao_blk00000003_sig0000048e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000047e,
      O => divisao_blk00000003_sig0000048e_DYMUX_18760
    );
  divisao_blk00000003_sig0000048e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000048e_CLKINV_18758
    );
  divisao_blk00000003_sig00000481_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002c2,
      O => divisao_blk00000003_sig00000481_DXMUX_18776
    );
  divisao_blk00000003_sig00000481_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000471,
      O => divisao_blk00000003_sig00000481_DYMUX_18771
    );
  divisao_blk00000003_sig00000481_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000481_CLKINV_18769
    );
  divisao_blk00000003_sig00000473_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000464,
      O => divisao_blk00000003_sig00000473_DXMUX_18792
    );
  divisao_blk00000003_sig00000473_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000463,
      O => divisao_blk00000003_sig00000473_DYMUX_18787
    );
  divisao_blk00000003_sig00000473_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000473_CLKINV_18785
    );
  divisao_blk00000003_sig000003ca_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003bc,
      O => divisao_blk00000003_sig000003ca_DYMUX_18801
    );
  divisao_blk00000003_sig000003ca_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ca_CLKINV_18799
    );
  divisao_blk00000003_sig000003bd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ae,
      O => divisao_blk00000003_sig000003bd_DYMUX_18810
    );
  divisao_blk00000003_sig000003bd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003bd_CLKINV_18808
    );
  divisao_blk00000003_sig000003b1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a1,
      O => divisao_blk00000003_sig000003b1_DXMUX_18826
    );
  divisao_blk00000003_sig000003b1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a0,
      O => divisao_blk00000003_sig000003b1_DYMUX_18821
    );
  divisao_blk00000003_sig000003b1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003b1_CLKINV_18819
    );
  divisao_blk00000003_sig00000397_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000385,
      O => divisao_blk00000003_sig00000397_DXMUX_18842
    );
  divisao_blk00000003_sig00000397_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000384,
      O => divisao_blk00000003_sig00000397_DYMUX_18837
    );
  divisao_blk00000003_sig00000397_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000397_CLKINV_18835
    );
  divisao_blk00000003_sig0000049d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000048c,
      O => divisao_blk00000003_sig0000049d_DYMUX_18851
    );
  divisao_blk00000003_sig0000049d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000049d_CLKINV_18849
    );
  divisao_blk00000003_sig0000048f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000047f,
      O => divisao_blk00000003_sig0000048f_DYMUX_18860
    );
  divisao_blk00000003_sig0000048f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000048f_CLKINV_18858
    );
  divisao_blk00000003_sig000003cb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003bd,
      O => divisao_blk00000003_sig000003cb_DYMUX_18869
    );
  divisao_blk00000003_sig000003cb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003cb_CLKINV_18867
    );
  divisao_blk00000003_sig000003be_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003af,
      O => divisao_blk00000003_sig000003be_DYMUX_18878
    );
  divisao_blk00000003_sig000003be_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003be_CLKINV_18876
    );
  divisao_blk00000003_sig000003a5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000394,
      O => divisao_blk00000003_sig000003a5_DXMUX_18894
    );
  divisao_blk00000003_sig000003a5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000393,
      O => divisao_blk00000003_sig000003a5_DYMUX_18889
    );
  divisao_blk00000003_sig000003a5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003a5_CLKINV_18887
    );
  divisao_blk00000003_sig000004ac_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000049a,
      O => divisao_blk00000003_sig000004ac_DYMUX_18903
    );
  divisao_blk00000003_sig000004ac_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ac_CLKINV_18901
    );
  divisao_blk00000003_sig0000049e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000048d,
      O => divisao_blk00000003_sig0000049e_DYMUX_18912
    );
  divisao_blk00000003_sig0000049e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000049e_CLKINV_18910
    );
  divisao_blk00000003_sig00000491_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000481,
      O => divisao_blk00000003_sig00000491_DXMUX_18928
    );
  divisao_blk00000003_sig00000491_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000480,
      O => divisao_blk00000003_sig00000491_DYMUX_18923
    );
  divisao_blk00000003_sig00000491_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000491_CLKINV_18921
    );
  divisao_blk00000003_sig00000483_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000473,
      O => divisao_blk00000003_sig00000483_DXMUX_18944
    );
  divisao_blk00000003_sig00000483_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000472,
      O => divisao_blk00000003_sig00000483_DYMUX_18939
    );
  divisao_blk00000003_sig00000483_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000483_CLKINV_18937
    );
  divisao_blk00000003_sig00000475_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000466,
      O => divisao_blk00000003_sig00000475_DXMUX_18960
    );
  divisao_blk00000003_sig00000475_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000465,
      O => divisao_blk00000003_sig00000475_DYMUX_18955
    );
  divisao_blk00000003_sig00000475_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000475_CLKINV_18953
    );
  divisao_blk00000003_sig000003cc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003be,
      O => divisao_blk00000003_sig000003cc_DYMUX_18969
    );
  divisao_blk00000003_sig000003cc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003cc_CLKINV_18967
    );
  divisao_blk00000003_sig000003bf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b0,
      O => divisao_blk00000003_sig000003bf_DYMUX_18978
    );
  divisao_blk00000003_sig000003bf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003bf_CLKINV_18976
    );
  divisao_blk00000003_sig000003b3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a3,
      O => divisao_blk00000003_sig000003b3_DXMUX_18994
    );
  divisao_blk00000003_sig000003b3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a2,
      O => divisao_blk00000003_sig000003b3_DYMUX_18989
    );
  divisao_blk00000003_sig000003b3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003b3_CLKINV_18987
    );
  divisao_blk00000003_sig000004ad_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000049b,
      O => divisao_blk00000003_sig000004ad_DYMUX_19003
    );
  divisao_blk00000003_sig000004ad_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ad_CLKINV_19001
    );
  divisao_blk00000003_sig0000049f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000048e,
      O => divisao_blk00000003_sig0000049f_DYMUX_19012
    );
  divisao_blk00000003_sig0000049f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000049f_CLKINV_19010
    );
  divisao_blk00000003_sig000003cd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003bf,
      O => divisao_blk00000003_sig000003cd_DYMUX_19021
    );
  divisao_blk00000003_sig000003cd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003cd_CLKINV_19019
    );
  divisao_blk00000003_sig000003c1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b2,
      O => divisao_blk00000003_sig000003c1_DXMUX_19037
    );
  divisao_blk00000003_sig000003c1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b1,
      O => divisao_blk00000003_sig000003c1_DYMUX_19032
    );
  divisao_blk00000003_sig000003c1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003c1_CLKINV_19030
    );
  divisao_blk00000003_sig000003a7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000396,
      O => divisao_blk00000003_sig000003a7_DXMUX_19053
    );
  divisao_blk00000003_sig000003a7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000395,
      O => divisao_blk00000003_sig000003a7_DYMUX_19048
    );
  divisao_blk00000003_sig000003a7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003a7_CLKINV_19046
    );
  divisao_blk00000003_sig000004bc_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a9,
      O => divisao_blk00000003_sig000004bc_DYMUX_19062
    );
  divisao_blk00000003_sig000004bc_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004bc_CLKINV_19060
    );
  divisao_blk00000003_sig000004ae_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000049c,
      O => divisao_blk00000003_sig000004ae_DYMUX_19071
    );
  divisao_blk00000003_sig000004ae_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ae_CLKINV_19069
    );
  divisao_blk00000003_sig000004a1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000490,
      O => divisao_blk00000003_sig000004a1_DXMUX_19087
    );
  divisao_blk00000003_sig000004a1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000048f,
      O => divisao_blk00000003_sig000004a1_DYMUX_19082
    );
  divisao_blk00000003_sig000004a1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004a1_CLKINV_19080
    );
  divisao_blk00000003_sig00000493_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000482,
      O => divisao_blk00000003_sig00000493_DXMUX_19103
    );
  divisao_blk00000003_sig00000493_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002dc,
      O => divisao_blk00000003_sig00000493_DYMUX_19098
    );
  divisao_blk00000003_sig00000493_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000493_CLKINV_19096
    );
  divisao_blk00000003_sig00000485_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000475,
      O => divisao_blk00000003_sig00000485_DXMUX_19119
    );
  divisao_blk00000003_sig00000485_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000474,
      O => divisao_blk00000003_sig00000485_DYMUX_19114
    );
  divisao_blk00000003_sig00000485_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000485_CLKINV_19112
    );
  divisao_blk00000003_sig000003ce_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c0,
      O => divisao_blk00000003_sig000003ce_DYMUX_19128
    );
  divisao_blk00000003_sig000003ce_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ce_CLKINV_19126
    );
  divisao_blk00000003_sig000003b5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a5,
      O => divisao_blk00000003_sig000003b5_DXMUX_19144
    );
  divisao_blk00000003_sig000003b5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a4,
      O => divisao_blk00000003_sig000003b5_DYMUX_19139
    );
  divisao_blk00000003_sig000003b5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003b5_CLKINV_19137
    );
  divisao_blk00000003_sig000004bd_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004aa,
      O => divisao_blk00000003_sig000004bd_DYMUX_19153
    );
  divisao_blk00000003_sig000004bd_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004bd_CLKINV_19151
    );
  divisao_blk00000003_sig000004af_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000049d,
      O => divisao_blk00000003_sig000004af_DYMUX_19162
    );
  divisao_blk00000003_sig000004af_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004af_CLKINV_19160
    );
  divisao_blk00000003_sig000003cf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c1,
      O => divisao_blk00000003_sig000003cf_DYMUX_19171
    );
  divisao_blk00000003_sig000003cf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003cf_CLKINV_19169
    );
  divisao_blk00000003_sig000003c3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b4,
      O => divisao_blk00000003_sig000003c3_DXMUX_19187
    );
  divisao_blk00000003_sig000003c3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b3,
      O => divisao_blk00000003_sig000003c3_DYMUX_19182
    );
  divisao_blk00000003_sig000003c3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003c3_CLKINV_19180
    );
  divisao_blk00000003_sig000004be_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ab,
      O => divisao_blk00000003_sig000004be_DYMUX_19196
    );
  divisao_blk00000003_sig000004be_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004be_CLKINV_19194
    );
  divisao_blk00000003_sig000004b1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000049f,
      O => divisao_blk00000003_sig000004b1_DXMUX_19212
    );
  divisao_blk00000003_sig000004b1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000049e,
      O => divisao_blk00000003_sig000004b1_DYMUX_19207
    );
  divisao_blk00000003_sig000004b1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004b1_CLKINV_19205
    );
  divisao_blk00000003_sig000004a3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000492,
      O => divisao_blk00000003_sig000004a3_DXMUX_19228
    );
  divisao_blk00000003_sig000004a3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000491,
      O => divisao_blk00000003_sig000004a3_DYMUX_19223
    );
  divisao_blk00000003_sig000004a3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004a3_CLKINV_19221
    );
  divisao_blk00000003_sig00000495_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000484,
      O => divisao_blk00000003_sig00000495_DXMUX_19244
    );
  divisao_blk00000003_sig00000495_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000483,
      O => divisao_blk00000003_sig00000495_DYMUX_19239
    );
  divisao_blk00000003_sig00000495_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000495_CLKINV_19237
    );
  divisao_blk00000003_sig000003d1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c3,
      O => divisao_blk00000003_sig000003d1_DXMUX_19260
    );
  divisao_blk00000003_sig000003d1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c2,
      O => divisao_blk00000003_sig000003d1_DYMUX_19255
    );
  divisao_blk00000003_sig000003d1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003d1_CLKINV_19253
    );
  divisao_blk00000003_blk000003f3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004bf_DYMUX_19269,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004bf_CLKINV_19267,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004bf
    );
  divisao_blk00000003_sig000004bf_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ac,
      O => divisao_blk00000003_sig000004bf_DYMUX_19269
    );
  divisao_blk00000003_sig000004bf_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004bf_CLKINV_19267
    );
  divisao_blk00000003_blk000002e9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c5_DYMUX_19280,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c5_CLKINV_19278,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c4
    );
  divisao_blk00000003_blk000002ea : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c5_DXMUX_19285,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c5_CLKINV_19278,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c5
    );
  divisao_blk00000003_sig000003c5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b6,
      O => divisao_blk00000003_sig000003c5_DXMUX_19285
    );
  divisao_blk00000003_sig000003c5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b5,
      O => divisao_blk00000003_sig000003c5_DYMUX_19280
    );
  divisao_blk00000003_sig000003c5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003c5_CLKINV_19278
    );
  divisao_blk00000003_blk000003f4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c1_DYMUX_19296,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c1_CLKINV_19294,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c0
    );
  divisao_blk00000003_blk000003f5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c1_DXMUX_19301,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c1_CLKINV_19294,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c1
    );
  divisao_blk00000003_sig000004c1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ae,
      O => divisao_blk00000003_sig000004c1_DXMUX_19301
    );
  divisao_blk00000003_sig000004c1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004ad,
      O => divisao_blk00000003_sig000004c1_DYMUX_19296
    );
  divisao_blk00000003_sig000004c1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004c1_CLKINV_19294
    );
  divisao_blk00000003_blk000003e6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b3_DYMUX_19312,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b3_CLKINV_19310,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b2
    );
  divisao_blk00000003_blk000003e7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b3_DXMUX_19317,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b3_CLKINV_19310,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b3
    );
  divisao_blk00000003_sig000004b3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a1,
      O => divisao_blk00000003_sig000004b3_DXMUX_19317
    );
  divisao_blk00000003_sig000004b3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a0,
      O => divisao_blk00000003_sig000004b3_DYMUX_19312
    );
  divisao_blk00000003_sig000004b3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004b3_CLKINV_19310
    );
  divisao_blk00000003_blk000003d8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a5_DYMUX_19328,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a5_CLKINV_19326,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a4
    );
  divisao_blk00000003_blk000003d9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a5_DXMUX_19333,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a5_CLKINV_19326,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a5
    );
  divisao_blk00000003_sig000004a5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000493,
      O => divisao_blk00000003_sig000004a5_DXMUX_19333
    );
  divisao_blk00000003_sig000004a5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000002f6,
      O => divisao_blk00000003_sig000004a5_DYMUX_19328
    );
  divisao_blk00000003_sig000004a5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004a5_CLKINV_19326
    );
  divisao_blk00000003_blk000002f8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d3_DYMUX_19344,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d3_CLKINV_19342,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d2
    );
  divisao_blk00000003_blk000002f9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d3_DXMUX_19349,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d3_CLKINV_19342,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d3
    );
  divisao_blk00000003_sig000003d3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c5,
      O => divisao_blk00000003_sig000003d3_DXMUX_19349
    );
  divisao_blk00000003_sig000003d3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c4,
      O => divisao_blk00000003_sig000003d3_DYMUX_19344
    );
  divisao_blk00000003_sig000003d3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003d3_CLKINV_19342
    );
  divisao_blk00000003_blk000003f6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c3_DYMUX_19360,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c3_CLKINV_19358,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c2
    );
  divisao_blk00000003_blk000003f7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c3_DXMUX_19365,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c3_CLKINV_19358,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c3
    );
  divisao_blk00000003_sig000004c3_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b0,
      O => divisao_blk00000003_sig000004c3_DXMUX_19365
    );
  divisao_blk00000003_sig000004c3_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004af,
      O => divisao_blk00000003_sig000004c3_DYMUX_19360
    );
  divisao_blk00000003_sig000004c3_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004c3_CLKINV_19358
    );
  divisao_blk00000003_blk000003e8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b5_DYMUX_19376,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b5_CLKINV_19374,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b4
    );
  divisao_blk00000003_blk000003e9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b5_DXMUX_19381,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b5_CLKINV_19374,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b5
    );
  divisao_blk00000003_sig000004b5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a3,
      O => divisao_blk00000003_sig000004b5_DXMUX_19381
    );
  divisao_blk00000003_sig000004b5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a2,
      O => divisao_blk00000003_sig000004b5_DYMUX_19376
    );
  divisao_blk00000003_sig000004b5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004b5_CLKINV_19374
    );
  divisao_blk00000003_sig000004c5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b2,
      O => divisao_blk00000003_sig000004c5_DXMUX_19397
    );
  divisao_blk00000003_sig000004c5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b1,
      O => divisao_blk00000003_sig000004c5_DYMUX_19392
    );
  divisao_blk00000003_sig000004c5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004c5_CLKINV_19390
    );
  divisao_blk00000003_sig000000ec_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e7,
      O => divisao_blk00000003_sig000000ec_DYMUX_19406
    );
  divisao_blk00000003_sig000000ec_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ec_CLKINV_19404
    );
  divisao_blk00000003_sig000000ed_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e8,
      O => divisao_blk00000003_sig000000ed_DYMUX_19415
    );
  divisao_blk00000003_sig000000ed_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ed_CLKINV_19413
    );
  quotient_13_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d4,
      O => quotient_13_DXMUX_19431
    );
  quotient_13_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d5,
      O => quotient_13_DYMUX_19426
    );
  quotient_13_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_13_CLKINV_19424
    );
  divisao_blk00000003_sig000000ee_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000e9,
      O => divisao_blk00000003_sig000000ee_DYMUX_19440
    );
  divisao_blk00000003_sig000000ee_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ee_CLKINV_19438
    );
  divisao_blk00000003_sig000000ef_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ea,
      O => divisao_blk00000003_sig000000ef_DYMUX_19449
    );
  divisao_blk00000003_sig000000ef_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000ef_CLKINV_19447
    );
  divisao_blk00000003_sig0000010c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(18),
      O => divisao_blk00000003_sig0000010c_DYMUX_19458
    );
  divisao_blk00000003_sig0000010c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000010c_CLKINV_19456
    );
  quotient_11_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d6,
      O => quotient_11_DXMUX_19474
    );
  quotient_11_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d7,
      O => quotient_11_DYMUX_19469
    );
  quotient_11_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_11_CLKINV_19467
    );
  divisao_blk00000003_sig000000f1_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000ec,
      O => divisao_blk00000003_sig000000f1_DXMUX_19490
    );
  divisao_blk00000003_sig000000f1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000000eb,
      O => divisao_blk00000003_sig000000f1_DYMUX_19485
    );
  divisao_blk00000003_sig000000f1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000000f1_CLKINV_19483
    );
  divisao_blk00000003_sig0000010d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(17),
      O => divisao_blk00000003_sig0000010d_DYMUX_19499
    );
  divisao_blk00000003_sig0000010d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000010d_CLKINV_19497
    );
  divisao_blk00000003_sig0000011c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(2),
      O => divisao_blk00000003_sig0000011c_DYMUX_19508
    );
  divisao_blk00000003_sig0000011c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000011c_CLKINV_19506
    );
  divisao_blk00000003_sig0000010e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(16),
      O => divisao_blk00000003_sig0000010e_DYMUX_19517
    );
  divisao_blk00000003_sig0000010e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000010e_CLKINV_19515
    );
  quotient_9_DXMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d8,
      O => quotient_9_DXMUX_19533
    );
  quotient_9_DYMUX : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004d9,
      O => quotient_9_DYMUX_19528
    );
  quotient_9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => quotient_9_CLKINV_19526
    );
  divisao_blk00000003_sig0000011d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(1),
      O => divisao_blk00000003_sig0000011d_DYMUX_19542
    );
  divisao_blk00000003_sig0000011d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000011d_CLKINV_19540
    );
  divisao_blk00000003_sig0000010f_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(15),
      O => divisao_blk00000003_sig0000010f_DYMUX_19551
    );
  divisao_blk00000003_sig0000010f_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000010f_CLKINV_19549
    );
  divisao_blk00000003_sig00000389_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000377,
      O => divisao_blk00000003_sig00000389_DXMUX_19567
    );
  divisao_blk00000003_sig00000389_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000376,
      O => divisao_blk00000003_sig00000389_DYMUX_19562
    );
  divisao_blk00000003_sig00000389_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000389_CLKINV_19560
    );
  divisao_blk00000003_sig0000011e_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(0),
      O => divisao_blk00000003_sig0000011e_DYMUX_19576
    );
  divisao_blk00000003_sig0000011e_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000011e_CLKINV_19574
    );
  divisao_blk00000003_sig00000112_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(12),
      O => divisao_blk00000003_sig00000112_DXMUX_19592
    );
  divisao_blk00000003_sig00000112_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => dividend(13),
      O => divisao_blk00000003_sig00000112_DYMUX_19587
    );
  divisao_blk00000003_sig00000112_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000112_CLKINV_19585
    );
  divisao_blk00000003_sig00000399_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000388,
      O => divisao_blk00000003_sig00000399_DXMUX_19608
    );
  divisao_blk00000003_sig00000399_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000386,
      O => divisao_blk00000003_sig00000399_DYMUX_19603
    );
  divisao_blk00000003_sig00000399_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000399_CLKINV_19601
    );
  divisao_blk00000003_sig0000038a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000378,
      O => divisao_blk00000003_sig0000038a_DYMUX_19617
    );
  divisao_blk00000003_sig0000038a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000038a_CLKINV_19615
    );
  divisao_blk00000003_sig0000038b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000379,
      O => divisao_blk00000003_sig0000038b_DYMUX_19626
    );
  divisao_blk00000003_sig0000038b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000038b_CLKINV_19624
    );
  divisao_blk00000003_sig00000477_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000468,
      O => divisao_blk00000003_sig00000477_DXMUX_19642
    );
  divisao_blk00000003_sig00000477_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000467,
      O => divisao_blk00000003_sig00000477_DYMUX_19637
    );
  divisao_blk00000003_sig00000477_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000477_CLKINV_19635
    );
  divisao_blk00000003_sig0000038c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000037a,
      O => divisao_blk00000003_sig0000038c_DYMUX_19651
    );
  divisao_blk00000003_sig0000038c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000038c_CLKINV_19649
    );
  divisao_blk00000003_sig000003a9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000398,
      O => divisao_blk00000003_sig000003a9_DXMUX_19667
    );
  divisao_blk00000003_sig000003a9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000397,
      O => divisao_blk00000003_sig000003a9_DYMUX_19662
    );
  divisao_blk00000003_sig000003a9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003a9_CLKINV_19660
    );
  divisao_blk00000003_sig0000039a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000389,
      O => divisao_blk00000003_sig0000039a_DYMUX_19676
    );
  divisao_blk00000003_sig0000039a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000039a_CLKINV_19674
    );
  divisao_blk00000003_sig0000038d_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000037b,
      O => divisao_blk00000003_sig0000038d_DYMUX_19685
    );
  divisao_blk00000003_sig0000038d_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000038d_CLKINV_19683
    );
  divisao_blk00000003_sig00000487_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000477,
      O => divisao_blk00000003_sig00000487_DXMUX_19701
    );
  divisao_blk00000003_sig00000487_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000476,
      O => divisao_blk00000003_sig00000487_DYMUX_19696
    );
  divisao_blk00000003_sig00000487_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000487_CLKINV_19694
    );
  divisao_blk00000003_sig00000479_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000046a,
      O => divisao_blk00000003_sig00000479_DXMUX_19717
    );
  divisao_blk00000003_sig00000479_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000469,
      O => divisao_blk00000003_sig00000479_DYMUX_19712
    );
  divisao_blk00000003_sig00000479_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000479_CLKINV_19710
    );
  divisao_blk00000003_sig000003b7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a7,
      O => divisao_blk00000003_sig000003b7_DXMUX_19733
    );
  divisao_blk00000003_sig000003b7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a6,
      O => divisao_blk00000003_sig000003b7_DYMUX_19728
    );
  divisao_blk00000003_sig000003b7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003b7_CLKINV_19726
    );
  divisao_blk00000003_sig0000039b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000038a,
      O => divisao_blk00000003_sig0000039b_DYMUX_19742
    );
  divisao_blk00000003_sig0000039b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000039b_CLKINV_19740
    );
  divisao_blk00000003_sig000001b1_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000399,
      O => divisao_blk00000003_sig000001b1_DYMUX_19751
    );
  divisao_blk00000003_sig000001b1_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001b1_CLKINV_19749
    );
  divisao_blk00000003_sig0000039c_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000038b,
      O => divisao_blk00000003_sig0000039c_DYMUX_19760
    );
  divisao_blk00000003_sig0000039c_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000039c_CLKINV_19758
    );
  divisao_blk00000003_sig00000497_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000486,
      O => divisao_blk00000003_sig00000497_DXMUX_19776
    );
  divisao_blk00000003_sig00000497_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000485,
      O => divisao_blk00000003_sig00000497_DYMUX_19771
    );
  divisao_blk00000003_sig00000497_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000497_CLKINV_19769
    );
  divisao_blk00000003_sig00000489_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000479,
      O => divisao_blk00000003_sig00000489_DXMUX_19792
    );
  divisao_blk00000003_sig00000489_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000478,
      O => divisao_blk00000003_sig00000489_DYMUX_19787
    );
  divisao_blk00000003_sig00000489_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000489_CLKINV_19785
    );
  divisao_blk00000003_sig0000047a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000046b,
      O => divisao_blk00000003_sig0000047a_DYMUX_19801
    );
  divisao_blk00000003_sig0000047a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000047a_CLKINV_19799
    );
  divisao_blk00000003_sig000003b9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a9,
      O => divisao_blk00000003_sig000003b9_DXMUX_19817
    );
  divisao_blk00000003_sig000003b9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003a8,
      O => divisao_blk00000003_sig000003b9_DYMUX_19812
    );
  divisao_blk00000003_sig000003b9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003b9_CLKINV_19810
    );
  divisao_blk00000003_sig000003aa_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000039a,
      O => divisao_blk00000003_sig000003aa_DYMUX_19826
    );
  divisao_blk00000003_sig000003aa_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003aa_CLKINV_19824
    );
  divisao_blk00000003_sig0000047b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000046c,
      O => divisao_blk00000003_sig0000047b_DYMUX_19835
    );
  divisao_blk00000003_sig0000047b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000047b_CLKINV_19833
    );
  divisao_blk00000003_sig000003c7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b8,
      O => divisao_blk00000003_sig000003c7_DXMUX_19851
    );
  divisao_blk00000003_sig000003c7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b7,
      O => divisao_blk00000003_sig000003c7_DYMUX_19846
    );
  divisao_blk00000003_sig000003c7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003c7_CLKINV_19844
    );
  divisao_blk00000003_sig000003ab_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000039b,
      O => divisao_blk00000003_sig000003ab_DYMUX_19860
    );
  divisao_blk00000003_sig000003ab_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ab_CLKINV_19858
    );
  divisao_blk00000003_sig000004a7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000495,
      O => divisao_blk00000003_sig000004a7_DXMUX_19876
    );
  divisao_blk00000003_sig000004a7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000494,
      O => divisao_blk00000003_sig000004a7_DYMUX_19871
    );
  divisao_blk00000003_sig000004a7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004a7_CLKINV_19869
    );
  divisao_blk00000003_sig00000499_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000488,
      O => divisao_blk00000003_sig00000499_DXMUX_19892
    );
  divisao_blk00000003_sig00000499_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000487,
      O => divisao_blk00000003_sig00000499_DYMUX_19887
    );
  divisao_blk00000003_sig00000499_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000499_CLKINV_19885
    );
  divisao_blk00000003_sig0000048a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000047a,
      O => divisao_blk00000003_sig0000048a_DYMUX_19901
    );
  divisao_blk00000003_sig0000048a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000048a_CLKINV_19899
    );
  divisao_blk00000003_sig000003d5_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c7,
      O => divisao_blk00000003_sig000003d5_DXMUX_19917
    );
  divisao_blk00000003_sig000003d5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c6,
      O => divisao_blk00000003_sig000003d5_DYMUX_19912
    );
  divisao_blk00000003_sig000003d5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003d5_CLKINV_19910
    );
  divisao_blk00000003_sig000001cb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003aa,
      O => divisao_blk00000003_sig000001cb_DYMUX_19926
    );
  divisao_blk00000003_sig000001cb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001cb_CLKINV_19924
    );
  divisao_blk00000003_sig0000048b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000047b,
      O => divisao_blk00000003_sig0000048b_DYMUX_19935
    );
  divisao_blk00000003_sig0000048b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000048b_CLKINV_19933
    );
  divisao_blk00000003_sig000003c9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003bb,
      O => divisao_blk00000003_sig000003c9_DXMUX_19951
    );
  divisao_blk00000003_sig000003c9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003b9,
      O => divisao_blk00000003_sig000003c9_DYMUX_19946
    );
  divisao_blk00000003_sig000003c9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003c9_CLKINV_19944
    );
  divisao_blk00000003_sig000003ba_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ab,
      O => divisao_blk00000003_sig000003ba_DYMUX_19960
    );
  divisao_blk00000003_sig000003ba_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003ba_CLKINV_19958
    );
  divisao_blk00000003_sig000004b7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000310,
      O => divisao_blk00000003_sig000004b7_DXMUX_19976
    );
  divisao_blk00000003_sig000004b7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a4,
      O => divisao_blk00000003_sig000004b7_DYMUX_19971
    );
  divisao_blk00000003_sig000004b7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004b7_CLKINV_19969
    );
  divisao_blk00000003_sig000004a9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000497,
      O => divisao_blk00000003_sig000004a9_DXMUX_19992
    );
  divisao_blk00000003_sig000004a9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000496,
      O => divisao_blk00000003_sig000004a9_DYMUX_19987
    );
  divisao_blk00000003_sig000004a9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004a9_CLKINV_19985
    );
  divisao_blk00000003_sig0000049a_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000489,
      O => divisao_blk00000003_sig0000049a_DYMUX_20001
    );
  divisao_blk00000003_sig0000049a_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000049a_CLKINV_19999
    );
  divisao_blk00000003_sig000003d7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ca,
      O => divisao_blk00000003_sig000003d7_DXMUX_20017
    );
  divisao_blk00000003_sig000003d7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c8,
      O => divisao_blk00000003_sig000003d7_DYMUX_20012
    );
  divisao_blk00000003_sig000003d7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003d7_CLKINV_20010
    );
  divisao_blk00000003_sig000001e5_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003ba,
      O => divisao_blk00000003_sig000001e5_DYMUX_20026
    );
  divisao_blk00000003_sig000001e5_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000001e5_CLKINV_20024
    );
  divisao_blk00000003_sig0000049b_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000048a,
      O => divisao_blk00000003_sig0000049b_DYMUX_20035
    );
  divisao_blk00000003_sig0000049b_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig0000049b_CLKINV_20033
    );
  divisao_blk00000003_sig00000200_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003c9,
      O => divisao_blk00000003_sig00000200_DYMUX_20044
    );
  divisao_blk00000003_sig00000200_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig00000200_CLKINV_20042
    );
  divisao_blk00000003_sig000004c7_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b4,
      O => divisao_blk00000003_sig000004c7_DXMUX_20060
    );
  divisao_blk00000003_sig000004c7_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b3,
      O => divisao_blk00000003_sig000004c7_DYMUX_20055
    );
  divisao_blk00000003_sig000004c7_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004c7_CLKINV_20053
    );
  divisao_blk00000003_sig000004b9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a6,
      O => divisao_blk00000003_sig000004b9_DXMUX_20076
    );
  divisao_blk00000003_sig000004b9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a5,
      O => divisao_blk00000003_sig000004b9_DYMUX_20071
    );
  divisao_blk00000003_sig000004b9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004b9_CLKINV_20069
    );
  divisao_blk00000003_sig000004aa_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000498,
      O => divisao_blk00000003_sig000004aa_DYMUX_20085
    );
  divisao_blk00000003_sig000004aa_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004aa_CLKINV_20083
    );
  divisao_blk00000003_sig000004ab_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig00000499,
      O => divisao_blk00000003_sig000004ab_DYMUX_20094
    );
  divisao_blk00000003_sig000004ab_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ab_CLKINV_20092
    );
  divisao_blk00000003_sig000003d9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003cc,
      O => divisao_blk00000003_sig000003d9_DXMUX_20110
    );
  divisao_blk00000003_sig000003d9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000003cb,
      O => divisao_blk00000003_sig000003d9_DYMUX_20105
    );
  divisao_blk00000003_sig000003d9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000003d9_CLKINV_20103
    );
  divisao_blk00000003_sig000004c9_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b6,
      O => divisao_blk00000003_sig000004c9_DXMUX_20126
    );
  divisao_blk00000003_sig000004c9_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b5,
      O => divisao_blk00000003_sig000004c9_DYMUX_20121
    );
  divisao_blk00000003_sig000004c9_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004c9_CLKINV_20119
    );
  divisao_blk00000003_sig000004ba_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a7,
      O => divisao_blk00000003_sig000004ba_DYMUX_20135
    );
  divisao_blk00000003_sig000004ba_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ba_CLKINV_20133
    );
  divisao_blk00000003_sig000004bb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004a8,
      O => divisao_blk00000003_sig000004bb_DYMUX_20144
    );
  divisao_blk00000003_sig000004bb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004bb_CLKINV_20142
    );
  divisao_blk00000003_sig000004ca_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig000004b7,
      O => divisao_blk00000003_sig000004ca_DYMUX_20153
    );
  divisao_blk00000003_sig000004ca_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004ca_CLKINV_20151
    );
  divisao_blk00000003_blk000003ff : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004cb_DYMUX_20162,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004cb_CLKINV_20160,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004cb
    );
  divisao_blk00000003_sig000004cb_DYMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => divisao_blk00000003_sig0000032a,
      O => divisao_blk00000003_sig000004cb_DYMUX_20162
    );
  divisao_blk00000003_sig000004cb_CLKINV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_BUFGP,
      O => divisao_blk00000003_sig000004cb_CLKINV_20160
    );
  sub2_not00011 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => s_current(13),
      ADR2 => N5,
      ADR3 => VCC,
      O => sub2_not00011_20175
    );
  sub2_not00011_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => sub2_not00011_20175,
      O => sub2_not00011_0
    );
  addra_mux0002_0_11 : X_LUT4
    generic map(
      INIT => X"FFEA"
    )
    port map (
      ADR0 => s_current(20),
      ADR1 => number_of_workers_0_0_not0000,
      ADR2 => s_current(22),
      ADR3 => N12,
      O => N01_pack_1
    );
  addra_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(0),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(0)
    );
  addra_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_0_DXMUX_20204,
      GE => VCC,
      CLK => NlwInverterSignal_addra_0_CLK,
      SET => GND,
      RST => GND,
      O => addra(0)
    );
  addra_0_DXMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_mux0002(0),
      O => addra_0_DXMUX_20204
    );
  addra_0_YUSED : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => N01_pack_1,
      O => N01
    );
  addra_0_CLKINV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => addra_not0001_0,
      O => addra_0_CLKINVNOT
    );
  Madd_power_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(0),
      ADR1 => sub2(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(0)
    );
  Madd_power_addsub0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(7),
      ADR1 => sub2(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(7)
    );
  Madd_power_addsub0000_lut_10_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(10),
      ADR1 => sub2(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(10)
    );
  divisao_blk00000003_blk00000209 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002bf_DYMUX_6939,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002bf_CLKINV_6920,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002c0
    );
  divisao_blk00000003_blk0000043c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000017d,
      ADR1 => divisao_blk00000003_sig0000008f,
      ADR2 => divisao_blk00000003_sig00000078,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000017b
    );
  divisao_blk00000003_blk00000451 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001b4,
      ADR1 => divisao_blk00000003_sig000000a1,
      ADR2 => divisao_blk00000003_sig0000007e,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001bf
    );
  divisao_blk00000003_blk0000022c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002f1_DXMUX_7902,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f1_CLKINV_7871,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f1
    );
  divisao_blk00000003_blk00000490 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000004c,
      ADR1 => divisao_blk00000003_sig000000d5,
      ADR2 => divisao_blk00000003_sig000002dc,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002ef
    );
  divisao_blk00000003_blk00000491 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002d7,
      ADR1 => divisao_blk00000003_sig000000d6,
      ADR2 => divisao_blk00000003_sig000002dc,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002eb
    );
  divisao_blk00000003_blk0000022d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002f1_DYMUX_7885,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002f1_CLKINV_7871,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002f2
    );
  divisao_blk00000003_blk0000014e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000001b7_DXMUX_7856,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b7_CLKINV_7842,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b7
    );
  divisao_blk00000003_blk0000014c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001b6_DXMUX_7835,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b6_CLKINV_7800,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b6
    );
  divisao_blk00000003_blk0000015b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001cc_DXMUX_8067,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001cc_CLKINV_8036,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001cc
    );
  divisao_blk00000003_blk00000498 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002f2,
      ADR1 => divisao_blk00000003_sig000000dc,
      ADR2 => divisao_blk00000003_sig000002f6,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000302
    );
  divisao_blk00000003_blk00000242 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000030d_DYMUX_8932,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000030d_CLKINV_8913,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000030e
    );
  divisao_blk00000003_blk00000499 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002f3,
      ADR1 => divisao_blk00000003_sig000000dd,
      ADR2 => divisao_blk00000003_sig000002f6,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002ff
    );
  divisao_blk00000003_blk0000023f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000030b_DXMUX_8898,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000030b_CLKINV_8867,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000030b
    );
  divisao_blk00000003_blk00000496 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000046,
      ADR1 => divisao_blk00000003_sig000000da,
      ADR2 => divisao_blk00000003_sig000002f6,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000309
    );
  divisao_blk00000003_blk00000497 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002f1,
      ADR1 => divisao_blk00000003_sig000000db,
      ADR2 => divisao_blk00000003_sig000002f6,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000305
    );
  divisao_blk00000003_blk00000240 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000030b_DYMUX_8881,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000030b_CLKINV_8867,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000030c
    );
  divisao_blk00000003_blk00000187 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000207_DXMUX_8852,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000207_CLKINV_8838,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000207
    );
  divisao_blk00000003_blk00000460 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000021b,
      ADR1 => divisao_blk00000003_sig000000ad,
      ADR2 => divisao_blk00000003_sig00000206,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000219
    );
  divisao_blk00000003_blk00000198 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000220_DXMUX_9161,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000220_CLKINV_9126,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000220
    );
  divisao_blk00000003_blk0000027a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000035b_DXMUX_9284,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000035b_CLKINV_9250,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000035b
    );
  divisao_blk00000003_blk0000016e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001e6_DXMUX_9400,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001e6_CLKINV_9369,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001e6
    );
  divisao_blk00000003_blk00000170 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001e8_DXMUX_9449,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001e8_CLKINV_9415,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001e8
    );
  divisao_blk00000003_blk00000469 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000021e,
      ADR1 => divisao_blk00000003_sig000000b5,
      ADR2 => divisao_blk00000003_sig00000221,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000022a
    );
  divisao_blk00000003_blk000001ac : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000023b_DYMUX_9648,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000023b_CLKINV_9628,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000023c
    );
  divisao_blk00000003_blk0000046c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000251,
      ADR1 => divisao_blk00000003_sig000000b7,
      ADR2 => divisao_blk00000003_sig0000023c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000024f
    );
  divisao_blk00000003_blk000001be : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000256_DXMUX_9828,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000256_CLKINV_9793,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000256
    );
  divisao_blk00000003_blk0000027f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000135_DYMUX_10002,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000135_CLKINV_10000,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000149
    );
  Maddsub_addra_share0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9996"
    )
    port map (
      ADR0 => addra(0),
      ADR1 => s_current(20),
      ADR2 => s_current(4),
      ADR3 => s_current(14),
      O => Maddsub_addra_share0000_lut_0_Q_10804
    );
  Maddsub_addra_share0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"AAA9"
    )
    port map (
      ADR0 => addra(1),
      ADR1 => s_current(20),
      ADR2 => s_current(4),
      ADR3 => s_current(14),
      O => Maddsub_addra_share0000_lut_1_Q_10791
    );
  s_current_or0000_wg_lut_4_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => s_current(22),
      ADR1 => s_current(19),
      ADR2 => s_current(2),
      ADR3 => s_current(21),
      O => s_current_or0000_wg_lut(4)
    );
  s_current_or0000_wg_lut_2_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => s_current(15),
      ADR1 => s_current(13),
      ADR2 => s_current(7),
      ADR3 => s_current(14),
      O => s_current_or0000_wg_lut(2)
    );
  s_current_or0000_wg_lut_3_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => s_current(18),
      ADR1 => s_current(16),
      ADR2 => s_current(3),
      ADR3 => s_current(17),
      O => s_current_or0000_wg_lut(3)
    );
  s_current_or0000_wg_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => s_current(1),
      ADR1 => s_current(23),
      ADR2 => s_current(4),
      ADR3 => s_current(0),
      O => s_current_or0000_wg_lut(5)
    );
  Mcompar_sub_cmp_gt0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => avg(3),
      ADR1 => dia(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_sub_cmp_gt0000_lut(3)
    );
  number_of_workers_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => number_of_workers_3_DXMUX_12026,
      GE => number_of_workers_3_CEINV_12004,
      CLK => NlwInverterSignal_number_of_workers_3_CLK,
      SET => GND,
      RST => GND,
      O => number_of_workers(3)
    );
  Madd_number_of_workers_add0000_xor_3_11 : X_LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      ADR0 => number_of_workers(0),
      ADR1 => number_of_workers(3),
      ADR2 => number_of_workers(1),
      ADR3 => number_of_workers(2),
      O => number_of_workers_add0000(3)
    );
  Madd_number_of_workers_add0000_xor_2_11 : X_LUT4
    generic map(
      INIT => X"6C6C"
    )
    port map (
      ADR0 => number_of_workers(0),
      ADR1 => number_of_workers(2),
      ADR2 => number_of_workers(1),
      ADR3 => VCC,
      O => number_of_workers_add0000(2)
    );
  number_of_workers_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => number_of_workers_3_DYMUX_12014,
      GE => number_of_workers_3_CEINV_12004,
      CLK => NlwInverterSignal_number_of_workers_2_CLK,
      SET => GND,
      RST => GND,
      O => number_of_workers(2)
    );
  s_current_18 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_18_DXMUX_11989,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_18_CLK,
      SET => GND,
      RST => GND,
      O => s_current(18)
    );
  power_and00001 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => N5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_and0000
    );
  s_current_17 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_18_DYMUX_11976,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_17_CLK,
      SET => GND,
      RST => GND,
      O => s_current(17)
    );
  power_not000111 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => N5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N35
    );
  s_current_16 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_16_DXMUX_11955,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_16_CLK,
      SET => GND,
      RST => GND,
      O => s_current(16)
    );
  addra_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(1),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(1)
    );
  addra_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_8_DYMUX_12320,
      GE => VCC,
      CLK => NlwInverterSignal_addra_1_CLK,
      SET => GND,
      RST => GND,
      O => addra(1)
    );
  dividend_15 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_15_DXMUX_12231,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_15_CLK,
      SET => GND,
      RST => GND,
      O => dividend(15)
    );
  addra_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(8),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(8)
    );
  power_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_3_DXMUX_13383,
      GE => VCC,
      CLK => NlwInverterSignal_power_3_CLK,
      SET => GND,
      RST => GND,
      O => power(3)
    );
  power_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(3)
    );
  power_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_3_DYMUX_13370,
      GE => VCC,
      CLK => NlwInverterSignal_power_2_CLK,
      SET => GND,
      RST => GND,
      O => power(2)
    );
  power_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(2)
    );
  sub2_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_1_DXMUX_13689,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_1_CLK,
      SET => GND,
      RST => GND,
      O => sub2(1)
    );
  dividend_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_9_DXMUX_13655,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_9_CLK,
      SET => GND,
      RST => GND,
      O => dividend(9)
    );
  power_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_1_DXMUX_13349,
      GE => VCC,
      CLK => NlwInverterSignal_power_1_CLK,
      SET => GND,
      RST => GND,
      O => power(1)
    );
  power_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(1)
    );
  power_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(0)
    );
  power_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_1_DYMUX_13336,
      GE => VCC,
      CLK => NlwInverterSignal_power_0_CLK,
      SET => GND,
      RST => GND,
      O => power(0)
    );
  dividend_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(9),
      ADR2 => s_current(15),
      ADR3 => power(9),
      O => dividend_mux0000(9)
    );
  dividend_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => sum(8),
      ADR2 => s_current(15),
      ADR3 => power(8),
      O => dividend_mux0000(8)
    );
  dividend_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dividend_9_DYMUX_13644,
      GE => VCC,
      CLK => NlwInverterSignal_dividend_8_CLK,
      SET => GND,
      RST => GND,
      O => dividend(8)
    );
  sub2_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(1)
    );
  sub2_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_1_DYMUX_13676,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_0_CLK,
      SET => GND,
      RST => GND,
      O => sub2(0)
    );
  avg_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_11_DYMUX_14904,
      GE => VCC,
      CLK => NlwInverterSignal_avg_10_CLK,
      SET => GND,
      RST => GND,
      O => avg(10)
    );
  variance_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variance_3_DXMUX_14701,
      GE => VCC,
      CLK => NlwInverterSignal_variance_3_CLK,
      SET => GND,
      RST => GND,
      O => variance(3)
    );
  variance_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variance_3_DYMUX_14696,
      GE => VCC,
      CLK => NlwInverterSignal_variance_2_CLK,
      SET => GND,
      RST => GND,
      O => variance(2)
    );
  variance_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variance_1_DXMUX_14685,
      GE => VCC,
      CLK => NlwInverterSignal_variance_1_CLK,
      SET => GND,
      RST => GND,
      O => variance(1)
    );
  variance_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variance_1_DYMUX_14680,
      GE => VCC,
      CLK => NlwInverterSignal_variance_0_CLK,
      SET => GND,
      RST => GND,
      O => variance(0)
    );
  Madd_sum_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => sum(1),
      ADR1 => dia(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_sum_addsub0000_lut(1)
    );
  Madd_sum_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => sum(0),
      ADR1 => dia(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_sum_addsub0000_lut(0)
    );
  Madd_sum_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => sum(3),
      ADR1 => dia(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_sum_addsub0000_lut(3)
    );
  Madd_sum_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => sum(2),
      ADR1 => dia(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_sum_addsub0000_lut(2)
    );
  Madd_sum_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => sum(4),
      ADR1 => dia(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_sum_addsub0000_lut(4)
    );
  sum_21_rt : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_21_rt_6214
    );
  Madd_power_addsub0000_lut_1_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(1),
      ADR1 => sub2(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(1)
    );
  Madd_power_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(3),
      ADR1 => sub2(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(3)
    );
  Madd_power_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(2),
      ADR1 => sub2(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(2)
    );
  Madd_power_addsub0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(5),
      ADR1 => sub2(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(5)
    );
  Madd_power_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(4),
      ADR1 => sub2(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(4)
    );
  Madd_power_addsub0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(6),
      ADR1 => sub2(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(6)
    );
  Madd_power_addsub0000_lut_9_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(9),
      ADR1 => sub2(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(9)
    );
  Madd_power_addsub0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(8),
      ADR1 => sub2(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(8)
    );
  Madd_power_addsub0000_lut_11_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(11),
      ADR1 => sub2(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(11)
    );
  Madd_power_addsub0000_lut_13_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(13),
      ADR1 => sub2(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(13)
    );
  Madd_power_addsub0000_lut_12_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(12),
      ADR1 => sub2(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(12)
    );
  Madd_power_addsub0000_lut_15_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(15),
      ADR1 => sub2(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(15)
    );
  Madd_power_addsub0000_lut_14_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(14),
      ADR1 => sub2(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(14)
    );
  Madd_power_addsub0000_lut_16_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(16),
      ADR1 => sub2(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(16)
    );
  Madd_power_addsub0000_lut_19_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(19),
      ADR1 => sub2(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(19)
    );
  Madd_power_addsub0000_lut_21_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(21),
      ADR1 => sub2(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(21)
    );
  Madd_power_addsub0000_lut_20_Q : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => power(20),
      ADR1 => sub2(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Madd_power_addsub0000_lut(20)
    );
  Msub_sub_addsub0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"A695"
    )
    port map (
      ADR0 => sub_mux0000_0_0,
      ADR1 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR2 => dia(0),
      ADR3 => avg(0),
      O => Msub_sub_addsub0000_lut(0)
    );
  Msub_sub_addsub0000_lut_3_Q : X_LUT4
    generic map(
      INIT => X"C3C3"
    )
    port map (
      ADR0 => sub_mux0000_3_0,
      ADR1 => avg(3),
      ADR2 => dia(3),
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(3)
    );
  Msub_sub_addsub0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"C3C3"
    )
    port map (
      ADR0 => sub_mux0000_2_0,
      ADR1 => avg(2),
      ADR2 => dia(2),
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(2)
    );
  Msub_sub_addsub0000_lut_5_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => avg(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(5)
    );
  Msub_sub_addsub0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"C3C3"
    )
    port map (
      ADR0 => sub_mux0000_4_0,
      ADR1 => avg(4),
      ADR2 => dia(4),
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(4)
    );
  Msub_sub_addsub0000_lut_7_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => avg(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(7)
    );
  Msub_sub_addsub0000_lut_6_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => avg(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(6)
    );
  Msub_sub_addsub0000_lut_8_1_INV_0 : X_LUT4
    generic map(
      INIT => X"3333"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => avg(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(8)
    );
  Msub_sub_addsub0000_lut_10_1_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => avg(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => Msub_sub_addsub0000_lut(10)
    );
  divisao_blk00000003_blk00000485 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002a3,
      ADR1 => divisao_blk00000003_sig000000cc,
      ADR2 => divisao_blk00000003_sig000002a8,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002b7
    );
  divisao_blk00000003_blk00000207 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002bd_DYMUX_6888,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002bd_CLKINV_6874,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002be
    );
  divisao_blk00000003_blk00000484 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000005b,
      ADR1 => divisao_blk00000003_sig000000cb,
      ADR2 => divisao_blk00000003_sig000002a8,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002bb
    );
  divisao_blk00000003_blk00000206 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002bd_DXMUX_6905,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002bd_CLKINV_6874,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002bd
    );
  divisao_blk00000003_blk00000486 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002a4,
      ADR1 => divisao_blk00000003_sig000000cd,
      ADR2 => divisao_blk00000003_sig000002a8,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002b4
    );
  divisao_blk00000003_blk00000208 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002bf_DXMUX_6954,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002bf_CLKINV_6920,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002bf
    );
  divisao_blk00000003_blk00000489 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002a7,
      ADR1 => divisao_blk00000003_sig000002a8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002ab
    );
  divisao_blk00000003_blk0000020b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002c1_DYMUX_6988,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002c1_CLKINV_6968,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002c2
    );
  divisao_blk00000003_blk00000488 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002a6,
      ADR1 => divisao_blk00000003_sig000000cf,
      ADR2 => divisao_blk00000003_sig000002a8,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002ae
    );
  divisao_blk00000003_blk0000020a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002c1_DXMUX_7003,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002c1_CLKINV_6968,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002c1
    );
  divisao_blk00000003_blk0000020c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000002c3_DXMUX_7024,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002c3_CLKINV_7010,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002c3
    );
  divisao_blk00000003_blk0000043d : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000164,
      ADR1 => divisao_blk00000003_sig00000090,
      ADR2 => divisao_blk00000003_sig00000078,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000177
    );
  divisao_blk00000003_blk00000123 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000017e_DYMUX_7053,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000017e_CLKINV_7039,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000017f
    );
  divisao_blk00000003_blk00000122 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000017e_DXMUX_7070,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000017e_CLKINV_7039,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000017e
    );
  divisao_blk00000003_blk0000043f : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000166,
      ADR1 => divisao_blk00000003_sig00000092,
      ADR2 => divisao_blk00000003_sig00000078,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000171
    );
  divisao_blk00000003_blk00000125 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000180_DYMUX_7104,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000180_CLKINV_7085,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000181
    );
  divisao_blk00000003_blk0000043e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000165,
      ADR1 => divisao_blk00000003_sig00000091,
      ADR2 => divisao_blk00000003_sig00000078,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000174
    );
  divisao_blk00000003_blk00000127 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000182_DYMUX_7153,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000182_CLKINV_7133,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000074
    );
  divisao_blk00000003_blk00000440 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000167,
      ADR1 => divisao_blk00000003_sig00000093,
      ADR2 => divisao_blk00000003_sig00000078,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000016e
    );
  divisao_blk00000003_blk00000126 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000182_DXMUX_7168,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000182_CLKINV_7133,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000182
    );
  divisao_blk00000003_blk000002bb : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000183_DYMUX_7179,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000183_CLKINV_7177,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000197
    );
  divisao_blk00000003_blk00000128 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000183_DXMUX_7196,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000183_CLKINV_7177,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000183
    );
  divisao_blk00000003_blk00000443 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000017e,
      ADR1 => divisao_blk00000003_sig00000095,
      ADR2 => divisao_blk00000003_sig00000074,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000191
    );
  divisao_blk00000003_blk00000136 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000198_DYMUX_7225,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000198_CLKINV_7211,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000199
    );
  divisao_blk00000003_blk00000442 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000197,
      ADR1 => divisao_blk00000003_sig00000094,
      ADR2 => divisao_blk00000003_sig00000074,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000195
    );
  divisao_blk00000003_blk00000135 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000198_DXMUX_7242,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000198_CLKINV_7211,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000198
    );
  divisao_blk00000003_blk00000445 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000180,
      ADR1 => divisao_blk00000003_sig00000097,
      ADR2 => divisao_blk00000003_sig00000074,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000018b
    );
  divisao_blk00000003_blk00000138 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000019a_DYMUX_7276,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000019a_CLKINV_7257,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000019b
    );
  divisao_blk00000003_blk00000444 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000017f,
      ADR1 => divisao_blk00000003_sig00000096,
      ADR2 => divisao_blk00000003_sig00000074,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000018e
    );
  divisao_blk00000003_blk00000137 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000019a_DXMUX_7291,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000019a_CLKINV_7257,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000019a
    );
  divisao_blk00000003_blk00000447 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000182,
      ADR1 => divisao_blk00000003_sig00000074,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000185
    );
  divisao_blk00000003_blk0000013a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000019c_DYMUX_7325,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000019c_CLKINV_7305,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000006a
    );
  divisao_blk00000003_blk00000446 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000181,
      ADR1 => divisao_blk00000003_sig00000098,
      ADR2 => divisao_blk00000003_sig00000074,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000188
    );
  divisao_blk00000003_blk00000139 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000019c_DXMUX_7340,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000019c_CLKINV_7305,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000019c
    );
  divisao_blk00000003_blk0000013b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000019d_DXMUX_7361,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000019d_CLKINV_7347,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000019d
    );
  divisao_blk00000003_blk0000048b : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002bd,
      ADR1 => divisao_blk00000003_sig000000d1,
      ADR2 => divisao_blk00000003_sig000002c2,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002d1
    );
  divisao_blk00000003_blk0000021a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002d7_DYMUX_7390,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002d7_CLKINV_7376,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002d8
    );
  divisao_blk00000003_blk0000048a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000053,
      ADR1 => divisao_blk00000003_sig000000d0,
      ADR2 => divisao_blk00000003_sig000002c2,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002d5
    );
  divisao_blk00000003_blk00000219 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002d7_DXMUX_7407,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002d7_CLKINV_7376,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002d7
    );
  divisao_blk00000003_blk0000048d : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002bf,
      ADR1 => divisao_blk00000003_sig000000d3,
      ADR2 => divisao_blk00000003_sig000002c2,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002cb
    );
  divisao_blk00000003_blk0000021c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002d9_DYMUX_7441,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002d9_CLKINV_7422,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002da
    );
  divisao_blk00000003_blk0000048c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002be,
      ADR1 => divisao_blk00000003_sig000000d2,
      ADR2 => divisao_blk00000003_sig000002c2,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002ce
    );
  divisao_blk00000003_blk0000021b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002d9_DXMUX_7456,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002d9_CLKINV_7422,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002d9
    );
  divisao_blk00000003_blk0000048f : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002c1,
      ADR1 => divisao_blk00000003_sig000002c2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002c5
    );
  divisao_blk00000003_blk0000021e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002db_DYMUX_7490,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002db_CLKINV_7470,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002dc
    );
  divisao_blk00000003_blk0000048e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002c0,
      ADR1 => divisao_blk00000003_sig000000d4,
      ADR2 => divisao_blk00000003_sig000002c2,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002c8
    );
  divisao_blk00000003_blk0000021d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002db_DXMUX_7505,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002db_CLKINV_7470,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002db
    );
  divisao_blk00000003_blk0000021f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000002dd_DXMUX_7526,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002dd_CLKINV_7512,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002dd
    );
  divisao_blk00000003_blk00000437 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000014a,
      ADR1 => divisao_blk00000003_sig0000008b,
      ADR2 => divisao_blk00000003_sig0000007b,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000015d
    );
  divisao_blk00000003_blk00000110 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000164_DYMUX_7555,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000164_CLKINV_7541,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000165
    );
  divisao_blk00000003_blk00000436 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000163,
      ADR1 => divisao_blk00000003_sig0000008a,
      ADR2 => divisao_blk00000003_sig0000007b,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000161
    );
  divisao_blk00000003_blk0000010f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000164_DXMUX_7572,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000164_CLKINV_7541,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000164
    );
  divisao_blk00000003_blk00000439 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000014c,
      ADR1 => divisao_blk00000003_sig0000008d,
      ADR2 => divisao_blk00000003_sig0000007b,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000157
    );
  divisao_blk00000003_blk00000112 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000166_DYMUX_7606,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000166_CLKINV_7587,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000167
    );
  divisao_blk00000003_blk00000438 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000014b,
      ADR1 => divisao_blk00000003_sig0000008c,
      ADR2 => divisao_blk00000003_sig0000007b,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000015a
    );
  divisao_blk00000003_blk00000111 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000166_DXMUX_7621,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000166_CLKINV_7587,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000166
    );
  divisao_blk00000003_blk0000043b : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000014e,
      ADR1 => divisao_blk00000003_sig0000007b,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000151
    );
  divisao_blk00000003_blk00000114 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000168_DYMUX_7655,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000168_CLKINV_7635,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000078
    );
  divisao_blk00000003_blk0000043a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000014d,
      ADR1 => divisao_blk00000003_sig0000008e,
      ADR2 => divisao_blk00000003_sig0000007b,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000154
    );
  divisao_blk00000003_blk00000113 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000168_DXMUX_7670,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000168_CLKINV_7635,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000168
    );
  divisao_blk00000003_blk00000115 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000169_DXMUX_7691,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000169_CLKINV_7677,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000169
    );
  divisao_blk00000003_blk00000449 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000198,
      ADR1 => divisao_blk00000003_sig0000009a,
      ADR2 => divisao_blk00000003_sig0000006a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001ab
    );
  divisao_blk00000003_blk00000149 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001b2_DYMUX_7720,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b2_CLKINV_7706,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b3
    );
  divisao_blk00000003_blk00000448 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001b1,
      ADR1 => divisao_blk00000003_sig00000099,
      ADR2 => divisao_blk00000003_sig0000006a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001af
    );
  divisao_blk00000003_blk00000148 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001b2_DXMUX_7737,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b2_CLKINV_7706,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b2
    );
  divisao_blk00000003_blk0000044b : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000019a,
      ADR1 => divisao_blk00000003_sig0000009c,
      ADR2 => divisao_blk00000003_sig0000006a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001a5
    );
  divisao_blk00000003_blk0000014b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001b4_DYMUX_7771,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b4_CLKINV_7752,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b5
    );
  divisao_blk00000003_blk0000044a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000199,
      ADR1 => divisao_blk00000003_sig0000009b,
      ADR2 => divisao_blk00000003_sig0000006a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001a8
    );
  divisao_blk00000003_blk0000014a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001b4_DXMUX_7786,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b4_CLKINV_7752,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b4
    );
  divisao_blk00000003_blk0000044d : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000019c,
      ADR1 => divisao_blk00000003_sig0000006a,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000019f
    );
  divisao_blk00000003_blk0000014d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001b6_DYMUX_7820,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b6_CLKINV_7800,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000007e
    );
  divisao_blk00000003_blk0000044c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000019b,
      ADR1 => divisao_blk00000003_sig0000009d,
      ADR2 => divisao_blk00000003_sig0000006a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001a2
    );
  divisao_blk00000003_blk0000015e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001ce_DYMUX_8101,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001ce_CLKINV_8082,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001cf
    );
  divisao_blk00000003_blk00000450 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001b3,
      ADR1 => divisao_blk00000003_sig000000a0,
      ADR2 => divisao_blk00000003_sig0000007e,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001c2
    );
  divisao_blk00000003_blk0000015d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001ce_DXMUX_8116,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001ce_CLKINV_8082,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001ce
    );
  divisao_blk00000003_blk00000453 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001b6,
      ADR1 => divisao_blk00000003_sig0000007e,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001b9
    );
  divisao_blk00000003_blk00000160 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001d0_DYMUX_8150,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001d0_CLKINV_8130,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000005c
    );
  divisao_blk00000003_blk00000452 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001b5,
      ADR1 => divisao_blk00000003_sig000000a2,
      ADR2 => divisao_blk00000003_sig0000007e,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001bc
    );
  divisao_blk00000003_blk0000015f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001d0_DXMUX_8165,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001d0_CLKINV_8130,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001d0
    );
  divisao_blk00000003_blk00000161 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000001d1_DXMUX_8186,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001d1_CLKINV_8172,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001d1
    );
  divisao_blk00000003_blk0000049d : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000030b,
      ADR1 => divisao_blk00000003_sig000000e0,
      ADR2 => divisao_blk00000003_sig00000310,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000031f
    );
  divisao_blk00000003_blk00000253 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000325_DYMUX_8215,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000325_CLKINV_8201,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000326
    );
  divisao_blk00000003_blk0000049c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000041,
      ADR1 => divisao_blk00000003_sig000000df,
      ADR2 => divisao_blk00000003_sig00000310,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000323
    );
  divisao_blk00000003_blk00000252 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000325_DXMUX_8232,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000325_CLKINV_8201,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000325
    );
  divisao_blk00000003_blk0000049f : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000030d,
      ADR1 => divisao_blk00000003_sig000000e2,
      ADR2 => divisao_blk00000003_sig00000310,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000319
    );
  divisao_blk00000003_blk00000255 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000327_DYMUX_8266,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000327_CLKINV_8247,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000328
    );
  divisao_blk00000003_blk0000049e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000030c,
      ADR1 => divisao_blk00000003_sig000000e1,
      ADR2 => divisao_blk00000003_sig00000310,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000031c
    );
  divisao_blk00000003_blk00000254 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000327_DXMUX_8281,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000327_CLKINV_8247,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000327
    );
  divisao_blk00000003_blk000004a1 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000030f,
      ADR1 => divisao_blk00000003_sig00000310,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000313
    );
  divisao_blk00000003_blk00000257 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000329_DYMUX_8315,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000329_CLKINV_8295,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000032a
    );
  divisao_blk00000003_blk000004a0 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000030e,
      ADR1 => divisao_blk00000003_sig000000e3,
      ADR2 => divisao_blk00000003_sig00000310,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000316
    );
  divisao_blk00000003_blk00000256 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000329_DXMUX_8330,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000329_CLKINV_8295,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000329
    );
  divisao_blk00000003_blk00000258 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000032b_DXMUX_8351,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000032b_CLKINV_8337,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000032b
    );
  divisao_blk00000003_blk000004af : X_LUT4
    generic map(
      INIT => X"7878"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000000ef,
      ADR1 => divisao_blk00000003_sig0000035e,
      ADR2 => divisao_blk00000003_sig0000035a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000004ef
    );
  divisao_blk00000003_blk00000428 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_fractional_0_DYMUX_8381,
      CE => VCC,
      CLK => divisao_fractional_0_CLKINV_8366,
      SET => GND,
      RST => GND,
      O => divisao_fractional(1)
    );
  divisao_blk00000003_blk000004ae : X_LUT4
    generic map(
      INIT => X"7878"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000000ee,
      ADR1 => divisao_blk00000003_sig0000035e,
      ADR2 => divisao_blk00000003_sig00000359,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000004f5
    );
  divisao_blk00000003_blk00000427 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_fractional_0_DXMUX_8399,
      CE => VCC,
      CLK => divisao_fractional_0_CLKINV_8366,
      SET => GND,
      RST => GND,
      O => divisao_fractional(0)
    );
  divisao_blk00000003_blk000004b1 : X_LUT4
    generic map(
      INIT => X"7878"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000000f1,
      ADR1 => divisao_blk00000003_sig0000035e,
      ADR2 => divisao_blk00000003_sig0000035c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000004e7
    );
  divisao_blk00000003_blk0000042a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_fractional_2_DYMUX_8434,
      CE => VCC,
      CLK => divisao_fractional_2_CLKINV_8414,
      SET => GND,
      RST => GND,
      O => divisao_fractional(3)
    );
  divisao_blk00000003_blk000004b0 : X_LUT4
    generic map(
      INIT => X"7878"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000000f0,
      ADR1 => divisao_blk00000003_sig0000035e,
      ADR2 => divisao_blk00000003_sig0000035b,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000004eb
    );
  divisao_blk00000003_blk00000429 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_fractional_2_DXMUX_8450,
      CE => VCC,
      CLK => divisao_fractional_2_CLKINV_8414,
      SET => GND,
      RST => GND,
      O => divisao_fractional(2)
    );
  divisao_blk00000003_blk0000042c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_fractional_4_DYMUX_8485,
      CE => VCC,
      CLK => divisao_fractional_4_CLKINV_8464,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004f8
    );
  divisao_blk00000003_blk000004b2 : X_LUT4
    generic map(
      INIT => X"7878"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000000f2,
      ADR1 => divisao_blk00000003_sig0000035e,
      ADR2 => divisao_blk00000003_sig0000035d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000004e2
    );
  divisao_blk00000003_blk0000042b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_fractional_4_DXMUX_8501,
      CE => VCC,
      CLK => divisao_fractional_4_CLKINV_8464,
      SET => GND,
      RST => GND,
      O => divisao_fractional(4)
    );
  divisao_blk00000003_blk0000042d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000004f9_DXMUX_8522,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004f9_CLKINV_8508,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004f9
    );
  divisao_blk00000003_blk000004a3 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000325,
      ADR1 => divisao_blk00000003_sig000000e5,
      ADR2 => divisao_blk00000003_sig0000032a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000339
    );
  divisao_blk00000003_blk00000266 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000033f_DYMUX_8551,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000033f_CLKINV_8537,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000340
    );
  divisao_blk00000003_blk000004a2 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000003d,
      ADR1 => divisao_blk00000003_sig000000e4,
      ADR2 => divisao_blk00000003_sig0000032a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000033d
    );
  divisao_blk00000003_blk00000265 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000033f_DXMUX_8568,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000033f_CLKINV_8537,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000033f
    );
  divisao_blk00000003_blk000004a5 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000327,
      ADR1 => divisao_blk00000003_sig000000e7,
      ADR2 => divisao_blk00000003_sig0000032a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000333
    );
  divisao_blk00000003_blk00000268 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000341_DYMUX_8602,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000341_CLKINV_8583,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000342
    );
  divisao_blk00000003_blk000004a4 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000326,
      ADR1 => divisao_blk00000003_sig000000e6,
      ADR2 => divisao_blk00000003_sig0000032a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000336
    );
  divisao_blk00000003_blk00000267 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000341_DXMUX_8617,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000341_CLKINV_8583,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000341
    );
  divisao_blk00000003_blk000004a7 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000329,
      ADR1 => divisao_blk00000003_sig0000032a,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000032d
    );
  divisao_blk00000003_blk0000026a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000343_DYMUX_8651,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000343_CLKINV_8631,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000344
    );
  divisao_blk00000003_blk000004a6 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000328,
      ADR1 => divisao_blk00000003_sig000000e8,
      ADR2 => divisao_blk00000003_sig0000032a,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000330
    );
  divisao_blk00000003_blk00000269 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000343_DXMUX_8666,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000343_CLKINV_8631,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000343
    );
  divisao_blk00000003_blk0000026b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000345_DXMUX_8687,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000345_CLKINV_8673,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000345
    );
  divisao_blk00000003_blk0000045b : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001e6,
      ADR1 => divisao_blk00000003_sig000000a9,
      ADR2 => divisao_blk00000003_sig000001eb,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001fa
    );
  divisao_blk00000003_blk00000182 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000201_DYMUX_8716,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000201_CLKINV_8702,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000202
    );
  divisao_blk00000003_blk0000045a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000200,
      ADR1 => divisao_blk00000003_sig000000a8,
      ADR2 => divisao_blk00000003_sig000001eb,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001fe
    );
  divisao_blk00000003_blk00000181 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000201_DXMUX_8733,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000201_CLKINV_8702,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000201
    );
  divisao_blk00000003_blk0000045d : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001e8,
      ADR1 => divisao_blk00000003_sig000000ab,
      ADR2 => divisao_blk00000003_sig000001eb,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001f4
    );
  divisao_blk00000003_blk00000184 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000203_DYMUX_8767,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000203_CLKINV_8748,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000204
    );
  divisao_blk00000003_blk0000045c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001e7,
      ADR1 => divisao_blk00000003_sig000000aa,
      ADR2 => divisao_blk00000003_sig000001eb,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001f7
    );
  divisao_blk00000003_blk00000183 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000203_DXMUX_8782,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000203_CLKINV_8748,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000203
    );
  divisao_blk00000003_blk00000194 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000021c_DXMUX_9063,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000021c_CLKINV_9032,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000021c
    );
  divisao_blk00000003_blk00000463 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000203,
      ADR1 => divisao_blk00000003_sig000000b0,
      ADR2 => divisao_blk00000003_sig00000206,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000020f
    );
  divisao_blk00000003_blk00000197 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000021e_DYMUX_9097,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000021e_CLKINV_9078,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000021f
    );
  divisao_blk00000003_blk00000196 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000021e_DXMUX_9112,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000021e_CLKINV_9078,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000021e
    );
  divisao_blk00000003_blk00000465 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000205,
      ADR1 => divisao_blk00000003_sig00000206,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000209
    );
  divisao_blk00000003_blk00000199 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000220_DYMUX_9146,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000220_CLKINV_9126,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000221
    );
  divisao_blk00000003_blk00000464 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000204,
      ADR1 => divisao_blk00000003_sig000000b1,
      ADR2 => divisao_blk00000003_sig00000206,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000020c
    );
  divisao_blk00000003_blk00000329 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000222_DYMUX_9172,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000222_CLKINV_9170,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000236
    );
  divisao_blk00000003_blk0000019a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000222_DXMUX_9189,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000222_CLKINV_9170,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000222
    );
  divisao_blk00000003_blk000004a9 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000033f,
      ADR1 => divisao_blk00000003_sig000000ea,
      ADR2 => divisao_blk00000003_sig00000344,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000353
    );
  divisao_blk00000003_blk00000278 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000359_DXMUX_9235,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000359_CLKINV_9204,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000359
    );
  divisao_blk00000003_blk000004ab : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000341,
      ADR1 => divisao_blk00000003_sig000000ec,
      ADR2 => divisao_blk00000003_sig00000344,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000034d
    );
  divisao_blk00000003_blk0000027b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000035b_DYMUX_9269,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000035b_CLKINV_9250,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000035c
    );
  divisao_blk00000003_blk000004aa : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000340,
      ADR1 => divisao_blk00000003_sig000000eb,
      ADR2 => divisao_blk00000003_sig00000344,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000350
    );
  divisao_blk00000003_blk000004ad : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000343,
      ADR1 => divisao_blk00000003_sig00000344,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000347
    );
  divisao_blk00000003_blk0000027d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000035d_DYMUX_9318,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000035d_CLKINV_9298,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000035e
    );
  divisao_blk00000003_blk000004ac : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000342,
      ADR1 => divisao_blk00000003_sig000000ed,
      ADR2 => divisao_blk00000003_sig00000344,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000034a
    );
  divisao_blk00000003_blk0000027e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000035f_DXMUX_9354,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000035f_CLKINV_9340,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000035f
    );
  divisao_blk00000003_blk00000455 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001cc,
      ADR1 => divisao_blk00000003_sig000000a4,
      ADR2 => divisao_blk00000003_sig0000005c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001df
    );
  divisao_blk00000003_blk0000016f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001e6_DYMUX_9383,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001e6_CLKINV_9369,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001e7
    );
  divisao_blk00000003_blk00000454 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001e5,
      ADR1 => divisao_blk00000003_sig000000a3,
      ADR2 => divisao_blk00000003_sig0000005c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001e3
    );
  divisao_blk00000003_blk00000457 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001ce,
      ADR1 => divisao_blk00000003_sig000000a6,
      ADR2 => divisao_blk00000003_sig0000005c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001d9
    );
  divisao_blk00000003_blk00000171 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001e8_DYMUX_9434,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001e8_CLKINV_9415,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001e9
    );
  divisao_blk00000003_blk00000456 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001cd,
      ADR1 => divisao_blk00000003_sig000000a5,
      ADR2 => divisao_blk00000003_sig0000005c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001dc
    );
  divisao_blk00000003_blk00000459 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001d0,
      ADR1 => divisao_blk00000003_sig0000005c,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001d3
    );
  divisao_blk00000003_blk00000173 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000001ea_DYMUX_9483,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001ea_CLKINV_9463,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001eb
    );
  divisao_blk00000003_blk00000458 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000001cf,
      ADR1 => divisao_blk00000003_sig000000a7,
      ADR2 => divisao_blk00000003_sig0000005c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001d6
    );
  divisao_blk00000003_blk00000467 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000021c,
      ADR1 => divisao_blk00000003_sig000000b3,
      ADR2 => divisao_blk00000003_sig00000221,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000230
    );
  divisao_blk00000003_blk000001a8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000237_DYMUX_9548,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000237_CLKINV_9534,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000238
    );
  divisao_blk00000003_blk00000466 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000236,
      ADR1 => divisao_blk00000003_sig000000b2,
      ADR2 => divisao_blk00000003_sig00000221,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000234
    );
  divisao_blk00000003_blk000001a7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000237_DXMUX_9565,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000237_CLKINV_9534,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000237
    );
  divisao_blk00000003_blk00000468 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000021d,
      ADR1 => divisao_blk00000003_sig000000b4,
      ADR2 => divisao_blk00000003_sig00000221,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000022d
    );
  divisao_blk00000003_blk000001a9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000239_DXMUX_9614,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000239_CLKINV_9580,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000239
    );
  divisao_blk00000003_blk0000046b : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000220,
      ADR1 => divisao_blk00000003_sig00000221,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000224
    );
  divisao_blk00000003_blk000001ab : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000023b_DXMUX_9663,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000023b_CLKINV_9628,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000023b
    );
  divisao_blk00000003_blk000001ad : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000023d_DXMUX_9684,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000023d_CLKINV_9670,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000023d
    );
  divisao_blk00000003_blk000001bb : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000252_DYMUX_9713,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000252_CLKINV_9699,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000253
    );
  divisao_blk00000003_blk000001ba : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000252_DXMUX_9730,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000252_CLKINV_9699,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000252
    );
  divisao_blk00000003_blk0000046f : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000239,
      ADR1 => divisao_blk00000003_sig000000ba,
      ADR2 => divisao_blk00000003_sig0000023c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000245
    );
  divisao_blk00000003_blk000001bc : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000254_DXMUX_9779,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000254_CLKINV_9745,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000254
    );
  divisao_blk00000003_blk00000471 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000023b,
      ADR1 => divisao_blk00000003_sig0000023c,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000023f
    );
  divisao_blk00000003_blk000001bf : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000256_DYMUX_9813,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000256_CLKINV_9793,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000257
    );
  divisao_blk00000003_blk00000470 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000023a,
      ADR1 => divisao_blk00000003_sig000000bb,
      ADR2 => divisao_blk00000003_sig0000023c,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000242
    );
  divisao_blk00000003_blk000001c0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000258_DXMUX_9849,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000258_CLKINV_9835,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000258
    );
  divisao_blk00000003_blk000004dd : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000081,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000012b
    );
  divisao_blk00000003_blk000000ea : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000130_DYMUX_9877,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000130_CLKINV_9861,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000131
    );
  divisao_blk00000003_blk000000e9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000130_DXMUX_9895,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000130_CLKINV_9861,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000130
    );
  divisao_blk00000003_blk000004df : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000083,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000125
    );
  divisao_blk00000003_blk000000ec : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000132_DYMUX_9927,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000132_CLKINV_9906,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000133
    );
  divisao_blk00000003_blk000004de : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000082,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000128
    );
  divisao_blk00000003_blk000000ee : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000134_DYMUX_9974,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000134_CLKINV_9953,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000007d
    );
  divisao_blk00000003_blk000004e0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000084,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000122
    );
  divisao_blk00000003_blk000000ef : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000135_DXMUX_10019,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000135_CLKINV_10000,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000135
    );
  divisao_blk00000003_blk0000047f : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000288,
      ADR1 => divisao_blk00000003_sig000000c7,
      ADR2 => divisao_blk00000003_sig0000028d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000029c
    );
  divisao_blk00000003_blk000001f4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002a3_DYMUX_10048,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a3_CLKINV_10034,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a4
    );
  divisao_blk00000003_blk0000047e : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig000002a2,
      ADR1 => divisao_blk00000003_sig000000c6,
      ADR2 => divisao_blk00000003_sig0000028d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002a0
    );
  divisao_blk00000003_blk000001f3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002a3_DXMUX_10065,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a3_CLKINV_10034,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a3
    );
  divisao_blk00000003_blk00000481 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000028a,
      ADR1 => divisao_blk00000003_sig000000c9,
      ADR2 => divisao_blk00000003_sig0000028d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000296
    );
  divisao_blk00000003_blk000001f6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002a5_DYMUX_10099,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a5_CLKINV_10080,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a6
    );
  divisao_blk00000003_blk00000480 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000289,
      ADR1 => divisao_blk00000003_sig000000c8,
      ADR2 => divisao_blk00000003_sig0000028d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000299
    );
  divisao_blk00000003_blk000001f5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002a5_DXMUX_10114,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a5_CLKINV_10080,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a5
    );
  divisao_blk00000003_blk00000483 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000028c,
      ADR1 => divisao_blk00000003_sig0000028d,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000290
    );
  divisao_blk00000003_blk000001f8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002a7_DYMUX_10148,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a7_CLKINV_10128,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a8
    );
  divisao_blk00000003_blk00000482 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000028b,
      ADR1 => divisao_blk00000003_sig000000ca,
      ADR2 => divisao_blk00000003_sig0000028d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000293
    );
  divisao_blk00000003_blk000001f7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000002a7_DXMUX_10163,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a7_CLKINV_10128,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a7
    );
  divisao_blk00000003_blk000001f9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000002a9_DXMUX_10184,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a9_CLKINV_10170,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a9
    );
  divisao_blk00000003_blk00000473 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000252,
      ADR1 => divisao_blk00000003_sig000000bd,
      ADR2 => divisao_blk00000003_sig00000257,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000266
    );
  divisao_blk00000003_blk000001ce : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000026d_DYMUX_10213,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000026d_CLKINV_10199,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000026e
    );
  divisao_blk00000003_blk00000472 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000026c,
      ADR1 => divisao_blk00000003_sig000000bc,
      ADR2 => divisao_blk00000003_sig00000257,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000026a
    );
  divisao_blk00000003_blk000001cd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000026d_DXMUX_10230,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000026d_CLKINV_10199,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000026d
    );
  divisao_blk00000003_blk00000475 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000254,
      ADR1 => divisao_blk00000003_sig000000bf,
      ADR2 => divisao_blk00000003_sig00000257,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000260
    );
  divisao_blk00000003_blk000001d0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000026f_DYMUX_10264,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000026f_CLKINV_10245,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000270
    );
  divisao_blk00000003_blk00000474 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000253,
      ADR1 => divisao_blk00000003_sig000000be,
      ADR2 => divisao_blk00000003_sig00000257,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000263
    );
  divisao_blk00000003_blk000001cf : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000026f_DXMUX_10279,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000026f_CLKINV_10245,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000026f
    );
  divisao_blk00000003_blk00000477 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000256,
      ADR1 => divisao_blk00000003_sig00000257,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000025a
    );
  divisao_blk00000003_blk000001d2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000271_DYMUX_10313,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000271_CLKINV_10293,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000272
    );
  divisao_blk00000003_blk00000476 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000255,
      ADR1 => divisao_blk00000003_sig000000c0,
      ADR2 => divisao_blk00000003_sig00000257,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000025d
    );
  divisao_blk00000003_blk000001d1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000271_DXMUX_10328,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000271_CLKINV_10293,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000271
    );
  divisao_blk00000003_blk0000036b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000273_DYMUX_10339,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000273_CLKINV_10337,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000287
    );
  divisao_blk00000003_blk000001d3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000273_DXMUX_10356,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000273_CLKINV_10337,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000273
    );
  divisao_blk00000003_blk00000431 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000130,
      ADR1 => divisao_blk00000003_sig00000086,
      ADR2 => divisao_blk00000003_sig0000007d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000143
    );
  divisao_blk00000003_blk000000fd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000014a_DYMUX_10385,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014a_CLKINV_10371,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000014b
    );
  divisao_blk00000003_blk00000430 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000149,
      ADR1 => divisao_blk00000003_sig00000085,
      ADR2 => divisao_blk00000003_sig0000007d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000147
    );
  divisao_blk00000003_blk000000fc : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000014a_DXMUX_10402,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014a_CLKINV_10371,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000014a
    );
  divisao_blk00000003_blk00000433 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000132,
      ADR1 => divisao_blk00000003_sig00000088,
      ADR2 => divisao_blk00000003_sig0000007d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000013d
    );
  divisao_blk00000003_blk000000ff : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000014c_DYMUX_10436,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014c_CLKINV_10417,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000014d
    );
  divisao_blk00000003_blk00000432 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000131,
      ADR1 => divisao_blk00000003_sig00000087,
      ADR2 => divisao_blk00000003_sig0000007d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000140
    );
  divisao_blk00000003_blk000000fe : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000014c_DXMUX_10451,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014c_CLKINV_10417,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000014c
    );
  divisao_blk00000003_blk00000435 : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000134,
      ADR1 => divisao_blk00000003_sig0000007d,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000137
    );
  divisao_blk00000003_blk00000101 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000014e_DYMUX_10485,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014e_CLKINV_10465,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000007b
    );
  divisao_blk00000003_blk00000434 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000133,
      ADR1 => divisao_blk00000003_sig00000089,
      ADR2 => divisao_blk00000003_sig0000007d,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000013a
    );
  divisao_blk00000003_blk00000100 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000014e_DXMUX_10500,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014e_CLKINV_10465,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000014e
    );
  divisao_blk00000003_blk00000102 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000014f_DXMUX_10521,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000014f_CLKINV_10507,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000014f
    );
  divisao_blk00000003_blk00000479 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000026d,
      ADR1 => divisao_blk00000003_sig000000c2,
      ADR2 => divisao_blk00000003_sig00000272,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000281
    );
  divisao_blk00000003_blk000001e1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000288_DYMUX_10550,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000288_CLKINV_10536,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000289
    );
  divisao_blk00000003_blk00000478 : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000287,
      ADR1 => divisao_blk00000003_sig000000c1,
      ADR2 => divisao_blk00000003_sig00000272,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000285
    );
  divisao_blk00000003_blk000001e0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000288_DXMUX_10567,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000288_CLKINV_10536,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000288
    );
  divisao_blk00000003_blk0000047b : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000026f,
      ADR1 => divisao_blk00000003_sig000000c4,
      ADR2 => divisao_blk00000003_sig00000272,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000027b
    );
  divisao_blk00000003_blk000001e3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000028a_DYMUX_10601,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000028a_CLKINV_10582,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000028b
    );
  divisao_blk00000003_blk0000047a : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig0000026e,
      ADR1 => divisao_blk00000003_sig000000c3,
      ADR2 => divisao_blk00000003_sig00000272,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000027e
    );
  divisao_blk00000003_blk000001e2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000028a_DXMUX_10616,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000028a_CLKINV_10582,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000028a
    );
  divisao_blk00000003_blk0000047d : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000271,
      ADR1 => divisao_blk00000003_sig00000272,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000275
    );
  divisao_blk00000003_blk000001e5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000028c_DYMUX_10650,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000028c_CLKINV_10630,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000028d
    );
  divisao_blk00000003_blk0000047c : X_LUT4
    generic map(
      INIT => X"6969"
    )
    port map (
      ADR0 => divisao_blk00000003_sig00000270,
      ADR1 => divisao_blk00000003_sig000000c5,
      ADR2 => divisao_blk00000003_sig00000272,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000278
    );
  divisao_blk00000003_blk000001e4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000028c_DXMUX_10665,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000028c_CLKINV_10630,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000028c
    );
  divisao_blk00000003_blk000001e6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000028e_DXMUX_10686,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000028e_CLKINV_10672,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000028e
    );
  s_current_or0000_wg_lut_1_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => s_current(10),
      ADR2 => s_current(5),
      ADR3 => s_current(11),
      O => s_current_or0000_wg_lut(1)
    );
  s_current_or0000_wg_lut_0_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => s_current(9),
      ADR1 => s_current(20),
      ADR2 => s_current(6),
      ADR3 => s_current_81,
      O => s_current_or0000_wg_lut(0)
    );
  Mcompar_sub_cmp_gt0000_lut_0_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => avg(0),
      ADR1 => dia(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_sub_cmp_gt0000_lut(0)
    );
  Mcompar_sub_cmp_gt0000_lut_2_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => avg(2),
      ADR1 => dia(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_sub_cmp_gt0000_lut(2)
    );
  Mcompar_sub_cmp_gt0000_lut_5_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => avg(5),
      ADR1 => avg(6),
      ADR2 => avg(7),
      ADR3 => avg(8),
      O => Mcompar_sub_cmp_gt0000_lut(5)
    );
  Mcompar_sub_cmp_gt0000_lut_4_Q : X_LUT4
    generic map(
      INIT => X"9999"
    )
    port map (
      ADR0 => avg(4),
      ADR1 => dia(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => Mcompar_sub_cmp_gt0000_lut(4)
    );
  Mcompar_sub_cmp_gt0000_lut_7_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => avg(13),
      ADR1 => avg(14),
      ADR2 => avg(15),
      ADR3 => avg(16),
      O => Mcompar_sub_cmp_gt0000_lut(7)
    );
  Mcompar_sub_cmp_gt0000_lut_6_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => avg(10),
      ADR1 => avg(11),
      ADR2 => avg(12),
      ADR3 => avg(9),
      O => Mcompar_sub_cmp_gt0000_lut(6)
    );
  avg_21_inv_INV_0 : X_LUT4
    generic map(
      INIT => X"5555"
    )
    port map (
      ADR0 => avg(21),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => avg_21_inv
    );
  Mcompar_sub_cmp_gt0000_lut_8_Q : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => avg(17),
      ADR1 => avg(18),
      ADR2 => avg(19),
      ADR3 => avg(20),
      O => Mcompar_sub_cmp_gt0000_lut(8)
    );
  clk_IFF_IMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => clk_INBUF,
      O => clk_BUFGP_IBUFG_5213
    );
  variancia_0_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(0),
      O => variancia_0_OUTPUT_OFF_ODDRIN1_MUX
    );
  variancia_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance_0_1_11130,
      O => variancia_0_O
    );
  variance_0_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variancia_0_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_variance_0_1_CLK,
      SET => GND,
      RST => GND,
      O => variance_0_1_11130
    );
  variancia_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variancia_0_OUTPUT_OTCLK1INVNOT
    );
  variancia_1_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(1),
      O => variancia_1_OUTPUT_OFF_ODDRIN1_MUX
    );
  variancia_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance_1_1_11147,
      O => variancia_1_O
    );
  variance_1_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variancia_1_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_variance_1_1_CLK,
      SET => GND,
      RST => GND,
      O => variance_1_1_11147
    );
  variancia_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variancia_1_OUTPUT_OTCLK1INVNOT
    );
  variancia_2_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(2),
      O => variancia_2_OUTPUT_OFF_ODDRIN1_MUX
    );
  variancia_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance_2_1_11164,
      O => variancia_2_O
    );
  variance_2_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variancia_2_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_variance_2_1_CLK,
      SET => GND,
      RST => GND,
      O => variance_2_1_11164
    );
  variancia_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variancia_2_OUTPUT_OTCLK1INVNOT
    );
  variancia_3_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(3),
      O => variancia_3_OUTPUT_OFF_ODDRIN1_MUX
    );
  variancia_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance_3_1_11181,
      O => variancia_3_O
    );
  variance_3_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variancia_3_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_variance_3_1_CLK,
      SET => GND,
      RST => GND,
      O => variance_3_1_11181
    );
  variancia_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variancia_3_OUTPUT_OTCLK1INVNOT
    );
  variancia_4_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(4),
      O => variancia_4_OUTPUT_OFF_ODDRIN1_MUX
    );
  variancia_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance_4_1_11198,
      O => variancia_4_O
    );
  variance_4_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variancia_4_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_variance_4_1_CLK,
      SET => GND,
      RST => GND,
      O => variance_4_1_11198
    );
  variancia_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variancia_4_OUTPUT_OTCLK1INVNOT
    );
  variancia_5_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(5),
      O => variancia_5_OUTPUT_OFF_ODDRIN1_MUX
    );
  variancia_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => variance_5_1_11215,
      O => variancia_5_O
    );
  variance_5_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => variancia_5_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_variance_5_1_CLK,
      SET => GND,
      RST => GND,
      O => variance_5_1_11215
    );
  variancia_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(19),
      O => variancia_5_OUTPUT_OTCLK1INVNOT
    );
  media_0_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(0),
      O => media_0_OUTPUT_OFF_ODDRIN1_MUX
    );
  media_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_0_1_11264,
      O => media_0_O
    );
  avg_0_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => media_0_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_avg_0_1_CLK,
      SET => GND,
      RST => GND,
      O => avg_0_1_11264
    );
  media_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => media_0_OUTPUT_OTCLK1INVNOT
    );
  media_1_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(1),
      O => media_1_OUTPUT_OFF_ODDRIN1_MUX
    );
  media_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_1_1_11281,
      O => media_1_O
    );
  avg_1_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => media_1_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_avg_1_1_CLK,
      SET => GND,
      RST => GND,
      O => avg_1_1_11281
    );
  media_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => media_1_OUTPUT_OTCLK1INVNOT
    );
  media_2_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(2),
      O => media_2_OUTPUT_OFF_ODDRIN1_MUX
    );
  media_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_2_1_11298,
      O => media_2_O
    );
  avg_2_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => media_2_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_avg_2_1_CLK,
      SET => GND,
      RST => GND,
      O => avg_2_1_11298
    );
  media_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => media_2_OUTPUT_OTCLK1INVNOT
    );
  media_3_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(3),
      O => media_3_OUTPUT_OFF_ODDRIN1_MUX
    );
  media_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_3_1_11315,
      O => media_3_O
    );
  avg_3_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => media_3_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_avg_3_1_CLK,
      SET => GND,
      RST => GND,
      O => avg_3_1_11315
    );
  media_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => media_3_OUTPUT_OTCLK1INVNOT
    );
  media_4_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(4),
      O => media_4_OUTPUT_OFF_ODDRIN1_MUX
    );
  media_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_4_1_11332,
      O => media_4_O
    );
  avg_4_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => media_4_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_avg_4_1_CLK,
      SET => GND,
      RST => GND,
      O => avg_4_1_11332
    );
  media_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => media_4_OUTPUT_OTCLK1INVNOT
    );
  media_5_OUTPUT_OFF_O1_DDRMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => quotient(5),
      O => media_5_OUTPUT_OFF_ODDRIN1_MUX
    );
  media_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => avg_5_1_11349,
      O => media_5_O
    );
  avg_5_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => media_5_OUTPUT_OFF_ODDRIN1_MUX,
      GE => VCC,
      CLK => NlwInverterSignal_avg_5_1_CLK,
      SET => GND,
      RST => GND,
      O => avg_5_1_11349
    );
  media_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => s_current(8),
      O => media_5_OUTPUT_OTCLK1INVNOT
    );
  deviation_mux0005_3_502 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => variance(4),
      ADR1 => variance(2),
      ADR2 => variance(1),
      ADR3 => variance(0),
      O => deviation_mux0005_3_502_11692
    );
  deviation_mux0005_3_501 : X_LUT4
    generic map(
      INIT => X"0101"
    )
    port map (
      ADR0 => variance(4),
      ADR1 => variance(2),
      ADR2 => variance(3),
      ADR3 => VCC,
      O => deviation_mux0005_3_501_11700
    );
  deviation_mux0005_3_94_F : X_LUT4
    generic map(
      INIT => X"AEAE"
    )
    port map (
      ADR0 => deviation_mux0005_3_50,
      ADR1 => variance(3),
      ADR2 => N51_0,
      ADR3 => VCC,
      O => N55
    );
  deviation_mux0005_3_94_G : X_LUT4
    generic map(
      INIT => X"FF80"
    )
    port map (
      ADR0 => deviation(0),
      ADR1 => variance(4),
      ADR2 => deviation_mux0005_3_79,
      ADR3 => deviation_mux0005_3_50,
      O => N56
    );
  deviation_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => deviation_0_DXMUX_11731,
      GE => VCC,
      CLK => NlwInverterSignal_deviation_0_CLK,
      SET => GND,
      RST => GND,
      O => deviation(0)
    );
  counterdiv_mux0000_2_11 : X_LUT4
    generic map(
      INIT => X"7777"
    )
    port map (
      ADR0 => counterdiv(0),
      ADR1 => counterdiv(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => N18_pack_1
    );
  counterdiv_mux0000_4_SW0 : X_LUT4
    generic map(
      INIT => X"9A8A"
    )
    port map (
      ADR0 => counterdiv(4),
      ADR1 => N18,
      ADR2 => counterdiv(2),
      ADR3 => counterdiv(3),
      O => N41
    );
  counterdiv_mux0000_3_SW0 : X_LUT4
    generic map(
      INIT => X"89AA"
    )
    port map (
      ADR0 => counterdiv(3),
      ADR1 => N18,
      ADR2 => counterdiv(4),
      ADR3 => counterdiv(2),
      O => counterdiv_mux0000_3_SW0_O_pack_2
    );
  counterdiv_mux0000_3_Q : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(6),
      ADR1 => counterdiv_mux0000_3_SW0_O,
      ADR2 => s_current(16),
      ADR3 => VCC,
      O => counterdiv_mux0000(3)
    );
  counterdiv_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counterdiv_3_DXMUX_11785,
      GE => VCC,
      CLK => NlwInverterSignal_counterdiv_3_CLK,
      SET => GND,
      RST => GND,
      O => counterdiv(3)
    );
  s_current_cmp_eq0000 : X_LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      ADR0 => counter(3),
      ADR1 => counter(2),
      ADR2 => counter(4),
      ADR3 => N45_0,
      O => s_current_cmp_eq0000_pack_1
    );
  counter_mux0000_0_11 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => s_current(4),
      ADR1 => s_current_cmp_eq0000_5195,
      ADR2 => VCC,
      ADR3 => VCC,
      O => N111
    );
  addra_not000121 : X_LUT4
    generic map(
      INIT => X"0E0E"
    )
    port map (
      ADR0 => s_current(4),
      ADR1 => s_current(14),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => N12_pack_2
    );
  counter_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"A600"
    )
    port map (
      ADR0 => counter(4),
      ADR1 => counter(3),
      ADR2 => N19_0,
      ADR3 => N12,
      O => counter_mux0000(4)
    );
  counter_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counter_4_DXMUX_11839,
      GE => VCC,
      CLK => NlwInverterSignal_counter_4_CLK,
      SET => GND,
      RST => GND,
      O => counter(4)
    );
  s_current_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_7_DYMUX_11860,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_6_CLK,
      SET => GND,
      RST => GND,
      O => s_current(6)
    );
  s_current_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => s_current(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => s_current_mux0000_6_Q
    );
  s_current_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(6),
      ADR1 => N5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => s_current_mux0000_7_Q
    );
  s_current_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_7_DXMUX_11873,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_7_CLK,
      SET => GND,
      RST => GND,
      O => s_current(7)
    );
  s_current_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"AEAE"
    )
    port map (
      ADR0 => s_current(20),
      ADR1 => s_current(14),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => s_current_mux0000_8_Q
    );
  s_current_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_81_DYMUX_11896,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_8_CLK,
      SET => GND,
      RST => GND,
      O => s_current_81
    );
  counter_not00011 : X_LUT4
    generic map(
      INIT => X"5F4E"
    )
    port map (
      ADR0 => s_current(4),
      ADR1 => s_current(5),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => s_current(14),
      O => counter_not0001
    );
  s_current_mux0000_23_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(22),
      ADR1 => number_of_workers_0_0_not0000,
      ADR2 => VCC,
      ADR3 => VCC,
      O => s_current_mux0000_23_Q
    );
  s_current_23 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_23_DYMUX_11921,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_23_CLK,
      SET => GND,
      RST => GND,
      O => s_current(23)
    );
  s_current_15 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_16_DYMUX_11942,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_15_CLK,
      SET => GND,
      RST => GND,
      O => s_current(15)
    );
  s_current_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => s_current_cmp_eq0000_5195,
      ADR2 => VCC,
      ADR3 => VCC,
      O => s_current_mux0000_15_Q
    );
  s_current_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => s_current(15),
      ADR1 => s_current(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => s_current_mux0000_16_Q
    );
  addra_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_8_DXMUX_12333,
      GE => VCC,
      CLK => NlwInverterSignal_addra_8_CLK,
      SET => GND,
      RST => GND,
      O => addra(8)
    );
  addra_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_3_DYMUX_12354,
      GE => VCC,
      CLK => NlwInverterSignal_addra_2_CLK,
      SET => GND,
      RST => GND,
      O => addra(2)
    );
  addra_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(2),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(2)
    );
  addra_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(3),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(3)
    );
  addra_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_3_DXMUX_12367,
      GE => VCC,
      CLK => NlwInverterSignal_addra_3_CLK,
      SET => GND,
      RST => GND,
      O => addra(3)
    );
  addra_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_5_DYMUX_12388,
      GE => VCC,
      CLK => NlwInverterSignal_addra_4_CLK,
      SET => GND,
      RST => GND,
      O => addra(4)
    );
  addra_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(4),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(4)
    );
  addra_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(5),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(5)
    );
  addra_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_5_DXMUX_12401,
      GE => VCC,
      CLK => NlwInverterSignal_addra_5_CLK,
      SET => GND,
      RST => GND,
      O => addra(5)
    );
  addra_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_7_DYMUX_12422,
      GE => VCC,
      CLK => NlwInverterSignal_addra_6_CLK,
      SET => GND,
      RST => GND,
      O => addra(6)
    );
  addra_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(6),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(6)
    );
  addra_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => addra_share0000(7),
      ADR1 => N01,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_mux0002(7)
    );
  addra_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => addra_7_DXMUX_12435,
      GE => VCC,
      CLK => NlwInverterSignal_addra_7_CLK,
      SET => GND,
      RST => GND,
      O => addra(7)
    );
  dia_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dia_1_DYMUX_12457,
      GE => VCC,
      CLK => NlwInverterSignal_dia_0_CLK,
      SET => GND,
      RST => GND,
      O => dia(0)
    );
  dia_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(3),
      ADR1 => douta(0),
      ADR2 => s_current(10),
      ADR3 => VCC,
      O => dia_mux0000(0)
    );
  dia_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(3),
      ADR1 => douta(1),
      ADR2 => s_current(10),
      ADR3 => VCC,
      O => dia_mux0000(1)
    );
  dia_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dia_1_DXMUX_12469,
      GE => VCC,
      CLK => NlwInverterSignal_dia_1_CLK,
      SET => GND,
      RST => GND,
      O => dia(1)
    );
  dia_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dia_3_DYMUX_12491,
      GE => VCC,
      CLK => NlwInverterSignal_dia_2_CLK,
      SET => GND,
      RST => GND,
      O => dia(2)
    );
  dia_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(3),
      ADR1 => douta(2),
      ADR2 => s_current(10),
      ADR3 => VCC,
      O => dia_mux0000(2)
    );
  dia_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(3),
      ADR1 => douta(3),
      ADR2 => s_current(10),
      ADR3 => VCC,
      O => dia_mux0000(3)
    );
  dia_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dia_3_DXMUX_12503,
      GE => VCC,
      CLK => NlwInverterSignal_dia_3_CLK,
      SET => GND,
      RST => GND,
      O => dia(3)
    );
  dia_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => s_current(3),
      ADR1 => douta(4),
      ADR2 => s_current(10),
      ADR3 => VCC,
      O => dia_mux0000(4)
    );
  dia_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => dia_4_DYMUX_12524,
      GE => VCC,
      CLK => NlwInverterSignal_dia_4_CLK,
      SET => GND,
      RST => GND,
      O => dia(4)
    );
  dia_or00001 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => s_current(3),
      ADR1 => s_current(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => dia_or0000_pack_3
    );
  sub_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_1_DYMUX_12554,
      GE => VCC,
      CLK => NlwInverterSignal_sub_0_CLK,
      SET => GND,
      RST => GND,
      O => sub(0)
    );
  sub_mux0002_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(0)
    );
  sub_mux0002_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(1)
    );
  sub_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_1_DXMUX_12567,
      GE => VCC,
      CLK => NlwInverterSignal_sub_1_CLK,
      SET => GND,
      RST => GND,
      O => sub(1)
    );
  sub_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_3_DYMUX_12588,
      GE => VCC,
      CLK => NlwInverterSignal_sub_2_CLK,
      SET => GND,
      RST => GND,
      O => sub(2)
    );
  sub_mux0002_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(2)
    );
  sub_mux0002_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(3)
    );
  sub_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_3_DXMUX_12601,
      GE => VCC,
      CLK => NlwInverterSignal_sub_3_CLK,
      SET => GND,
      RST => GND,
      O => sub(3)
    );
  sub_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_5_DYMUX_12622,
      GE => VCC,
      CLK => NlwInverterSignal_sub_4_CLK,
      SET => GND,
      RST => GND,
      O => sub(4)
    );
  sub_mux0002_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(4)
    );
  sub_mux0002_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(5)
    );
  sub_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_5_DXMUX_12635,
      GE => VCC,
      CLK => NlwInverterSignal_sub_5_CLK,
      SET => GND,
      RST => GND,
      O => sub(5)
    );
  sub_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_7_DYMUX_12656,
      GE => VCC,
      CLK => NlwInverterSignal_sub_6_CLK,
      SET => GND,
      RST => GND,
      O => sub(6)
    );
  sub_mux0002_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(6)
    );
  sub_mux0002_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(7)
    );
  sub_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_7_DXMUX_12669,
      GE => VCC,
      CLK => NlwInverterSignal_sub_7_CLK,
      SET => GND,
      RST => GND,
      O => sub(7)
    );
  sub_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_9_DYMUX_12690,
      GE => VCC,
      CLK => NlwInverterSignal_sub_8_CLK,
      SET => GND,
      RST => GND,
      O => sub(8)
    );
  sub_mux0002_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(8)
    );
  sub_mux0002_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(9)
    );
  sub_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_9_DXMUX_12703,
      GE => VCC,
      CLK => NlwInverterSignal_sub_9_CLK,
      SET => GND,
      RST => GND,
      O => sub(9)
    );
  sum_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_1_DYMUX_12725,
      GE => VCC,
      CLK => NlwInverterSignal_sum_0_CLK,
      SET => GND,
      RST => GND,
      O => sum(0)
    );
  sum_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => sum_addsub0000(0),
      ADR1 => s_current(4),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => sum_mux0000(0)
    );
  sum_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => sum_addsub0000(1),
      ADR1 => s_current(4),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => sum_mux0000(1)
    );
  sum_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_1_DXMUX_12737,
      GE => VCC,
      CLK => NlwInverterSignal_sum_1_CLK,
      SET => GND,
      RST => GND,
      O => sum(1)
    );
  sum_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_3_DYMUX_12759,
      GE => VCC,
      CLK => NlwInverterSignal_sum_2_CLK,
      SET => GND,
      RST => GND,
      O => sum(2)
    );
  sum_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => sum_addsub0000(2),
      ADR1 => s_current(4),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => sum_mux0000(2)
    );
  sum_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"0808"
    )
    port map (
      ADR0 => sum_addsub0000(3),
      ADR1 => s_current(4),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => VCC,
      O => sum_mux0000(3)
    );
  sum_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_3_DXMUX_12771,
      GE => VCC,
      CLK => NlwInverterSignal_sum_3_CLK,
      SET => GND,
      RST => GND,
      O => sum(3)
    );
  sum_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_5_DYMUX_12792,
      GE => VCC,
      CLK => NlwInverterSignal_sum_4_CLK,
      SET => GND,
      RST => GND,
      O => sum(4)
    );
  sum_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(4),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(4)
    );
  sum_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(5),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(5)
    );
  sum_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_5_DXMUX_12805,
      GE => VCC,
      CLK => NlwInverterSignal_sum_5_CLK,
      SET => GND,
      RST => GND,
      O => sum(5)
    );
  sum_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_7_DYMUX_12826,
      GE => VCC,
      CLK => NlwInverterSignal_sum_6_CLK,
      SET => GND,
      RST => GND,
      O => sum(6)
    );
  sum_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(6),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(6)
    );
  sum_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(7),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(7)
    );
  sum_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_7_DXMUX_12839,
      GE => VCC,
      CLK => NlwInverterSignal_sum_7_CLK,
      SET => GND,
      RST => GND,
      O => sum(7)
    );
  sum_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_9_DYMUX_12860,
      GE => VCC,
      CLK => NlwInverterSignal_sum_8_CLK,
      SET => GND,
      RST => GND,
      O => sum(8)
    );
  sum_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(8),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(8)
    );
  sum_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(9),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(9)
    );
  sum_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_9_DXMUX_12873,
      GE => VCC,
      CLK => NlwInverterSignal_sum_9_CLK,
      SET => GND,
      RST => GND,
      O => sum(9)
    );
  sub2_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_11_DYMUX_12894,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_10_CLK,
      SET => GND,
      RST => GND,
      O => sub2(10)
    );
  sub2_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(10)
    );
  sub2_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(11)
    );
  sub2_11 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_11_DXMUX_12907,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_11_CLK,
      SET => GND,
      RST => GND,
      O => sub2(11)
    );
  sub2_20 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_21_DYMUX_12928,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_20_CLK,
      SET => GND,
      RST => GND,
      O => sub2(20)
    );
  sub2_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(20)
    );
  sub2_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(21)
    );
  sub2_21 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_21_DXMUX_12941,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_21_CLK,
      SET => GND,
      RST => GND,
      O => sub2(21)
    );
  sub2_12 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_13_DYMUX_12962,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_12_CLK,
      SET => GND,
      RST => GND,
      O => sub2(12)
    );
  sub2_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(12)
    );
  sub2_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(13)
    );
  sub2_13 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_13_DXMUX_12975,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_13_CLK,
      SET => GND,
      RST => GND,
      O => sub2(13)
    );
  sub2_14 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_15_DYMUX_12996,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_14_CLK,
      SET => GND,
      RST => GND,
      O => sub2(14)
    );
  sub2_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(14)
    );
  sub2_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(15)
    );
  sub2_15 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_15_DXMUX_13009,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_15_CLK,
      SET => GND,
      RST => GND,
      O => sub2(15)
    );
  sub2_16 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_17_DYMUX_13030,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_16_CLK,
      SET => GND,
      RST => GND,
      O => sub2(16)
    );
  sub2_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(16)
    );
  sub2_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(17)
    );
  sub2_17 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_17_DXMUX_13043,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_17_CLK,
      SET => GND,
      RST => GND,
      O => sub2(17)
    );
  sub2_18 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_19_DYMUX_13064,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_18_CLK,
      SET => GND,
      RST => GND,
      O => sub2(18)
    );
  sub2_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(18)
    );
  sub2_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(19)
    );
  sub2_19 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_19_DXMUX_13077,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_19_CLK,
      SET => GND,
      RST => GND,
      O => sub2(19)
    );
  counter_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      ADR0 => counter(0),
      ADR1 => counter(1),
      ADR2 => addra_or0000_0,
      ADR3 => s_current_cmp_eq0000_5195,
      O => counter_mux0000(1)
    );
  counter_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counter_1_DYMUX_13100,
      GE => VCC,
      CLK => NlwInverterSignal_counter_0_CLK,
      SET => GND,
      RST => GND,
      O => counter(0)
    );
  counter_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"AFAE"
    )
    port map (
      ADR0 => s_current(5),
      ADR1 => s_current(14),
      ADR2 => counter(0),
      ADR3 => N111_0,
      O => counter_mux0000(0)
    );
  counter_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counter_1_DXMUX_13111,
      GE => VCC,
      CLK => NlwInverterSignal_counter_1_CLK,
      SET => GND,
      RST => GND,
      O => counter(1)
    );
  counter_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"0090"
    )
    port map (
      ADR0 => counter(3),
      ADR1 => N19_0,
      ADR2 => addra_or0000_0,
      ADR3 => s_current_cmp_eq0000_5195,
      O => counter_mux0000(3)
    );
  counter_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counter_3_DYMUX_13134,
      GE => VCC,
      CLK => NlwInverterSignal_counter_2_CLK,
      SET => GND,
      RST => GND,
      O => counter(2)
    );
  counter_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"6A00"
    )
    port map (
      ADR0 => counter(2),
      ADR1 => counter(1),
      ADR2 => counter(0),
      ADR3 => N12,
      O => counter_mux0000(2)
    );
  counter_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => counter_3_DXMUX_13145,
      GE => VCC,
      CLK => NlwInverterSignal_counter_3_CLK,
      SET => GND,
      RST => GND,
      O => counter(3)
    );
  shortsub_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_1_DYMUX_13166,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_0_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(0)
    );
  shortsub_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(0)
    );
  shortsub_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(1)
    );
  shortsub_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_1_DXMUX_13179,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_1_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(1)
    );
  shortsub_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_3_DYMUX_13200,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_2_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(2)
    );
  shortsub_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(2)
    );
  shortsub_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(3)
    );
  shortsub_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_3_DXMUX_13213,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_3_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(3)
    );
  shortsub_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_5_DYMUX_13234,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_4_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(4)
    );
  shortsub_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(4)
    );
  shortsub_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(5)
    );
  shortsub_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_5_DXMUX_13247,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_5_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(5)
    );
  shortsub_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_7_DYMUX_13268,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_6_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(6)
    );
  shortsub_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(6)
    );
  shortsub_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(7)
    );
  shortsub_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_7_DXMUX_13281,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_7_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(7)
    );
  shortsub_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_9_DYMUX_13302,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_8_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(8)
    );
  shortsub_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(8)
    );
  shortsub_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(9)
    );
  shortsub_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_9_DXMUX_13315,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_9_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(9)
    );
  sub2_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_3_DYMUX_13710,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_2_CLK,
      SET => GND,
      RST => GND,
      O => sub2(2)
    );
  sub2_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(2)
    );
  sub2_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(3)
    );
  sub2_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_3_DXMUX_13723,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_3_CLK,
      SET => GND,
      RST => GND,
      O => sub2(3)
    );
  sub2_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_5_DYMUX_13744,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_4_CLK,
      SET => GND,
      RST => GND,
      O => sub2(4)
    );
  sub2_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(4)
    );
  sub2_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(5)
    );
  sub2_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_5_DXMUX_13757,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_5_CLK,
      SET => GND,
      RST => GND,
      O => sub2(5)
    );
  sub2_6 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_7_DYMUX_13778,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_6_CLK,
      SET => GND,
      RST => GND,
      O => sub2(6)
    );
  sub2_mux0000_6_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(6)
    );
  sub2_mux0000_7_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(7)
    );
  sub2_7 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_7_DXMUX_13791,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_7_CLK,
      SET => GND,
      RST => GND,
      O => sub2(7)
    );
  sub2_8 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_9_DYMUX_13812,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_8_CLK,
      SET => GND,
      RST => GND,
      O => sub2(8)
    );
  sub2_mux0000_8_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(8),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(8)
    );
  sub2_mux0000_9_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(13),
      ADR1 => sub2_mult0000(9),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub2_mux0000(9)
    );
  sub2_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub2_9_DXMUX_13825,
      GE => VCC,
      CLK => NlwInverterSignal_sub2_9_CLK,
      SET => GND,
      RST => GND,
      O => sub2(9)
    );
  sub_mux0002_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(11),
      ADR1 => sub_addsub0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sub_mux0002(10)
    );
  sub_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sub_10_DYMUX_13847,
      GE => VCC,
      CLK => NlwInverterSignal_sub_10_CLK,
      SET => GND,
      RST => GND,
      O => sub(10)
    );
  sub_not00011 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => s_current(11),
      ADR2 => N5,
      ADR3 => VCC,
      O => sub_not0001_pack_2
    );
  sum_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_11_DYMUX_13876,
      GE => VCC,
      CLK => NlwInverterSignal_sum_10_CLK,
      SET => GND,
      RST => GND,
      O => sum(10)
    );
  sum_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(10),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(10)
    );
  sum_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(11),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(11)
    );
  sum_11 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_11_DXMUX_13889,
      GE => VCC,
      CLK => NlwInverterSignal_sum_11_CLK,
      SET => GND,
      RST => GND,
      O => sum(11)
    );
  sum_20 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_21_DYMUX_13910,
      GE => VCC,
      CLK => NlwInverterSignal_sum_20_CLK,
      SET => GND,
      RST => GND,
      O => sum(20)
    );
  sum_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => sum_addsub0000(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(20)
    );
  sum_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => sum_addsub0000(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(21)
    );
  sum_21 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_21_DXMUX_13923,
      GE => VCC,
      CLK => NlwInverterSignal_sum_21_CLK,
      SET => GND,
      RST => GND,
      O => sum(21)
    );
  sum_12 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_13_DYMUX_13944,
      GE => VCC,
      CLK => NlwInverterSignal_sum_12_CLK,
      SET => GND,
      RST => GND,
      O => sum(12)
    );
  sum_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(12),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(12)
    );
  sum_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(13),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(13)
    );
  sum_13 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_13_DXMUX_13957,
      GE => VCC,
      CLK => NlwInverterSignal_sum_13_CLK,
      SET => GND,
      RST => GND,
      O => sum(13)
    );
  sum_14 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_15_DYMUX_13978,
      GE => VCC,
      CLK => NlwInverterSignal_sum_14_CLK,
      SET => GND,
      RST => GND,
      O => sum(14)
    );
  sum_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(14),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(14)
    );
  sum_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(15),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(15)
    );
  sum_15 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_15_DXMUX_13991,
      GE => VCC,
      CLK => NlwInverterSignal_sum_15_CLK,
      SET => GND,
      RST => GND,
      O => sum(15)
    );
  sum_16 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_17_DYMUX_14012,
      GE => VCC,
      CLK => NlwInverterSignal_sum_16_CLK,
      SET => GND,
      RST => GND,
      O => sum(16)
    );
  sum_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => sum_addsub0000(16),
      ADR1 => N111_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(16)
    );
  sum_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => sum_addsub0000(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(17)
    );
  sum_17 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_17_DXMUX_14025,
      GE => VCC,
      CLK => NlwInverterSignal_sum_17_CLK,
      SET => GND,
      RST => GND,
      O => sum(17)
    );
  sum_18 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_19_DYMUX_14046,
      GE => VCC,
      CLK => NlwInverterSignal_sum_18_CLK,
      SET => GND,
      RST => GND,
      O => sum(18)
    );
  sum_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => sum_addsub0000(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(18)
    );
  sum_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => N111_0,
      ADR1 => sum_addsub0000(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_mux0000(19)
    );
  sum_19 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => sum_19_DXMUX_14059,
      GE => VCC,
      CLK => NlwInverterSignal_sum_19_CLK,
      SET => GND,
      RST => GND,
      O => sum(19)
    );
  shortsub_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(12),
      ADR1 => sub(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => shortsub_mux0000(10)
    );
  shortsub_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => shortsub_10_DYMUX_14081,
      GE => VCC,
      CLK => NlwInverterSignal_shortsub_10_CLK,
      SET => GND,
      RST => GND,
      O => shortsub(10)
    );
  shortsub_not00011 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => s_current(12),
      ADR2 => N5,
      ADR3 => VCC,
      O => shortsub_not0001_pack_2
    );
  power_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_11_DYMUX_14110,
      GE => VCC,
      CLK => NlwInverterSignal_power_10_CLK,
      SET => GND,
      RST => GND,
      O => power(10)
    );
  power_mux0000_10_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(10),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(10)
    );
  power_mux0000_11_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(11),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(11)
    );
  power_11 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_11_DXMUX_14123,
      GE => VCC,
      CLK => NlwInverterSignal_power_11_CLK,
      SET => GND,
      RST => GND,
      O => power(11)
    );
  power_20 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_21_DYMUX_14144,
      GE => VCC,
      CLK => NlwInverterSignal_power_20_CLK,
      SET => GND,
      RST => GND,
      O => power(20)
    );
  power_mux0000_20_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(20),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(20)
    );
  power_mux0000_21_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(21),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(21)
    );
  power_21 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_21_DXMUX_14157,
      GE => VCC,
      CLK => NlwInverterSignal_power_21_CLK,
      SET => GND,
      RST => GND,
      O => power(21)
    );
  power_12 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_13_DYMUX_14178,
      GE => VCC,
      CLK => NlwInverterSignal_power_12_CLK,
      SET => GND,
      RST => GND,
      O => power(12)
    );
  power_mux0000_12_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(12),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(12)
    );
  power_mux0000_13_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(13),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(13)
    );
  power_13 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_13_DXMUX_14191,
      GE => VCC,
      CLK => NlwInverterSignal_power_13_CLK,
      SET => GND,
      RST => GND,
      O => power(13)
    );
  power_14 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_15_DYMUX_14212,
      GE => VCC,
      CLK => NlwInverterSignal_power_14_CLK,
      SET => GND,
      RST => GND,
      O => power(14)
    );
  power_mux0000_14_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(14)
    );
  power_mux0000_15_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(15),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(15)
    );
  power_15 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_15_DXMUX_14225,
      GE => VCC,
      CLK => NlwInverterSignal_power_15_CLK,
      SET => GND,
      RST => GND,
      O => power(15)
    );
  power_16 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_17_DYMUX_14246,
      GE => VCC,
      CLK => NlwInverterSignal_power_16_CLK,
      SET => GND,
      RST => GND,
      O => power(16)
    );
  power_mux0000_16_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(16),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(16)
    );
  power_mux0000_17_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(17),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(17)
    );
  power_17 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_17_DXMUX_14259,
      GE => VCC,
      CLK => NlwInverterSignal_power_17_CLK,
      SET => GND,
      RST => GND,
      O => power(17)
    );
  power_18 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_19_DYMUX_14280,
      GE => VCC,
      CLK => NlwInverterSignal_power_18_CLK,
      SET => GND,
      RST => GND,
      O => power(18)
    );
  power_mux0000_18_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(18),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(18)
    );
  power_mux0000_19_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => power_addsub0000(19),
      ADR2 => VCC,
      ADR3 => VCC,
      O => power_mux0000(19)
    );
  power_19 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => power_19_DXMUX_14293,
      GE => VCC,
      CLK => NlwInverterSignal_power_19_CLK,
      SET => GND,
      RST => GND,
      O => power(19)
    );
  sub_mux0000_0_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => dia(0),
      ADR2 => avg(0),
      ADR3 => VCC,
      O => sub_mux0000(0)
    );
  sub_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => dia(1),
      ADR2 => avg(1),
      ADR3 => VCC,
      O => sub_mux0000(1)
    );
  sub_mux0000_2_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => dia(2),
      ADR2 => avg(2),
      ADR3 => VCC,
      O => sub_mux0000(2)
    );
  sub_mux0000_3_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => dia(3),
      ADR2 => avg(3),
      ADR3 => VCC,
      O => sub_mux0000(3)
    );
  sub_mux0000_4_1 : X_LUT4
    generic map(
      INIT => X"E4E4"
    )
    port map (
      ADR0 => Mcompar_sub_cmp_gt0000_cy_9_Q,
      ADR1 => dia(4),
      ADR2 => avg(4),
      ADR3 => VCC,
      O => sub_mux0000(4)
    );
  s_current_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_0_DYMUX_14376,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_1_CLK,
      SET => GND,
      RST => GND,
      O => s_current(1)
    );
  s_current_mux0000_1_1 : X_LUT4
    generic map(
      INIT => X"FFAE"
    )
    port map (
      ADR0 => s_current(0),
      ADR1 => s_current(4),
      ADR2 => s_current_cmp_eq0000_5195,
      ADR3 => s_current(23),
      O => s_current_mux0000_1_Q
    );
  addra_or00001 : X_LUT4
    generic map(
      INIT => X"EEEE"
    )
    port map (
      ADR0 => s_current(4),
      ADR1 => s_current(14),
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_or0000
    );
  s_current_0 : X_LATCHE
    generic map(
      INIT => '1'
    )
    port map (
      I => s_current_0_DXMUX_14390,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_0_CLK,
      SET => GND,
      RST => GND,
      O => s_current(0)
    );
  s_current_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_3_DYMUX_14401,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_2_CLK,
      SET => GND,
      RST => GND,
      O => s_current(2)
    );
  s_current_3 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_3_DXMUX_14406,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_3_CLK,
      SET => GND,
      RST => GND,
      O => s_current(3)
    );
  s_current_mux0000_5_1 : X_LUT4
    generic map(
      INIT => X"8888"
    )
    port map (
      ADR0 => s_current(4),
      ADR1 => s_current_cmp_eq0000_5195,
      ADR2 => VCC,
      ADR3 => VCC,
      O => s_current_mux0000_5_Q
    );
  s_current_5 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_4_DYMUX_14426,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_5_CLK,
      SET => GND,
      RST => GND,
      O => s_current(5)
    );
  s_current_4 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_4_DXMUX_14431,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_4_CLK,
      SET => GND,
      RST => GND,
      O => s_current(4)
    );
  s_current_9 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_10_DYMUX_14442,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_9_CLK,
      SET => GND,
      RST => GND,
      O => s_current(9)
    );
  s_current_10 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_10_DXMUX_14447,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_10_CLK,
      SET => GND,
      RST => GND,
      O => s_current(10)
    );
  addra_not0001_SW2 : X_LUT4
    generic map(
      INIT => X"AEAE"
    )
    port map (
      ADR0 => s_current_cmp_eq0000_5195,
      ADR1 => s_current(22),
      ADR2 => number_of_workers_0_0_not0000,
      ADR3 => VCC,
      O => N53_pack_1
    );
  addra_not0001 : X_LUT4
    generic map(
      INIT => X"3237"
    )
    port map (
      ADR0 => s_current(14),
      ADR1 => N53,
      ADR2 => s_current(4),
      ADR3 => N36_0,
      O => addra_not0001_14472
    );
  deviation_mux0005_3_94_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      ADR0 => variance(0),
      ADR1 => variance(1),
      ADR2 => variance(2),
      ADR3 => variance(4),
      O => N51
    );
  deviation_mux0005_2_40 : X_LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      ADR0 => variance(0),
      ADR1 => variance(1),
      ADR2 => variance(2),
      ADR3 => variance(3),
      O => deviation_mux0005_2_40_14496
    );
  deviation_mux0005_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      ADR0 => variance(3),
      ADR1 => variance(2),
      ADR2 => variance(1),
      ADR3 => variance(0),
      O => deviation_mux0005_3_79_pack_2
    );
  deviation_mux0005_1_Q : X_LUT4
    generic map(
      INIT => X"FA7A"
    )
    port map (
      ADR0 => variance(5),
      ADR1 => deviation_mux0005_3_79,
      ADR2 => variance(4),
      ADR3 => deviation(2),
      O => deviation_mux0005(1)
    );
  deviation_2 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => deviation_2_DXMUX_14525,
      GE => VCC,
      CLK => NlwInverterSignal_deviation_2_CLK,
      SET => GND,
      RST => GND,
      O => deviation(2)
    );
  deviation_mux0005_2_58_SW0 : X_LUT4
    generic map(
      INIT => X"C8C8"
    )
    port map (
      ADR0 => deviation(1),
      ADR1 => variance(5),
      ADR2 => deviation_mux0005_2_40_0,
      ADR3 => VCC,
      O => N49_pack_2
    );
  deviation_mux0005_2_58 : X_LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      ADR0 => variance(4),
      ADR1 => deviation_mux0005_2_12_0,
      ADR2 => variance(2),
      ADR3 => N49,
      O => deviation_mux0005(2)
    );
  deviation_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => deviation_1_DXMUX_14555,
      GE => VCC,
      CLK => NlwInverterSignal_deviation_1_CLK,
      SET => GND,
      RST => GND,
      O => deviation(1)
    );
  s_current_11 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_12_DYMUX_14566,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_11_CLK,
      SET => GND,
      RST => GND,
      O => s_current(11)
    );
  s_current_12 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_12_DXMUX_14571,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_12_CLK,
      SET => GND,
      RST => GND,
      O => s_current(12)
    );
  s_current_21 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_22_DYMUX_14582,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_21_CLK,
      SET => GND,
      RST => GND,
      O => s_current(21)
    );
  s_current_22 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_22_DXMUX_14587,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_22_CLK,
      SET => GND,
      RST => GND,
      O => s_current(22)
    );
  s_current_13 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_14_DYMUX_14598,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_13_CLK,
      SET => GND,
      RST => GND,
      O => s_current(13)
    );
  s_current_14 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_14_DXMUX_14603,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_14_CLK,
      SET => GND,
      RST => GND,
      O => s_current(14)
    );
  s_current_20 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_19_DYMUX_14627,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_20_CLK,
      SET => GND,
      RST => GND,
      O => s_current(20)
    );
  counterdiv_and00001 : X_LUT4
    generic map(
      INIT => X"2222"
    )
    port map (
      ADR0 => s_current(6),
      ADR1 => N5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => counterdiv_and0000
    );
  power_not00012 : X_LUT4
    generic map(
      INIT => X"4E4E"
    )
    port map (
      ADR0 => s_current(16),
      ADR1 => s_current(14),
      ADR2 => N5,
      ADR3 => VCC,
      O => power_not00011
    );
  s_current_19 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => s_current_19_DXMUX_14640,
      GE => VCC,
      CLK => NlwInverterSignal_s_current_19_CLK,
      SET => GND,
      RST => GND,
      O => s_current(19)
    );
  Madd_number_of_workers_add0000_xor_1_11 : X_LUT4
    generic map(
      INIT => X"6666"
    )
    port map (
      ADR0 => number_of_workers(1),
      ADR1 => number_of_workers(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => number_of_workers_add0000(1)
    );
  number_of_workers_1 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => number_of_workers_0_DYMUX_14662,
      GE => number_of_workers_0_CEINV_14651,
      CLK => NlwInverterSignal_number_of_workers_1_CLK,
      SET => GND,
      RST => GND,
      O => number_of_workers(1)
    );
  number_of_workers_0 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => number_of_workers_0_DXMUX_14668,
      GE => number_of_workers_0_CEINV_14651,
      CLK => NlwInverterSignal_number_of_workers_0_CLK,
      SET => GND,
      RST => GND,
      O => number_of_workers(0)
    );
  avg_20 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_21_DYMUX_14920,
      GE => VCC,
      CLK => NlwInverterSignal_avg_20_CLK,
      SET => GND,
      RST => GND,
      O => avg(20)
    );
  avg_21 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_21_DXMUX_14925,
      GE => VCC,
      CLK => NlwInverterSignal_avg_21_CLK,
      SET => GND,
      RST => GND,
      O => avg(21)
    );
  avg_12 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_13_DYMUX_14936,
      GE => VCC,
      CLK => NlwInverterSignal_avg_12_CLK,
      SET => GND,
      RST => GND,
      O => avg(12)
    );
  avg_13 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_13_DXMUX_14941,
      GE => VCC,
      CLK => NlwInverterSignal_avg_13_CLK,
      SET => GND,
      RST => GND,
      O => avg(13)
    );
  avg_14 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_15_DYMUX_14952,
      GE => VCC,
      CLK => NlwInverterSignal_avg_14_CLK,
      SET => GND,
      RST => GND,
      O => avg(14)
    );
  avg_15 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_15_DXMUX_14957,
      GE => VCC,
      CLK => NlwInverterSignal_avg_15_CLK,
      SET => GND,
      RST => GND,
      O => avg(15)
    );
  avg_16 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_17_DYMUX_14968,
      GE => VCC,
      CLK => NlwInverterSignal_avg_16_CLK,
      SET => GND,
      RST => GND,
      O => avg(16)
    );
  avg_17 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_17_DXMUX_14973,
      GE => VCC,
      CLK => NlwInverterSignal_avg_17_CLK,
      SET => GND,
      RST => GND,
      O => avg(17)
    );
  avg_18 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_19_DYMUX_14984,
      GE => VCC,
      CLK => NlwInverterSignal_avg_18_CLK,
      SET => GND,
      RST => GND,
      O => avg(18)
    );
  avg_19 : X_LATCHE
    generic map(
      INIT => '0'
    )
    port map (
      I => avg_19_DXMUX_14989,
      GE => VCC,
      CLK => NlwInverterSignal_avg_19_CLK,
      SET => GND,
      RST => GND,
      O => avg(19)
    );
  divisao_blk00000003_blk00000011 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000045_DYMUX_15000,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000045_CLKINV_14998,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000044
    );
  divisao_blk00000003_blk00000012 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000045_DXMUX_15005,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000045_CLKINV_14998,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000045
    );
  divisao_blk00000003_blk00000020 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000005b_DYMUX_15014,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000005b_CLKINV_15012,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000005b
    );
  divisao_blk00000003_blk00000021 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000005d_DYMUX_15023,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000005d_CLKINV_15021,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000005d
    );
  divisao_blk00000003_blk00000013 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000004c_DYMUX_15032,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000004c_CLKINV_15030,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000004c
    );
  divisao_blk00000003_blk00000030 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000073_DYMUX_15043,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000073_CLKINV_15041,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000072
    );
  divisao_blk00000003_blk0000002c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000073_DXMUX_15048,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000073_CLKINV_15041,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000073
    );
  divisao_blk00000003_blk00000022 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000005f_DYMUX_15057,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000005f_CLKINV_15055,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000005f
    );
  divisao_blk00000003_blk00000006 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000003b_DYMUX_15066,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000003b_CLKINV_15064,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000003b
    );
  divisao_blk00000003_blk00000031 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000075_DYMUX_15075,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000075_CLKINV_15073,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000075
    );
  divisao_blk00000003_blk00000015 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000049_DYMUX_15086,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000049_CLKINV_15084,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000048
    );
  divisao_blk00000003_blk00000016 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000049_DXMUX_15091,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000049_CLKINV_15084,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000049
    );
  divisao_blk00000003_blk00000007 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000003d_DYMUX_15100,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000003d_CLKINV_15098,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000003d
    );
  divisao_blk00000003_blk00000040 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000083_DYMUX_15111,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000083_CLKINV_15109,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000082
    );
  divisao_blk00000003_blk00000041 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000083_DXMUX_15116,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000083_CLKINV_15109,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000083
    );
  divisao_blk00000003_blk00000032 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000077_DYMUX_15127,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000077_CLKINV_15125,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000076
    );
  divisao_blk00000003_blk00000033 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000077_DXMUX_15132,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000077_CLKINV_15125,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000077
    );
  divisao_blk00000003_blk00000008 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000003a_DYMUX_15141,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000003a_CLKINV_15139,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000003a
    );
  divisao_blk00000003_blk00000017 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000004a_DYMUX_15150,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000004a_CLKINV_15148,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000004a
    );
  divisao_blk00000003_blk00000009 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000003c_DYMUX_15159,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000003c_CLKINV_15157,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000003c
    );
  divisao_blk00000003_blk00000050 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000093_DYMUX_15170,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000093_CLKINV_15168,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000092
    );
  divisao_blk00000003_blk00000051 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000093_DXMUX_15175,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000093_CLKINV_15168,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000093
    );
  divisao_blk00000003_blk00000042 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000085_DYMUX_15186,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000085_CLKINV_15184,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000084
    );
  divisao_blk00000003_blk00000043 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000085_DXMUX_15191,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000085_CLKINV_15184,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000085
    );
  divisao_blk00000003_blk00000034 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000079_DYMUX_15200,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000079_CLKINV_15198,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000079
    );
  divisao_blk00000003_blk00000018 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000004b_DYMUX_15209,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000004b_CLKINV_15207,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000004b
    );
  divisao_blk00000003_blk00000035 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000007a_DYMUX_15218,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000007a_CLKINV_15216,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000007a
    );
  divisao_blk00000003_blk00000060 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a3_DYMUX_15229,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a3_CLKINV_15227,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a2
    );
  divisao_blk00000003_blk00000061 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000a3_DXMUX_15234,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a3_CLKINV_15227,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a3
    );
  divisao_blk00000003_blk00000052 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000095_DYMUX_15245,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000095_CLKINV_15243,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000094
    );
  divisao_blk00000003_blk00000053 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000095_DXMUX_15250,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000095_CLKINV_15243,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000095
    );
  divisao_blk00000003_blk00000044 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000087_DYMUX_15261,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000087_CLKINV_15259,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000086
    );
  divisao_blk00000003_blk00000045 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000087_DXMUX_15266,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000087_CLKINV_15259,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000087
    );
  divisao_blk00000003_blk00000036 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000007c_DYMUX_15275,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000007c_CLKINV_15273,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000007c
    );
  divisao_blk00000003_blk00000028 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000006b_DYMUX_15284,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000006b_CLKINV_15282,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000006b
    );
  divisao_blk00000003_blk00000301 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003da_DYMUX_15293,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003da_CLKINV_15291,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003da
    );
  divisao_blk00000003_blk00000037 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000005e_DYMUX_15302,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000005e_CLKINV_15300,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000005e
    );
  divisao_blk00000003_blk00000029 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000006d_DYMUX_15311,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000006d_CLKINV_15309,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000006d
    );
  divisao_blk00000003_blk00000302 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003db_DYMUX_15320,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003db_CLKINV_15318,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003db
    );
  divisao_blk00000003_blk00000070 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000b3_DYMUX_15331,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b3_CLKINV_15329,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b2
    );
  divisao_blk00000003_blk00000071 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b3_DXMUX_15336,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b3_CLKINV_15329,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b3
    );
  divisao_blk00000003_blk00000062 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a5_DYMUX_15347,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a5_CLKINV_15345,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a4
    );
  divisao_blk00000003_blk00000063 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a5_DXMUX_15352,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a5_CLKINV_15345,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a5
    );
  divisao_blk00000003_blk00000054 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000097_DYMUX_15363,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000097_CLKINV_15361,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000096
    );
  divisao_blk00000003_blk00000055 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000097_DXMUX_15368,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000097_CLKINV_15361,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000097
    );
  divisao_blk00000003_blk00000046 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000089_DYMUX_15379,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000089_CLKINV_15377,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000088
    );
  divisao_blk00000003_blk00000047 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000089_DXMUX_15384,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000089_CLKINV_15377,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000089
    );
  divisao_blk00000003_blk00000038 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000061_DYMUX_15395,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000061_CLKINV_15393,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000060
    );
  divisao_blk00000003_blk00000023 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000061_DXMUX_15400,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000061_CLKINV_15393,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000061
    );
  divisao_blk00000003_blk00000311 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003ea_DYMUX_15409,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ea_CLKINV_15407,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ea
    );
  divisao_blk00000003_blk00000303 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003dc_DYMUX_15418,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003dc_CLKINV_15416,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003dc
    );
  divisao_blk00000003_blk00000039 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000063_DYMUX_15429,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000063_CLKINV_15427,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000062
    );
  divisao_blk00000003_blk00000024 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000063_DXMUX_15434,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000063_CLKINV_15427,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000063
    );
  divisao_blk00000003_blk00000400 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004cc_DYMUX_15443,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004cc_CLKINV_15441,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004cc
    );
  divisao_blk00000003_blk00000320 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003f9_DYMUX_15454,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f9_CLKINV_15452,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f8
    );
  divisao_blk00000003_blk00000321 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003f9_DXMUX_15459,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f9_CLKINV_15452,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f9
    );
  divisao_blk00000003_blk00000312 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003eb_DYMUX_15468,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003eb_CLKINV_15466,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003eb
    );
  divisao_blk00000003_blk00000304 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003dd_DYMUX_15477,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003dd_CLKINV_15475,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003dd
    );
  divisao_blk00000003_blk00000080 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c3_DYMUX_15488,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c3_CLKINV_15486,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c2
    );
  divisao_blk00000003_blk00000081 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c3_DXMUX_15493,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c3_CLKINV_15486,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c3
    );
  divisao_blk00000003_blk00000072 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b5_DYMUX_15504,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b5_CLKINV_15502,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b4
    );
  divisao_blk00000003_blk00000073 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b5_DXMUX_15509,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b5_CLKINV_15502,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b5
    );
  divisao_blk00000003_blk00000064 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a7_DYMUX_15520,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a7_CLKINV_15518,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a6
    );
  divisao_blk00000003_blk00000065 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a7_DXMUX_15525,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a7_CLKINV_15518,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a7
    );
  divisao_blk00000003_blk00000056 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000099_DYMUX_15536,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000099_CLKINV_15534,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000098
    );
  divisao_blk00000003_blk00000057 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000099_DXMUX_15541,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000099_CLKINV_15534,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000099
    );
  divisao_blk00000003_blk00000048 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000008a_DYMUX_15550,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000008a_CLKINV_15548,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000008a
    );
  divisao_blk00000003_blk00000401 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004cd_DYMUX_15559,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004cd_CLKINV_15557,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004cd
    );
  divisao_blk00000003_blk00000313 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000021b_DYMUX_15568,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000021b_CLKINV_15566,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000021b
    );
  divisao_blk00000003_blk00000305 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003de_DYMUX_15577,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003de_CLKINV_15575,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003de
    );
  divisao_blk00000003_blk00000049 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000008b_DYMUX_15586,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000008b_CLKINV_15584,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000008b
    );
  divisao_blk00000003_blk00000410 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004dc_DYMUX_15595,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004dc_CLKINV_15593,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004dc
    );
  divisao_blk00000003_blk00000402 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ce_DYMUX_15604,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ce_CLKINV_15602,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ce
    );
  divisao_blk00000003_blk00000322 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003fa_DYMUX_15613,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003fa_CLKINV_15611,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003fa
    );
  divisao_blk00000003_blk00000314 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ec_DYMUX_15622,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ec_CLKINV_15620,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ec
    );
  divisao_blk00000003_blk00000306 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003df_DYMUX_15631,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003df_CLKINV_15629,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003df
    );
  divisao_blk00000003_blk00000090 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d3_DYMUX_15642,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d3_CLKINV_15640,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d2
    );
  divisao_blk00000003_blk00000091 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d3_DXMUX_15647,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d3_CLKINV_15640,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d3
    );
  divisao_blk00000003_blk00000082 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c5_DYMUX_15658,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c5_CLKINV_15656,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c4
    );
  divisao_blk00000003_blk00000083 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c5_DXMUX_15663,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c5_CLKINV_15656,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c5
    );
  divisao_blk00000003_blk00000074 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b7_DYMUX_15674,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b7_CLKINV_15672,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b6
    );
  divisao_blk00000003_blk00000075 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000b7_DXMUX_15679,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b7_CLKINV_15672,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b7
    );
  divisao_blk00000003_blk00000405 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d1_DXMUX_15806,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d1_CLKINV_15799,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d1
    );
  divisao_blk00000003_blk00000340 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000417_DYMUX_15817,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000417_CLKINV_15815,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000416
    );
  divisao_blk00000003_blk00000341 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000417_DXMUX_15822,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000417_CLKINV_15815,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000417
    );
  divisao_blk00000003_blk00000324 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003fc_DYMUX_15831,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003fc_CLKINV_15829,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003fc
    );
  divisao_blk00000003_blk00000316 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ee_DYMUX_15840,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ee_CLKINV_15838,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ee
    );
  divisao_blk00000003_blk00000092 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d5_DYMUX_15851,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d5_CLKINV_15849,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d4
    );
  divisao_blk00000003_blk00000093 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000d5_DXMUX_15856,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d5_CLKINV_15849,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d5
    );
  divisao_blk00000003_blk00000084 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000c7_DYMUX_15867,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c7_CLKINV_15865,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c6
    );
  divisao_blk00000003_blk00000085 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c7_DXMUX_15872,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c7_CLKINV_15865,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c7
    );
  divisao_blk00000003_blk00000076 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b9_DYMUX_15883,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b9_CLKINV_15881,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b8
    );
  divisao_blk00000003_blk00000077 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b9_DXMUX_15888,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b9_CLKINV_15881,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b9
    );
  divisao_blk00000003_blk00000068 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000aa_DYMUX_15897,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000aa_CLKINV_15895,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000aa
    );
  divisao_blk00000003_blk00000413 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004df_DYMUX_15906,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004df_CLKINV_15904,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004df
    );
  divisao_blk00000003_blk00000333 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000040a_DYMUX_15915,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000040a_CLKINV_15913,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000040a
    );
  divisao_blk00000003_blk00000325 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003fd_DYMUX_15924,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003fd_CLKINV_15922,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003fd
    );
  divisao_blk00000003_blk00000317 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ef_DYMUX_15933,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ef_CLKINV_15931,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ef
    );
  divisao_blk00000003_blk00000309 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003e3_DYMUX_15944,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e3_CLKINV_15942,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e2
    );
  divisao_blk00000003_blk0000030a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003e3_DXMUX_15949,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e3_CLKINV_15942,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e3
    );
  divisao_blk00000003_blk00000069 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ab_DYMUX_15958,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ab_CLKINV_15956,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ab
    );
  divisao_blk00000003_blk00000414 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004e0_DYMUX_15967,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004e0_CLKINV_15965,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004e0
    );
  divisao_blk00000003_blk00000406 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d3_DYMUX_15978,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d3_CLKINV_15976,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d2
    );
  divisao_blk00000003_blk00000407 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d3_DXMUX_15983,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d3_CLKINV_15976,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d3
    );
  divisao_blk00000003_blk00000350 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000427_DYMUX_15994,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000427_CLKINV_15992,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000426
    );
  divisao_blk00000003_blk00000351 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000427_DXMUX_15999,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000427_CLKINV_15992,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000427
    );
  divisao_blk00000003_blk00000342 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000419_DYMUX_16010,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000419_CLKINV_16008,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000418
    );
  divisao_blk00000003_blk00000343 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000419_DXMUX_16015,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000419_CLKINV_16008,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000419
    );
  divisao_blk00000003_blk00000334 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000040b_DYMUX_16024,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000040b_CLKINV_16022,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000040b
    );
  divisao_blk00000003_blk00000326 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003fe_DYMUX_16033,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003fe_CLKINV_16031,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003fe
    );
  divisao_blk00000003_blk00000318 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f1_DYMUX_16044,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f1_CLKINV_16042,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f0
    );
  divisao_blk00000003_blk00000319 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f1_DXMUX_16049,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f1_CLKINV_16042,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f1
    );
  divisao_blk00000003_blk00000094 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d7_DYMUX_16060,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d7_CLKINV_16058,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d6
    );
  divisao_blk00000003_blk00000095 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d7_DXMUX_16065,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d7_CLKINV_16058,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d7
    );
  divisao_blk00000003_blk00000086 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c9_DYMUX_16076,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c9_CLKINV_16074,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c8
    );
  divisao_blk00000003_blk00000087 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000c9_DXMUX_16081,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000c9_CLKINV_16074,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000c9
    );
  divisao_blk00000003_blk00000078 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ba_DYMUX_16090,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ba_CLKINV_16088,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ba
    );
  divisao_blk00000003_blk00000335 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000040c_DYMUX_16099,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000040c_CLKINV_16097,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000040c
    );
  divisao_blk00000003_blk00000327 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003ff_DYMUX_16108,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ff_CLKINV_16106,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ff
    );
  divisao_blk00000003_blk00000079 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000bb_DYMUX_16117,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000bb_CLKINV_16115,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000bb
    );
  divisao_blk00000003_blk00000408 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d5_DYMUX_16128,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d5_CLKINV_16126,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d4
    );
  divisao_blk00000003_blk00000409 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d5_DXMUX_16133,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d5_CLKINV_16126,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d5
    );
  divisao_blk00000003_blk00000352 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000429_DYMUX_16144,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000429_CLKINV_16142,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000428
    );
  divisao_blk00000003_blk00000353 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000429_DXMUX_16149,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000429_CLKINV_16142,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000429
    );
  divisao_blk00000003_blk00000344 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000041a_DYMUX_16158,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000041a_CLKINV_16156,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000041a
    );
  divisao_blk00000003_blk00000336 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000040d_DYMUX_16167,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000040d_CLKINV_16165,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000040d
    );
  divisao_blk00000003_blk00000328 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000401_DYMUX_16178,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000401_CLKINV_16176,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000400
    );
  divisao_blk00000003_blk0000032a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000401_DXMUX_16183,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000401_CLKINV_16176,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000401
    );
  divisao_blk00000003_blk00000280 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000361_DYMUX_16194,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000361_CLKINV_16192,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000360
    );
  divisao_blk00000003_blk00000281 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000361_DXMUX_16199,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000361_CLKINV_16192,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000361
    );
  divisao_blk00000003_blk00000096 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d9_DYMUX_16210,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d9_CLKINV_16208,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d8
    );
  divisao_blk00000003_blk00000097 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000d9_DXMUX_16215,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000d9_CLKINV_16208,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000d9
    );
  divisao_blk00000003_blk00000088 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ca_DYMUX_16224,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ca_CLKINV_16222,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ca
    );
  divisao_blk00000003_blk00000361 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000437_DYMUX_16235,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000437_CLKINV_16233,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000436
    );
  divisao_blk00000003_blk00000362 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000437_DXMUX_16240,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000437_CLKINV_16233,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000437
    );
  divisao_blk00000003_blk00000345 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000041b_DYMUX_16249,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000041b_CLKINV_16247,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000041b
    );
  divisao_blk00000003_blk00000337 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000040e_DYMUX_16258,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000040e_CLKINV_16256,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000040e
    );
  divisao_blk00000003_blk00000089 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000cb_DYMUX_16267,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000cb_CLKINV_16265,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000cb
    );
  divisao_blk00000003_blk00000370 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000445_DYMUX_16278,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000445_CLKINV_16276,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000444
    );
  divisao_blk00000003_blk00000371 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000445_DXMUX_16283,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000445_CLKINV_16276,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000445
    );
  divisao_blk00000003_blk00000354 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000042a_DYMUX_16292,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000042a_CLKINV_16290,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000042a
    );
  divisao_blk00000003_blk00000346 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000041c_DYMUX_16301,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000041c_CLKINV_16299,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000041c
    );
  divisao_blk00000003_blk00000338 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000040f_DYMUX_16310,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000040f_CLKINV_16308,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000040f
    );
  divisao_blk00000003_blk00000290 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000371_DYMUX_16321,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000371_CLKINV_16319,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000370
    );
  divisao_blk00000003_blk00000291 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000371_DXMUX_16326,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000371_CLKINV_16319,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000371
    );
  divisao_blk00000003_blk00000282 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000363_DYMUX_16337,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000363_CLKINV_16335,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000362
    );
  divisao_blk00000003_blk00000283 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000363_DXMUX_16342,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000363_CLKINV_16335,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000363
    );
  divisao_blk00000003_blk00000098 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000da_DYMUX_16351,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000da_CLKINV_16349,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000da
    );
  divisao_blk00000003_blk00000363 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000439_DYMUX_16362,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000439_CLKINV_16360,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000438
    );
  divisao_blk00000003_blk00000364 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000439_DXMUX_16367,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000439_CLKINV_16360,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000439
    );
  divisao_blk00000003_blk00000355 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000026c_DYMUX_16376,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000026c_CLKINV_16374,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000026c
    );
  divisao_blk00000003_blk00000347 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000041d_DYMUX_16385,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000041d_CLKINV_16383,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000041d
    );
  divisao_blk00000003_blk00000339 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000411_DYMUX_16396,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000411_CLKINV_16394,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000410
    );
  divisao_blk00000003_blk0000033a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000411_DXMUX_16401,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000411_CLKINV_16394,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000411
    );
  divisao_blk00000003_blk00000099 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000db_DYMUX_16410,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000db_CLKINV_16408,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000db
    );
  divisao_blk00000003_blk00000380 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000455_DYMUX_16421,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000455_CLKINV_16419,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000454
    );
  divisao_blk00000003_blk00000389 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000455_DXMUX_16426,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000455_CLKINV_16419,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000455
    );
  divisao_blk00000003_blk00000372 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000447_DYMUX_16437,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000447_CLKINV_16435,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000446
    );
  divisao_blk00000003_blk00000373 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000447_DXMUX_16442,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000447_CLKINV_16435,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000447
    );
  divisao_blk00000003_blk00000356 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000042b_DYMUX_16451,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000042b_CLKINV_16449,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000042b
    );
  divisao_blk00000003_blk00000348 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000041e_DYMUX_16460,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000041e_CLKINV_16458,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000041e
    );
  divisao_blk00000003_blk00000292 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000373_DYMUX_16471,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000373_CLKINV_16469,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000372
    );
  divisao_blk00000003_blk00000293 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000373_DXMUX_16476,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000373_CLKINV_16469,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000373
    );
  divisao_blk00000003_blk00000284 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000365_DYMUX_16487,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000365_CLKINV_16485,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000364
    );
  divisao_blk00000003_blk00000285 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000365_DXMUX_16492,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000365_CLKINV_16485,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000365
    );
  divisao_blk00000003_blk00000381 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000002a2_DYMUX_16501,
      CE => VCC,
      CLK => divisao_blk00000003_sig000002a2_CLKINV_16499,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000002a2
    );
  divisao_blk00000003_blk00000365 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000043a_DYMUX_16510,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000043a_CLKINV_16508,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000043a
    );
  divisao_blk00000003_blk00000357 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000042c_DYMUX_16519,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000042c_CLKINV_16517,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000042c
    );
  divisao_blk00000003_blk00000349 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000041f_DYMUX_16528,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000041f_CLKINV_16526,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000041f
    );
  divisao_blk00000003_blk00000390 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000045c_DYMUX_16537,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000045c_CLKINV_16535,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000045c
    );
  divisao_blk00000003_blk00000382 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000005a_DYMUX_16546,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000005a_CLKINV_16544,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000005a
    );
  divisao_blk00000003_blk00000374 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000449_DYMUX_16557,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000449_CLKINV_16555,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000448
    );
  divisao_blk00000003_blk00000375 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000449_DXMUX_16562,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000449_CLKINV_16555,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000449
    );
  divisao_blk00000003_blk00000366 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000043b_DYMUX_16571,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000043b_CLKINV_16569,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000043b
    );
  divisao_blk00000003_blk00000288 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000369_DYMUX_16702,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000369_CLKINV_16700,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000368
    );
  divisao_blk00000003_blk00000289 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000369_DXMUX_16707,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000369_CLKINV_16700,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000369
    );
  divisao_blk00000003_blk00000393 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000045f_DYMUX_16716,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000045f_CLKINV_16714,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000045f
    );
  divisao_blk00000003_blk00000377 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000044b_DYMUX_16725,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000044b_CLKINV_16723,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000044b
    );
  divisao_blk00000003_blk00000369 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000043e_DYMUX_16734,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000043e_CLKINV_16732,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000043e
    );
  divisao_blk00000003_blk00000297 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000377_DYMUX_16745,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000377_CLKINV_16743,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000376
    );
  divisao_blk00000003_blk00000298 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000377_DXMUX_16750,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000377_CLKINV_16743,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000377
    );
  divisao_blk00000003_blk00000394 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000461_DYMUX_16761,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000461_CLKINV_16759,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000460
    );
  divisao_blk00000003_blk00000395 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000461_DXMUX_16766,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000461_CLKINV_16759,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000461
    );
  divisao_blk00000003_blk00000386 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000057_DYMUX_16777,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000057_CLKINV_16775,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000056
    );
  divisao_blk00000003_blk00000385 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000057_DXMUX_16782,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000057_CLKINV_16775,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000057
    );
  divisao_blk00000003_blk00000378 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000044c_DYMUX_16791,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000044c_CLKINV_16789,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000044c
    );
  divisao_blk00000003_blk00000379 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000044d_DYMUX_16800,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000044d_CLKINV_16798,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000044d
    );
  divisao_blk00000003_blk00000299 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000379_DYMUX_16811,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000379_CLKINV_16809,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000378
    );
  divisao_blk00000003_blk0000029a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000379_DXMUX_16816,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000379_CLKINV_16809,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000379
    );
  divisao_blk00000003_blk00000396 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000463_DYMUX_16827,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000463_CLKINV_16825,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000462
    );
  divisao_blk00000003_blk00000397 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000463_DXMUX_16832,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000463_CLKINV_16825,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000463
    );
  divisao_blk00000003_blk00000388 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000055_DYMUX_16843,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000055_CLKINV_16841,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000054
    );
  divisao_blk00000003_blk00000387 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000055_DXMUX_16848,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000055_CLKINV_16841,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000055
    );
  divisao_blk00000003_blk00000398 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000465_DYMUX_16859,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000465_CLKINV_16857,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000464
    );
  divisao_blk00000003_blk00000399 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000465_DXMUX_16864,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000465_CLKINV_16857,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000465
    );
  divisao_blk00000003_blk0000000b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000003e_DYMUX_16873,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000003e_CLKINV_16871,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000003e
    );
  divisao_blk00000003_blk0000001a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000004d_DYMUX_16882,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000004d_CLKINV_16880,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000004d
    );
  divisao_blk00000003_blk0000000c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000003f_DYMUX_16891,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000003f_CLKINV_16889,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000003f
    );
  divisao_blk00000003_blk0000001b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000004e_DYMUX_16900,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000004e_CLKINV_16898,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000004e
    );
  divisao_blk00000003_blk0000000d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000041_DYMUX_16911,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000041_CLKINV_16909,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000040
    );
  divisao_blk00000003_blk0000000a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000041_DXMUX_16916,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000041_CLKINV_16909,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000041
    );
  divisao_blk00000003_blk0000002a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000006f_DYMUX_16925,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000006f_CLKINV_16923,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000006f
    );
  divisao_blk00000003_blk0000001c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000004f_DYMUX_16934,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000004f_CLKINV_16932,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000004f
    );
  divisao_blk00000003_blk0000000e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000047_DYMUX_16945,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000047_CLKINV_16943,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000046
    );
  divisao_blk00000003_blk00000014 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000047_DXMUX_16950,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000047_CLKINV_16943,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000047
    );
  divisao_blk00000003_blk0000001d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000051_DYMUX_16961,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000051_CLKINV_16959,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000050
    );
  divisao_blk00000003_blk0000001e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000051_DXMUX_16966,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000051_CLKINV_16959,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000051
    );
  divisao_blk00000003_blk0000000f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000043_DYMUX_16977,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000043_CLKINV_16975,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000042
    );
  divisao_blk00000003_blk00000010 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000043_DXMUX_16982,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000043_CLKINV_16975,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000043
    );
  divisao_blk00000003_blk0000003a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000065_DYMUX_16993,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000065_CLKINV_16991,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000064
    );
  divisao_blk00000003_blk00000025 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000065_DXMUX_16998,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000065_CLKINV_16991,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000065
    );
  divisao_blk00000003_blk0000003b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000067_DYMUX_17009,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000067_CLKINV_17007,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000066
    );
  divisao_blk00000003_blk00000026 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000067_DXMUX_17014,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000067_CLKINV_17007,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000067
    );
  divisao_blk00000003_blk0000002d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000006c_DYMUX_17023,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000006c_CLKINV_17021,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000006c
    );
  divisao_blk00000003_blk0000001f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000053_DYMUX_17034,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000053_CLKINV_17032,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000052
    );
  divisao_blk00000003_blk00000019 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000053_DXMUX_17039,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000053_CLKINV_17032,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000053
    );
  divisao_blk00000003_blk0000004a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000008c_DYMUX_17048,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000008c_CLKINV_17046,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000008c
    );
  divisao_blk00000003_blk0000003c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000069_DYMUX_17059,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000069_CLKINV_17057,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000068
    );
  divisao_blk00000003_blk00000027 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000069_DXMUX_17064,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000069_CLKINV_17057,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000069
    );
  divisao_blk00000003_blk0000002e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000006e_DYMUX_17073,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000006e_CLKINV_17071,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000006e
    );
  divisao_blk00000003_blk0000004b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000008d_DYMUX_17082,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000008d_CLKINV_17080,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000008d
    );
  divisao_blk00000003_blk0000003d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000007f_DYMUX_17091,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000007f_CLKINV_17089,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000007f
    );
  divisao_blk00000003_blk0000002f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000071_DYMUX_17102,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000071_CLKINV_17100,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000070
    );
  divisao_blk00000003_blk0000002b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000071_DXMUX_17107,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000071_CLKINV_17100,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000071
    );
  divisao_blk00000003_blk0000005a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000009c_DYMUX_17116,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000009c_CLKINV_17114,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000009c
    );
  divisao_blk00000003_blk0000004c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000008e_DYMUX_17125,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000008e_CLKINV_17123,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000008e
    );
  divisao_blk00000003_blk0000003e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000081_DYMUX_17136,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000081_CLKINV_17134,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000080
    );
  divisao_blk00000003_blk0000003f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000081_DXMUX_17141,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000081_CLKINV_17134,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000081
    );
  divisao_blk00000003_blk0000005b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000009d_DYMUX_17150,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000009d_CLKINV_17148,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000009d
    );
  divisao_blk00000003_blk0000004d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000008f_DYMUX_17159,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000008f_CLKINV_17157,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000008f
    );
  divisao_blk00000003_blk0000006a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ac_DYMUX_17168,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ac_CLKINV_17166,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ac
    );
  divisao_blk00000003_blk0000005c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000009e_DYMUX_17177,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000009e_CLKINV_17175,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000009e
    );
  divisao_blk00000003_blk0000004e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000091_DYMUX_17188,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000091_CLKINV_17186,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000090
    );
  divisao_blk00000003_blk0000004f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000091_DXMUX_17193,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000091_CLKINV_17186,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000091
    );
  divisao_blk00000003_blk0000030b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003e5_DYMUX_17204,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e5_CLKINV_17202,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e4
    );
  divisao_blk00000003_blk0000030c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003e5_DXMUX_17209,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e5_CLKINV_17202,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e5
    );
  divisao_blk00000003_blk0000006b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000ad_DYMUX_17218,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ad_CLKINV_17216,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ad
    );
  divisao_blk00000003_blk0000005d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000009f_DYMUX_17227,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000009f_CLKINV_17225,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000009f
    );
  divisao_blk00000003_blk0000031a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f3_DYMUX_17238,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f3_CLKINV_17236,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f2
    );
  divisao_blk00000003_blk0000031b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f3_DXMUX_17243,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f3_CLKINV_17236,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f3
    );
  divisao_blk00000003_blk0000007a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000bc_DYMUX_17252,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000bc_CLKINV_17250,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000bc
    );
  divisao_blk00000003_blk0000006c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ae_DYMUX_17261,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ae_CLKINV_17259,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ae
    );
  divisao_blk00000003_blk0000005e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a1_DYMUX_17272,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a1_CLKINV_17270,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a0
    );
  divisao_blk00000003_blk0000005f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000a1_DXMUX_17277,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000a1_CLKINV_17270,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000a1
    );
  divisao_blk00000003_blk0000030d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003e7_DYMUX_17288,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e7_CLKINV_17286,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e6
    );
  divisao_blk00000003_blk0000030e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003e7_DXMUX_17293,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e7_CLKINV_17286,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e7
    );
  divisao_blk00000003_blk0000007b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000bd_DYMUX_17302,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000bd_CLKINV_17300,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000bd
    );
  divisao_blk00000003_blk0000006d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000af_DYMUX_17311,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000af_CLKINV_17309,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000af
    );
  divisao_blk00000003_blk0000040a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d7_DYMUX_17322,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d7_CLKINV_17320,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d6
    );
  divisao_blk00000003_blk0000040b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d7_DXMUX_17327,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d7_CLKINV_17320,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d7
    );
  divisao_blk00000003_blk0000031c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f5_DYMUX_17338,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f5_CLKINV_17336,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f4
    );
  divisao_blk00000003_blk0000031d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f5_DXMUX_17343,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f5_CLKINV_17336,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f5
    );
  divisao_blk00000003_blk0000008a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000cc_DYMUX_17352,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000cc_CLKINV_17350,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000cc
    );
  divisao_blk00000003_blk0000007c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000be_DYMUX_17361,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000be_CLKINV_17359,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000be
    );
  divisao_blk00000003_blk0000006e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b1_DYMUX_17372,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b1_CLKINV_17370,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b0
    );
  divisao_blk00000003_blk0000006f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000b1_DXMUX_17377,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000b1_CLKINV_17370,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000b1
    );
  divisao_blk00000003_blk0000032b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000403_DYMUX_17388,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000403_CLKINV_17386,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000402
    );
  divisao_blk00000003_blk0000032c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000403_DXMUX_17393,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000403_CLKINV_17386,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000403
    );
  divisao_blk00000003_blk0000030f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003e9_DYMUX_17404,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e9_CLKINV_17402,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e8
    );
  divisao_blk00000003_blk00000310 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000003e9_DXMUX_17409,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003e9_CLKINV_17402,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003e9
    );
  divisao_blk00000003_blk0000008b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000cd_DYMUX_17418,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000cd_CLKINV_17416,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000cd
    );
  divisao_blk00000003_blk0000007d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000bf_DYMUX_17427,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000bf_CLKINV_17425,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000bf
    );
  divisao_blk00000003_blk0000040c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d9_DYMUX_17438,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d9_CLKINV_17436,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d8
    );
  divisao_blk00000003_blk0000040d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004d9_DXMUX_17443,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004d9_CLKINV_17436,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004d9
    );
  divisao_blk00000003_blk0000031e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f7_DYMUX_17454,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f7_CLKINV_17452,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f6
    );
  divisao_blk00000003_blk0000031f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003f7_DXMUX_17459,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003f7_CLKINV_17452,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003f7
    );
  divisao_blk00000003_blk0000009a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000dc_DYMUX_17468,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000dc_CLKINV_17466,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000dc
    );
  divisao_blk00000003_blk0000040f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004db_DYMUX_17602,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004db_CLKINV_17600,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004db
    );
  divisao_blk00000003_blk0000033d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000415_DYMUX_17613,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000415_CLKINV_17611,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000414
    );
  divisao_blk00000003_blk0000033e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000415_DXMUX_17618,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000415_CLKINV_17611,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000415
    );
  divisao_blk00000003_blk0000032f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000407_DYMUX_17629,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000407_CLKINV_17627,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000406
    );
  divisao_blk00000003_blk00000330 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000407_DXMUX_17634,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000407_CLKINV_17627,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000407
    );
  divisao_blk00000003_blk0000009d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000df_DYMUX_17643,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000df_CLKINV_17641,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000df
    );
  divisao_blk00000003_blk0000035a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000042f_DYMUX_17652,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000042f_CLKINV_17650,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000042f
    );
  divisao_blk00000003_blk0000034c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000423_DYMUX_17663,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000423_CLKINV_17661,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000422
    );
  divisao_blk00000003_blk0000034d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000423_DXMUX_17668,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000423_CLKINV_17661,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000423
    );
  divisao_blk00000003_blk0000009e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e1_DYMUX_17679,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e1_CLKINV_17677,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e0
    );
  divisao_blk00000003_blk0000009f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e1_DXMUX_17684,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e1_CLKINV_17677,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e1
    );
  divisao_blk00000003_blk0000035b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000431_DYMUX_17695,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000431_CLKINV_17693,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000430
    );
  divisao_blk00000003_blk0000035c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000431_DXMUX_17700,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000431_CLKINV_17693,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000431
    );
  divisao_blk00000003_blk0000033f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000251_DYMUX_17709,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000251_CLKINV_17707,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000251
    );
  divisao_blk00000003_blk0000036a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000043f_DYMUX_17718,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000043f_CLKINV_17716,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000043f
    );
  divisao_blk00000003_blk0000034e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000425_DYMUX_17729,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000425_CLKINV_17727,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000424
    );
  divisao_blk00000003_blk0000034f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000425_DXMUX_17734,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000425_CLKINV_17727,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000425
    );
  divisao_blk00000003_blk0000028a : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000036a_DYMUX_17743,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000036a_CLKINV_17741,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000036a
    );
  divisao_blk00000003_blk0000035d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000433_DYMUX_17754,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000433_CLKINV_17752,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000432
    );
  divisao_blk00000003_blk0000035e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000433_DXMUX_17759,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000433_CLKINV_17752,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000433
    );
  divisao_blk00000003_blk0000028b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000036b_DYMUX_17768,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000036b_CLKINV_17766,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000036b
    );
  divisao_blk00000003_blk0000037a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000044e_DYMUX_17777,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000044e_CLKINV_17775,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000044e
    );
  divisao_blk00000003_blk0000036c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000441_DYMUX_17788,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000441_CLKINV_17786,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000440
    );
  divisao_blk00000003_blk0000036d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000441_DXMUX_17793,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000441_CLKINV_17786,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000441
    );
  divisao_blk00000003_blk0000028c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000036c_DYMUX_17802,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000036c_CLKINV_17800,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000036c
    );
  divisao_blk00000003_blk0000037b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000044f_DYMUX_17811,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000044f_CLKINV_17809,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000044f
    );
  divisao_blk00000003_blk0000035f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000435_DYMUX_17822,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000435_CLKINV_17820,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000434
    );
  divisao_blk00000003_blk00000360 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000435_DXMUX_17827,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000435_CLKINV_17820,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000435
    );
  divisao_blk00000003_blk0000029b : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000037a_DYMUX_17836,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000037a_CLKINV_17834,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000037a
    );
  divisao_blk00000003_blk0000028d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000036d_DYMUX_17845,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000036d_CLKINV_17843,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000036d
    );
  divisao_blk00000003_blk0000038a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000457_DYMUX_17856,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000457_CLKINV_17854,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000456
    );
  divisao_blk00000003_blk0000038b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000457_DXMUX_17861,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000457_CLKINV_17854,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000457
    );
  divisao_blk00000003_blk0000037c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000451_DYMUX_17872,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000451_CLKINV_17870,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000450
    );
  divisao_blk00000003_blk0000037d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000451_DXMUX_17877,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000451_CLKINV_17870,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000451
    );
  divisao_blk00000003_blk0000036e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000443_DYMUX_17888,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000443_CLKINV_17886,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000442
    );
  divisao_blk00000003_blk0000036f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000443_DXMUX_17893,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000443_CLKINV_17886,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000443
    );
  divisao_blk00000003_blk0000029c : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000037b_DYMUX_17902,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000037b_CLKINV_17900,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000037b
    );
  divisao_blk00000003_blk0000028e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000036e_DYMUX_17911,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000036e_CLKINV_17909,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000036e
    );
  divisao_blk00000003_blk0000029d : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000037c_DYMUX_17920,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000037c_CLKINV_17918,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000037c
    );
  divisao_blk00000003_blk0000028f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000036f_DYMUX_17929,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000036f_CLKINV_17927,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000036f
    );
  divisao_blk00000003_blk0000039a : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000467_DYMUX_17940,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000467_CLKINV_17938,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000466
    );
  divisao_blk00000003_blk0000039b : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000467_DXMUX_17945,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000467_CLKINV_17938,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000467
    );
  divisao_blk00000003_blk0000038c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000459_DYMUX_17956,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000459_CLKINV_17954,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000458
    );
  divisao_blk00000003_blk0000038d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000459_DXMUX_17961,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000459_CLKINV_17954,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000459
    );
  divisao_blk00000003_blk0000037e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000453_DYMUX_17972,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000453_CLKINV_17970,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000452
    );
  divisao_blk00000003_blk0000037f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000453_DXMUX_17977,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000453_CLKINV_17970,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000453
    );
  divisao_blk00000003_blk0000029e : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000037d_DYMUX_17986,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000037d_CLKINV_17984,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000037d
    );
  divisao_blk00000003_blk0000029f : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000037e_DYMUX_17995,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000037e_CLKINV_17993,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000037e
    );
  divisao_blk00000003_blk0000039c : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000469_DYMUX_18006,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000469_CLKINV_18004,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000468
    );
  divisao_blk00000003_blk0000039d : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000469_DXMUX_18011,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000469_CLKINV_18004,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000469
    );
  divisao_blk00000003_blk0000038e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000045a_DYMUX_18020,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000045a_CLKINV_18018,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000045a
    );
  divisao_blk00000003_blk0000038f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000045b_DYMUX_18029,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000045b_CLKINV_18027,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000045b
    );
  divisao_blk00000003_blk0000039e : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000046a_DYMUX_18038,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000046a_CLKINV_18036,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000046a
    );
  divisao_blk00000003_blk0000039f : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000046b_DYMUX_18047,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000046b_CLKINV_18045,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000046b
    );
  divisao_blk00000003_blk000000a0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e3_DYMUX_18058,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e3_CLKINV_18056,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e2
    );
  divisao_blk00000003_blk000000a1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e3_DXMUX_18063,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e3_CLKINV_18056,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e3
    );
  divisao_blk00000003_blk000000b0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000f2_DYMUX_18072,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000f2_CLKINV_18070,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000f2
    );
  divisao_blk00000003_blk000000a2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000e5_DYMUX_18083,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e5_CLKINV_18081,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e4
    );
  divisao_blk00000003_blk000000a3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e5_DXMUX_18088,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e5_CLKINV_18081,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e5
    );
  divisao_blk00000003_blk000000c0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_7_DYMUX_18099,
      CE => VCC,
      CLK => quotient_7_CLKINV_18097,
      SET => GND,
      RST => GND,
      O => quotient(6)
    );
  divisao_blk00000003_blk000000bf : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_7_DXMUX_18104,
      CE => VCC,
      CLK => quotient_7_CLKINV_18097,
      SET => GND,
      RST => GND,
      O => quotient(7)
    );
  divisao_blk00000003_blk000000b2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_21_DYMUX_18115,
      CE => VCC,
      CLK => quotient_21_CLKINV_18113,
      SET => GND,
      RST => GND,
      O => quotient(20)
    );
  divisao_blk00000003_blk000000b1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_21_DXMUX_18120,
      CE => VCC,
      CLK => quotient_21_CLKINV_18113,
      SET => GND,
      RST => GND,
      O => quotient(21)
    );
  divisao_blk00000003_blk000000a4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e7_DYMUX_18131,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e7_CLKINV_18129,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e6
    );
  divisao_blk00000003_blk000000a5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e7_DXMUX_18136,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e7_CLKINV_18129,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e7
    );
  divisao_blk00000003_blk000000c2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_5_DYMUX_18147,
      CE => VCC,
      CLK => quotient_5_CLKINV_18145,
      SET => GND,
      RST => GND,
      O => quotient(4)
    );
  divisao_blk00000003_blk000000c1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_5_DXMUX_18152,
      CE => VCC,
      CLK => quotient_5_CLKINV_18145,
      SET => GND,
      RST => GND,
      O => quotient(5)
    );
  divisao_blk00000003_blk000000b4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_19_DYMUX_18163,
      CE => VCC,
      CLK => quotient_19_CLKINV_18161,
      SET => GND,
      RST => GND,
      O => quotient(18)
    );
  divisao_blk00000003_blk000000b3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_19_DXMUX_18168,
      CE => VCC,
      CLK => quotient_19_CLKINV_18161,
      SET => GND,
      RST => GND,
      O => quotient(19)
    );
  divisao_blk00000003_blk000000a6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000e9_DYMUX_18179,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e9_CLKINV_18177,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e8
    );
  divisao_blk00000003_blk000000a7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000e9_DXMUX_18184,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000e9_CLKINV_18177,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000e9
    );
  divisao_blk00000003_blk000000d1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000114_DYMUX_18195,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000114_CLKINV_18193,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000113
    );
  divisao_blk00000003_blk000000d2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000114_DXMUX_18200,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000114_CLKINV_18193,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000114
    );
  divisao_blk00000003_blk000002a0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000037f_DYMUX_18209,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000037f_CLKINV_18207,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000037f
    );
  divisao_blk00000003_blk000000c4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_3_DYMUX_18220,
      CE => VCC,
      CLK => quotient_3_CLKINV_18218,
      SET => GND,
      RST => GND,
      O => quotient(2)
    );
  divisao_blk00000003_blk000000c3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_3_DXMUX_18225,
      CE => VCC,
      CLK => quotient_3_CLKINV_18218,
      SET => GND,
      RST => GND,
      O => quotient(3)
    );
  divisao_blk00000003_blk000000b6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_17_DYMUX_18236,
      CE => VCC,
      CLK => quotient_17_CLKINV_18234,
      SET => GND,
      RST => GND,
      O => quotient(16)
    );
  divisao_blk00000003_blk000000b5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_17_DXMUX_18241,
      CE => VCC,
      CLK => quotient_17_CLKINV_18234,
      SET => GND,
      RST => GND,
      O => quotient(17)
    );
  divisao_blk00000003_blk000000a8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ea_DYMUX_18250,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ea_CLKINV_18248,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ea
    );
  divisao_blk00000003_blk000002a1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000381_DYMUX_18261,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000381_CLKINV_18259,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000380
    );
  divisao_blk00000003_blk000002a2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000381_DXMUX_18266,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000381_CLKINV_18259,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000381
    );
  divisao_blk00000003_blk000000d3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000116_DYMUX_18277,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000116_CLKINV_18275,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000115
    );
  divisao_blk00000003_blk000000d4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000116_DXMUX_18282,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000116_CLKINV_18275,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000116
    );
  divisao_blk00000003_blk000000a9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000eb_DYMUX_18291,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000eb_CLKINV_18289,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000eb
    );
  divisao_blk00000003_blk000002b0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000038e_DYMUX_18300,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000038e_CLKINV_18298,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000038e
    );
  divisao_blk00000003_blk000000c6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_1_DYMUX_18311,
      CE => VCC,
      CLK => quotient_1_CLKINV_18309,
      SET => GND,
      RST => GND,
      O => quotient(0)
    );
  divisao_blk00000003_blk000000c5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_1_DXMUX_18316,
      CE => VCC,
      CLK => quotient_1_CLKINV_18309,
      SET => GND,
      RST => GND,
      O => quotient(1)
    );
  divisao_blk00000003_blk000000b8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_15_DYMUX_18327,
      CE => VCC,
      CLK => quotient_15_CLKINV_18325,
      SET => GND,
      RST => GND,
      O => quotient(14)
    );
  divisao_blk00000003_blk000000b7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_15_DXMUX_18332,
      CE => VCC,
      CLK => quotient_15_CLKINV_18325,
      SET => GND,
      RST => GND,
      O => quotient(15)
    );
  divisao_blk00000003_blk000002b1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000038f_DYMUX_18341,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000038f_CLKINV_18339,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000038f
    );
  divisao_blk00000003_blk000002a3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000383_DYMUX_18352,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000383_CLKINV_18350,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000382
    );
  divisao_blk00000003_blk000002a4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000383_DXMUX_18357,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000383_CLKINV_18350,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000383
    );
  divisao_blk00000003_blk000000c9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000010b_DYMUX_18484,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000010b_CLKINV_18482,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000010b
    );
  divisao_blk00000003_blk000003b0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000047c_DYMUX_18493,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000047c_CLKINV_18491,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000047c
    );
  divisao_blk00000003_blk000003a2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000046e_DYMUX_18502,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000046e_CLKINV_18500,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000046e
    );
  divisao_blk00000003_blk000002d0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ac_DYMUX_18511,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ac_CLKINV_18509,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ac
    );
  divisao_blk00000003_blk000002c2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000039f_DYMUX_18520,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000039f_CLKINV_18518,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000039f
    );
  divisao_blk00000003_blk000002b4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000393_DYMUX_18531,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000393_CLKINV_18529,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000392
    );
  divisao_blk00000003_blk000002b5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000393_DXMUX_18536,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000393_CLKINV_18529,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000393
    );
  divisao_blk00000003_blk000000d8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000011a_DYMUX_18545,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000011a_CLKINV_18543,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000011a
    );
  divisao_blk00000003_blk000003b1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000047d_DYMUX_18554,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000047d_CLKINV_18552,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000047d
    );
  divisao_blk00000003_blk000003a3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000046f_DYMUX_18563,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000046f_CLKINV_18561,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000046f
    );
  divisao_blk00000003_blk000002d1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ad_DYMUX_18572,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ad_CLKINV_18570,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ad
    );
  divisao_blk00000003_blk000002c3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a1_DYMUX_18583,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a1_CLKINV_18581,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a0
    );
  divisao_blk00000003_blk000002c4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a1_DXMUX_18588,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a1_CLKINV_18581,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a1
    );
  divisao_blk00000003_blk000002a7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000387_DYMUX_18599,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000387_CLKINV_18597,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000386
    );
  divisao_blk00000003_blk000002a9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000387_DXMUX_18604,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000387_CLKINV_18597,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000387
    );
  divisao_blk00000003_blk000000d9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000011b_DYMUX_18613,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000011b_CLKINV_18611,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000011b
    );
  divisao_blk00000003_blk000003c0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000048c_DYMUX_18622,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000048c_CLKINV_18620,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000048c
    );
  divisao_blk00000003_blk000003b2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000047e_DYMUX_18631,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000047e_CLKINV_18629,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000047e
    );
  divisao_blk00000003_blk000003a4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000471_DYMUX_18642,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000471_CLKINV_18640,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000470
    );
  divisao_blk00000003_blk000003a5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000471_DXMUX_18647,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000471_CLKINV_18640,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000471
    );
  divisao_blk00000003_blk000002e0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003bb_DYMUX_18656,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003bb_CLKINV_18654,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003bb
    );
  divisao_blk00000003_blk000002d2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ae_DYMUX_18665,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ae_CLKINV_18663,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ae
    );
  divisao_blk00000003_blk000002b6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000395_DYMUX_18676,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000395_CLKINV_18674,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000394
    );
  divisao_blk00000003_blk000002b7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000395_DXMUX_18681,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000395_CLKINV_18674,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000395
    );
  divisao_blk00000003_blk000002a8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000017d_DYMUX_18690,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000017d_CLKINV_18688,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000017d
    );
  divisao_blk00000003_blk000003c1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000048d_DYMUX_18699,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000048d_CLKINV_18697,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000048d
    );
  divisao_blk00000003_blk000003b3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000047f_DYMUX_18708,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000047f_CLKINV_18706,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000047f
    );
  divisao_blk00000003_blk000002e1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003bc_DYMUX_18717,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003bc_CLKINV_18715,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003bc
    );
  divisao_blk00000003_blk000002d3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003af_DYMUX_18726,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003af_CLKINV_18724,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003af
    );
  divisao_blk00000003_blk000002c5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a3_DYMUX_18737,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a3_CLKINV_18735,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a2
    );
  divisao_blk00000003_blk000002c6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a3_DXMUX_18742,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a3_CLKINV_18735,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a3
    );
  divisao_blk00000003_blk000003d0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000049c_DYMUX_18751,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000049c_CLKINV_18749,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000049c
    );
  divisao_blk00000003_blk000003c2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000048e_DYMUX_18760,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000048e_CLKINV_18758,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000048e
    );
  divisao_blk00000003_blk000003b4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000481_DYMUX_18771,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000481_CLKINV_18769,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000480
    );
  divisao_blk00000003_blk000003b5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000481_DXMUX_18776,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000481_CLKINV_18769,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000481
    );
  divisao_blk00000003_blk000003a6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000473_DYMUX_18787,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000473_CLKINV_18785,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000472
    );
  divisao_blk00000003_blk000003a7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000473_DXMUX_18792,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000473_CLKINV_18785,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000473
    );
  divisao_blk00000003_blk000002f0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ca_DYMUX_18801,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ca_CLKINV_18799,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ca
    );
  divisao_blk00000003_blk000002e2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003bd_DYMUX_18810,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003bd_CLKINV_18808,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003bd
    );
  divisao_blk00000003_blk000002d4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b1_DYMUX_18821,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b1_CLKINV_18819,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b0
    );
  divisao_blk00000003_blk000002d5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b1_DXMUX_18826,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b1_CLKINV_18819,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b1
    );
  divisao_blk00000003_blk000002b8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000397_DYMUX_18837,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000397_CLKINV_18835,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000396
    );
  divisao_blk00000003_blk000002b9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000397_DXMUX_18842,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000397_CLKINV_18835,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000397
    );
  divisao_blk00000003_blk000003d1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000049d_DYMUX_18851,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000049d_CLKINV_18849,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000049d
    );
  divisao_blk00000003_blk000003c3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000048f_DYMUX_18860,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000048f_CLKINV_18858,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000048f
    );
  divisao_blk00000003_blk000002f1 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003cb_DYMUX_18869,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003cb_CLKINV_18867,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003cb
    );
  divisao_blk00000003_blk000002e3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003be_DYMUX_18878,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003be_CLKINV_18876,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003be
    );
  divisao_blk00000003_blk000002c7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a5_DYMUX_18889,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a5_CLKINV_18887,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a4
    );
  divisao_blk00000003_blk000002c8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a5_DXMUX_18894,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a5_CLKINV_18887,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a5
    );
  divisao_blk00000003_blk000003e0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ac_DYMUX_18903,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ac_CLKINV_18901,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ac
    );
  divisao_blk00000003_blk000003d2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000049e_DYMUX_18912,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000049e_CLKINV_18910,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000049e
    );
  divisao_blk00000003_blk000003c4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000491_DYMUX_18923,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000491_CLKINV_18921,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000490
    );
  divisao_blk00000003_blk000003c5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000491_DXMUX_18928,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000491_CLKINV_18921,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000491
    );
  divisao_blk00000003_blk000003b6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000483_DYMUX_18939,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000483_CLKINV_18937,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000482
    );
  divisao_blk00000003_blk000003b7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000483_DXMUX_18944,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000483_CLKINV_18937,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000483
    );
  divisao_blk00000003_blk000003a8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000475_DYMUX_18955,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000475_CLKINV_18953,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000474
    );
  divisao_blk00000003_blk000003a9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000475_DXMUX_18960,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000475_CLKINV_18953,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000475
    );
  divisao_blk00000003_blk000002f2 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003cc_DYMUX_18969,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003cc_CLKINV_18967,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003cc
    );
  divisao_blk00000003_blk000002e4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003bf_DYMUX_18978,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003bf_CLKINV_18976,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003bf
    );
  divisao_blk00000003_blk000002d6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b3_DYMUX_18989,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b3_CLKINV_18987,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b2
    );
  divisao_blk00000003_blk000002d7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b3_DXMUX_18994,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b3_CLKINV_18987,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b3
    );
  divisao_blk00000003_blk000003e1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ad_DYMUX_19003,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ad_CLKINV_19001,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ad
    );
  divisao_blk00000003_blk000003d3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000049f_DYMUX_19012,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000049f_CLKINV_19010,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000049f
    );
  divisao_blk00000003_blk000002f3 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003cd_DYMUX_19021,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003cd_CLKINV_19019,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003cd
    );
  divisao_blk00000003_blk000002e5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c1_DYMUX_19032,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c1_CLKINV_19030,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c0
    );
  divisao_blk00000003_blk000002e6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c1_DXMUX_19037,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c1_CLKINV_19030,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c1
    );
  divisao_blk00000003_blk000002c9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a7_DYMUX_19048,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a7_CLKINV_19046,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a6
    );
  divisao_blk00000003_blk000002ca : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a7_DXMUX_19053,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a7_CLKINV_19046,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a7
    );
  divisao_blk00000003_blk000003f0 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004bc_DYMUX_19062,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004bc_CLKINV_19060,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004bc
    );
  divisao_blk00000003_blk000003e2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ae_DYMUX_19071,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ae_CLKINV_19069,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ae
    );
  divisao_blk00000003_blk000003d4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a1_DYMUX_19082,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a1_CLKINV_19080,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a0
    );
  divisao_blk00000003_blk000003d5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a1_DXMUX_19087,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a1_CLKINV_19080,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a1
    );
  divisao_blk00000003_blk000003c6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000493_DYMUX_19098,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000493_CLKINV_19096,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000492
    );
  divisao_blk00000003_blk000003c7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000493_DXMUX_19103,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000493_CLKINV_19096,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000493
    );
  divisao_blk00000003_blk000003b8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000485_DYMUX_19114,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000485_CLKINV_19112,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000484
    );
  divisao_blk00000003_blk000003b9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000485_DXMUX_19119,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000485_CLKINV_19112,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000485
    );
  divisao_blk00000003_blk000002f4 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ce_DYMUX_19128,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ce_CLKINV_19126,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ce
    );
  divisao_blk00000003_blk000002d8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b5_DYMUX_19139,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b5_CLKINV_19137,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b4
    );
  divisao_blk00000003_blk000002d9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b5_DXMUX_19144,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b5_CLKINV_19137,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b5
    );
  divisao_blk00000003_blk000003f1 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004bd_DYMUX_19153,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004bd_CLKINV_19151,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004bd
    );
  divisao_blk00000003_blk000003e3 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004af_DYMUX_19162,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004af_CLKINV_19160,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004af
    );
  divisao_blk00000003_blk000002f5 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003cf_DYMUX_19171,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003cf_CLKINV_19169,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003cf
    );
  divisao_blk00000003_blk000002e7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c3_DYMUX_19182,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c3_CLKINV_19180,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c2
    );
  divisao_blk00000003_blk000002e8 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c3_DXMUX_19187,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c3_CLKINV_19180,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c3
    );
  divisao_blk00000003_blk000003f2 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004be_DYMUX_19196,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004be_CLKINV_19194,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004be
    );
  divisao_blk00000003_blk000003e4 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b1_DYMUX_19207,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b1_CLKINV_19205,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b0
    );
  divisao_blk00000003_blk000003e5 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b1_DXMUX_19212,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b1_CLKINV_19205,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b1
    );
  divisao_blk00000003_blk000003d6 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a3_DYMUX_19223,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a3_CLKINV_19221,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a2
    );
  divisao_blk00000003_blk000003d7 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a3_DXMUX_19228,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a3_CLKINV_19221,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a3
    );
  divisao_blk00000003_blk000003c8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000495_DYMUX_19239,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000495_CLKINV_19237,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000494
    );
  divisao_blk00000003_blk000003c9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000495_DXMUX_19244,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000495_CLKINV_19237,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000495
    );
  divisao_blk00000003_blk000002f6 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d1_DYMUX_19255,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d1_CLKINV_19253,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d0
    );
  divisao_blk00000003_blk000002f7 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d1_DXMUX_19260,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d1_CLKINV_19253,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d1
    );
  divisao_blk00000003_blk000003f8 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c5_DYMUX_19392,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c5_CLKINV_19390,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c4
    );
  divisao_blk00000003_blk000003f9 : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c5_DXMUX_19397,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c5_CLKINV_19390,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c5
    );
  divisao_blk00000003_blk000000aa : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ec_DYMUX_19406,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ec_CLKINV_19404,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ec
    );
  divisao_blk00000003_blk000000ab : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ed_DYMUX_19415,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ed_CLKINV_19413,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ed
    );
  divisao_blk00000003_blk000000ba : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_13_DYMUX_19426,
      CE => VCC,
      CLK => quotient_13_CLKINV_19424,
      SET => GND,
      RST => GND,
      O => quotient(12)
    );
  divisao_blk00000003_blk000000b9 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_13_DXMUX_19431,
      CE => VCC,
      CLK => quotient_13_CLKINV_19424,
      SET => GND,
      RST => GND,
      O => quotient(13)
    );
  divisao_blk00000003_blk000000ac : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000000ee_DYMUX_19440,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ee_CLKINV_19438,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ee
    );
  divisao_blk00000003_blk000000ad : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000ef_DYMUX_19449,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000ef_CLKINV_19447,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000ef
    );
  divisao_blk00000003_blk000000ca : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000010c_DYMUX_19458,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000010c_CLKINV_19456,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000010c
    );
  divisao_blk00000003_blk000000bc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_11_DYMUX_19469,
      CE => VCC,
      CLK => quotient_11_CLKINV_19467,
      SET => GND,
      RST => GND,
      O => quotient(10)
    );
  divisao_blk00000003_blk000000bb : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_11_DXMUX_19474,
      CE => VCC,
      CLK => quotient_11_CLKINV_19467,
      SET => GND,
      RST => GND,
      O => quotient(11)
    );
  divisao_blk00000003_blk000000ae : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000f1_DYMUX_19485,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000f1_CLKINV_19483,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000f0
    );
  divisao_blk00000003_blk000000af : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000000f1_DXMUX_19490,
      CE => VCC,
      CLK => divisao_blk00000003_sig000000f1_CLKINV_19483,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000000f1
    );
  divisao_blk00000003_blk000000cb : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000010d_DYMUX_19499,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000010d_CLKINV_19497,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000010d
    );
  divisao_blk00000003_blk000000da : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000011c_DYMUX_19508,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000011c_CLKINV_19506,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000011c
    );
  divisao_blk00000003_blk000000cc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000010e_DYMUX_19517,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000010e_CLKINV_19515,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000010e
    );
  divisao_blk00000003_blk000000be : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_9_DYMUX_19528,
      CE => VCC,
      CLK => quotient_9_CLKINV_19526,
      SET => GND,
      RST => GND,
      O => quotient(8)
    );
  divisao_blk00000003_blk000000bd : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => quotient_9_DXMUX_19533,
      CE => VCC,
      CLK => quotient_9_CLKINV_19526,
      SET => GND,
      RST => GND,
      O => quotient(9)
    );
  divisao_blk00000003_blk000000db : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000011d_DYMUX_19542,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000011d_CLKINV_19540,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000011d
    );
  divisao_blk00000003_blk000000cd : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000010f_DYMUX_19551,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000010f_CLKINV_19549,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000010f
    );
  divisao_blk00000003_blk000002aa : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000389_DYMUX_19562,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000389_CLKINV_19560,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000388
    );
  divisao_blk00000003_blk000002ab : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000389_DXMUX_19567,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000389_CLKINV_19560,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000389
    );
  divisao_blk00000003_blk000000dc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000011e_DYMUX_19576,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000011e_CLKINV_19574,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000011e
    );
  divisao_blk00000003_blk000000cf : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000112_DYMUX_19587,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000112_CLKINV_19585,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000111
    );
  divisao_blk00000003_blk000000d0 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000112_DXMUX_19592,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000112_CLKINV_19585,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000112
    );
  divisao_blk00000003_blk000002ba : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000399_DYMUX_19603,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000399_CLKINV_19601,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000398
    );
  divisao_blk00000003_blk000002bc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000399_DXMUX_19608,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000399_CLKINV_19601,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000399
    );
  divisao_blk00000003_blk000002ac : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000038a_DYMUX_19617,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000038a_CLKINV_19615,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000038a
    );
  divisao_blk00000003_blk000002ad : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000038b_DYMUX_19626,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000038b_CLKINV_19624,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000038b
    );
  divisao_blk00000003_blk000003aa : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000477_DYMUX_19637,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000477_CLKINV_19635,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000476
    );
  divisao_blk00000003_blk000003ab : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000477_DXMUX_19642,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000477_CLKINV_19635,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000477
    );
  divisao_blk00000003_blk000002ae : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000038c_DYMUX_19651,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000038c_CLKINV_19649,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000038c
    );
  divisao_blk00000003_blk000002cb : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a9_DYMUX_19662,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a9_CLKINV_19660,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a8
    );
  divisao_blk00000003_blk000002cc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003a9_DXMUX_19667,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003a9_CLKINV_19660,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003a9
    );
  divisao_blk00000003_blk000002bd : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000039a_DYMUX_19676,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000039a_CLKINV_19674,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000039a
    );
  divisao_blk00000003_blk000002af : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000038d_DYMUX_19685,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000038d_CLKINV_19683,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000038d
    );
  divisao_blk00000003_blk000003ba : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000487_DYMUX_19696,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000487_CLKINV_19694,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000486
    );
  divisao_blk00000003_blk000003bb : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000487_DXMUX_19701,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000487_CLKINV_19694,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000487
    );
  divisao_blk00000003_blk000003ac : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000479_DYMUX_19712,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000479_CLKINV_19710,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000478
    );
  divisao_blk00000003_blk000003ad : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000479_DXMUX_19717,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000479_CLKINV_19710,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000479
    );
  divisao_blk00000003_blk000002da : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b7_DYMUX_19728,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b7_CLKINV_19726,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b6
    );
  divisao_blk00000003_blk000002db : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b7_DXMUX_19733,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b7_CLKINV_19726,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b7
    );
  divisao_blk00000003_blk000002be : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000039b_DYMUX_19742,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000039b_CLKINV_19740,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000039b
    );
  divisao_blk00000003_blk000002cd : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000001b1_DYMUX_19751,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001b1_CLKINV_19749,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001b1
    );
  divisao_blk00000003_blk000002bf : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig0000039c_DYMUX_19760,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000039c_CLKINV_19758,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000039c
    );
  divisao_blk00000003_blk000003ca : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000497_DYMUX_19771,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000497_CLKINV_19769,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000496
    );
  divisao_blk00000003_blk000003cb : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000497_DXMUX_19776,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000497_CLKINV_19769,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000497
    );
  divisao_blk00000003_blk000003bc : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000489_DYMUX_19787,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000489_CLKINV_19785,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000488
    );
  divisao_blk00000003_blk000003bd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000489_DXMUX_19792,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000489_CLKINV_19785,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000489
    );
  divisao_blk00000003_blk000003ae : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000047a_DYMUX_19801,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000047a_CLKINV_19799,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000047a
    );
  divisao_blk00000003_blk000002dc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b9_DYMUX_19812,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b9_CLKINV_19810,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b8
    );
  divisao_blk00000003_blk000002dd : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003b9_DXMUX_19817,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003b9_CLKINV_19810,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003b9
    );
  divisao_blk00000003_blk000002ce : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003aa_DYMUX_19826,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003aa_CLKINV_19824,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003aa
    );
  divisao_blk00000003_blk000003af : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000047b_DYMUX_19835,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000047b_CLKINV_19833,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000047b
    );
  divisao_blk00000003_blk000002eb : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c7_DYMUX_19846,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c7_CLKINV_19844,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c6
    );
  divisao_blk00000003_blk000002ec : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c7_DXMUX_19851,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c7_CLKINV_19844,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c7
    );
  divisao_blk00000003_blk000002cf : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ab_DYMUX_19860,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ab_CLKINV_19858,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ab
    );
  divisao_blk00000003_blk000003da : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a7_DYMUX_19871,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a7_CLKINV_19869,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a6
    );
  divisao_blk00000003_blk000003db : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a7_DXMUX_19876,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a7_CLKINV_19869,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a7
    );
  divisao_blk00000003_blk000003cc : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000499_DYMUX_19887,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000499_CLKINV_19885,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000498
    );
  divisao_blk00000003_blk000003cd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig00000499_DXMUX_19892,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000499_CLKINV_19885,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000499
    );
  divisao_blk00000003_blk000003be : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000048a_DYMUX_19901,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000048a_CLKINV_19899,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000048a
    );
  divisao_blk00000003_blk000002fa : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d5_DYMUX_19912,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d5_CLKINV_19910,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d4
    );
  divisao_blk00000003_blk000002fb : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d5_DXMUX_19917,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d5_CLKINV_19910,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d5
    );
  divisao_blk00000003_blk000002de : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000001cb_DYMUX_19926,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001cb_CLKINV_19924,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001cb
    );
  divisao_blk00000003_blk000003bf : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000048b_DYMUX_19935,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000048b_CLKINV_19933,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000048b
    );
  divisao_blk00000003_blk000002ed : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c9_DYMUX_19946,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c9_CLKINV_19944,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c8
    );
  divisao_blk00000003_blk000002ef : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003c9_DXMUX_19951,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003c9_CLKINV_19944,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003c9
    );
  divisao_blk00000003_blk000002df : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003ba_DYMUX_19960,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003ba_CLKINV_19958,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003ba
    );
  divisao_blk00000003_blk000003ea : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b7_DYMUX_19971,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b7_CLKINV_19969,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b6
    );
  divisao_blk00000003_blk000003eb : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b7_DXMUX_19976,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b7_CLKINV_19969,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b7
    );
  divisao_blk00000003_blk000003dc : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a9_DYMUX_19987,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a9_CLKINV_19985,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a8
    );
  divisao_blk00000003_blk000003dd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004a9_DXMUX_19992,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004a9_CLKINV_19985,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004a9
    );
  divisao_blk00000003_blk000003ce : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000049a_DYMUX_20001,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000049a_CLKINV_19999,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000049a
    );
  divisao_blk00000003_blk000002fc : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d7_DYMUX_20012,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d7_CLKINV_20010,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d6
    );
  divisao_blk00000003_blk000002fe : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d7_DXMUX_20017,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d7_CLKINV_20010,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d7
    );
  divisao_blk00000003_blk000002ee : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000001e5_DYMUX_20026,
      CE => VCC,
      CLK => divisao_blk00000003_sig000001e5_CLKINV_20024,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000001e5
    );
  divisao_blk00000003_blk000003cf : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig0000049b_DYMUX_20035,
      CE => VCC,
      CLK => divisao_blk00000003_sig0000049b_CLKINV_20033,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig0000049b
    );
  divisao_blk00000003_blk000002fd : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig00000200_DYMUX_20044,
      CE => VCC,
      CLK => divisao_blk00000003_sig00000200_CLKINV_20042,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig00000200
    );
  divisao_blk00000003_blk000003fa : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c7_DYMUX_20055,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c7_CLKINV_20053,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c6
    );
  divisao_blk00000003_blk000003fb : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c7_DXMUX_20060,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c7_CLKINV_20053,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c7
    );
  divisao_blk00000003_blk000003ec : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b9_DYMUX_20071,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b9_CLKINV_20069,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b8
    );
  divisao_blk00000003_blk000003ed : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004b9_DXMUX_20076,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004b9_CLKINV_20069,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004b9
    );
  divisao_blk00000003_blk000003de : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004aa_DYMUX_20085,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004aa_CLKINV_20083,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004aa
    );
  divisao_blk00000003_blk000003df : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ab_DYMUX_20094,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ab_CLKINV_20092,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ab
    );
  divisao_blk00000003_blk000002ff : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d9_DYMUX_20105,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d9_CLKINV_20103,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d8
    );
  divisao_blk00000003_blk00000300 : X_FF
    generic map(
      INIT => '0'
    )
    port map (
      I => divisao_blk00000003_sig000003d9_DXMUX_20110,
      CE => VCC,
      CLK => divisao_blk00000003_sig000003d9_CLKINV_20103,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000003d9
    );
  divisao_blk00000003_blk000003fc : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c9_DYMUX_20121,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c9_CLKINV_20119,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c8
    );
  divisao_blk00000003_blk000003fd : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004c9_DXMUX_20126,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004c9_CLKINV_20119,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004c9
    );
  divisao_blk00000003_blk000003ee : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ba_DYMUX_20135,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ba_CLKINV_20133,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ba
    );
  divisao_blk00000003_blk000003ef : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004bb_DYMUX_20144,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004bb_CLKINV_20142,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004bb
    );
  divisao_blk00000003_blk000003fe : X_FF
    generic map(
      INIT => '1'
    )
    port map (
      I => divisao_blk00000003_sig000004ca_DYMUX_20153,
      CE => VCC,
      CLK => divisao_blk00000003_sig000004ca_CLKINV_20151,
      SET => GND,
      RST => GND,
      O => divisao_blk00000003_sig000004ca
    );
  sum_addsub0000_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_4_G
    );
  sum_addsub0000_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_6_F
    );
  sum_addsub0000_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_6_G
    );
  sum_addsub0000_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_8_F
    );
  sum_addsub0000_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_8_G
    );
  sum_addsub0000_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_10_F
    );
  sum_addsub0000_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_10_G
    );
  sum_addsub0000_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_12_F
    );
  sum_addsub0000_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_12_G
    );
  sum_addsub0000_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_14_F
    );
  sum_addsub0000_14_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_14_G
    );
  sum_addsub0000_16_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(16),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_16_F
    );
  sum_addsub0000_16_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(17),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_16_G
    );
  sum_addsub0000_18_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(18),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_18_F
    );
  sum_addsub0000_18_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(19),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_18_G
    );
  sum_addsub0000_20_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => sum(20),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => sum_addsub0000_20_F
    );
  divisao_blk00000003_sig000002c3_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002c3_F
    );
  divisao_blk00000003_sig00000183_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000183_F
    );
  divisao_blk00000003_sig0000019d_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000019d_F
    );
  divisao_blk00000003_sig000002dd_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002dd_F
    );
  divisao_blk00000003_sig00000169_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000169_F
    );
  divisao_blk00000003_sig000001b7_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001b7_F
    );
  divisao_blk00000003_sig000002f7_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002f7_F
    );
  divisao_blk00000003_sig000001d1_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001d1_F
    );
  divisao_blk00000003_sig0000032b_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000032b_F
    );
  divisao_fractional_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => GND,
      ADR1 => divisao_blk00000003_sig0000035e,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_fractional_4_G
    );
  divisao_blk00000003_sig000004f9_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000004f9_F
    );
  divisao_blk00000003_sig00000345_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000345_F
    );
  divisao_blk00000003_sig00000207_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000207_F
    );
  divisao_blk00000003_sig00000311_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000311_F
    );
  divisao_blk00000003_sig00000222_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000222_F
    );
  divisao_blk00000003_sig0000035f_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000035f_F
    );
  divisao_blk00000003_sig000001ec_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000001ec_F
    );
  divisao_blk00000003_sig0000023d_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000023d_F
    );
  divisao_blk00000003_sig00000258_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000258_F
    );
  divisao_blk00000003_sig00000134_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"FFFF"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000134_G
    );
  divisao_blk00000003_sig00000135_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000135_F
    );
  divisao_blk00000003_sig000002a9_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig000002a9_F
    );
  divisao_blk00000003_sig00000273_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig00000273_F
    );
  divisao_blk00000003_sig0000014f_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000014f_F
    );
  divisao_blk00000003_sig0000028e_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => divisao_blk00000003_sig0000028e_F
    );
  addra_share0000_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => addra(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_share0000_2_F
    );
  addra_share0000_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => addra(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_share0000_2_G
    );
  addra_share0000_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA"
    )
    port map (
      ADR0 => addra(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => addra_share0000_4_F
    );
  desvio_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation(0),
      O => desvio_0_O
    );
  desvio_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation(1),
      O => desvio_1_O
    );
  desvio_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => deviation(2),
      O => desvio_2_O
    );
  desvio_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => desvio_3_OUTPUT_OFF_O1INV_11249,
      O => desvio_3_O
    );
  desvio_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      PATHPULSE => 638 ps
    )
    port map (
      I => '0',
      O => desvio_3_OUTPUT_OFF_O1INV_11249
    );
  NlwBlock_ckt_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_ckt_GND : X_ZERO
    port map (
      O => GND
    );
  NlwInverterBlock_counterdiv_0_CLK : X_INV
    port map (
      I => counterdiv_1_CLKINVNOT,
      O => NlwInverterSignal_counterdiv_0_CLK
    );
  NlwInverterBlock_counterdiv_1_CLK : X_INV
    port map (
      I => counterdiv_1_CLKINVNOT,
      O => NlwInverterSignal_counterdiv_1_CLK
    );
  NlwInverterBlock_counterdiv_2_CLK : X_INV
    port map (
      I => counterdiv_4_CLKINVNOT,
      O => NlwInverterSignal_counterdiv_2_CLK
    );
  NlwInverterBlock_counterdiv_4_CLK : X_INV
    port map (
      I => counterdiv_4_CLKINVNOT,
      O => NlwInverterSignal_counterdiv_4_CLK
    );
  NlwInverterBlock_dividend_10_CLK : X_INV
    port map (
      I => dividend_11_CLKINVNOT,
      O => NlwInverterSignal_dividend_10_CLK
    );
  NlwInverterBlock_dividend_11_CLK : X_INV
    port map (
      I => dividend_11_CLKINVNOT,
      O => NlwInverterSignal_dividend_11_CLK
    );
  NlwInverterBlock_dividend_20_CLK : X_INV
    port map (
      I => dividend_21_CLKINVNOT,
      O => NlwInverterSignal_dividend_20_CLK
    );
  NlwInverterBlock_dividend_21_CLK : X_INV
    port map (
      I => dividend_21_CLKINVNOT,
      O => NlwInverterSignal_dividend_21_CLK
    );
  NlwInverterBlock_dividend_12_CLK : X_INV
    port map (
      I => dividend_13_CLKINVNOT,
      O => NlwInverterSignal_dividend_12_CLK
    );
  NlwInverterBlock_dividend_13_CLK : X_INV
    port map (
      I => dividend_13_CLKINVNOT,
      O => NlwInverterSignal_dividend_13_CLK
    );
  NlwInverterBlock_dividend_14_CLK : X_INV
    port map (
      I => dividend_15_CLKINVNOT,
      O => NlwInverterSignal_dividend_14_CLK
    );
  NlwInverterBlock_dividend_16_CLK : X_INV
    port map (
      I => dividend_17_CLKINVNOT,
      O => NlwInverterSignal_dividend_16_CLK
    );
  NlwInverterBlock_dividend_17_CLK : X_INV
    port map (
      I => dividend_17_CLKINVNOT,
      O => NlwInverterSignal_dividend_17_CLK
    );
  NlwInverterBlock_dividend_18_CLK : X_INV
    port map (
      I => dividend_19_CLKINVNOT,
      O => NlwInverterSignal_dividend_18_CLK
    );
  NlwInverterBlock_dividend_19_CLK : X_INV
    port map (
      I => dividend_19_CLKINVNOT,
      O => NlwInverterSignal_dividend_19_CLK
    );
  NlwInverterBlock_power_4_CLK : X_INV
    port map (
      I => power_5_CLKINVNOT,
      O => NlwInverterSignal_power_4_CLK
    );
  NlwInverterBlock_power_5_CLK : X_INV
    port map (
      I => power_5_CLKINVNOT,
      O => NlwInverterSignal_power_5_CLK
    );
  NlwInverterBlock_power_6_CLK : X_INV
    port map (
      I => power_7_CLKINVNOT,
      O => NlwInverterSignal_power_6_CLK
    );
  NlwInverterBlock_power_7_CLK : X_INV
    port map (
      I => power_7_CLKINVNOT,
      O => NlwInverterSignal_power_7_CLK
    );
  NlwInverterBlock_power_8_CLK : X_INV
    port map (
      I => power_9_CLKINVNOT,
      O => NlwInverterSignal_power_8_CLK
    );
  NlwInverterBlock_power_9_CLK : X_INV
    port map (
      I => power_9_CLKINVNOT,
      O => NlwInverterSignal_power_9_CLK
    );
  NlwInverterBlock_dividend_0_CLK : X_INV
    port map (
      I => dividend_1_CLKINVNOT,
      O => NlwInverterSignal_dividend_0_CLK
    );
  NlwInverterBlock_dividend_1_CLK : X_INV
    port map (
      I => dividend_1_CLKINVNOT,
      O => NlwInverterSignal_dividend_1_CLK
    );
  NlwInverterBlock_dividend_2_CLK : X_INV
    port map (
      I => dividend_3_CLKINVNOT,
      O => NlwInverterSignal_dividend_2_CLK
    );
  NlwInverterBlock_dividend_3_CLK : X_INV
    port map (
      I => dividend_3_CLKINVNOT,
      O => NlwInverterSignal_dividend_3_CLK
    );
  NlwInverterBlock_dividend_4_CLK : X_INV
    port map (
      I => dividend_5_CLKINVNOT,
      O => NlwInverterSignal_dividend_4_CLK
    );
  NlwInverterBlock_dividend_5_CLK : X_INV
    port map (
      I => dividend_5_CLKINVNOT,
      O => NlwInverterSignal_dividend_5_CLK
    );
  NlwInverterBlock_dividend_6_CLK : X_INV
    port map (
      I => dividend_7_CLKINVNOT,
      O => NlwInverterSignal_dividend_6_CLK
    );
  NlwInverterBlock_dividend_7_CLK : X_INV
    port map (
      I => dividend_7_CLKINVNOT,
      O => NlwInverterSignal_dividend_7_CLK
    );
  NlwInverterBlock_variance_4_CLK : X_INV
    port map (
      I => variance_5_CLKINVNOT,
      O => NlwInverterSignal_variance_4_CLK
    );
  NlwInverterBlock_variance_5_CLK : X_INV
    port map (
      I => variance_5_CLKINVNOT,
      O => NlwInverterSignal_variance_5_CLK
    );
  NlwInverterBlock_avg_0_CLK : X_INV
    port map (
      I => avg_1_CLKINVNOT,
      O => NlwInverterSignal_avg_0_CLK
    );
  NlwInverterBlock_avg_1_CLK : X_INV
    port map (
      I => avg_1_CLKINVNOT,
      O => NlwInverterSignal_avg_1_CLK
    );
  NlwInverterBlock_avg_2_CLK : X_INV
    port map (
      I => avg_3_CLKINVNOT,
      O => NlwInverterSignal_avg_2_CLK
    );
  NlwInverterBlock_avg_3_CLK : X_INV
    port map (
      I => avg_3_CLKINVNOT,
      O => NlwInverterSignal_avg_3_CLK
    );
  NlwInverterBlock_avg_4_CLK : X_INV
    port map (
      I => avg_5_CLKINVNOT,
      O => NlwInverterSignal_avg_4_CLK
    );
  NlwInverterBlock_avg_5_CLK : X_INV
    port map (
      I => avg_5_CLKINVNOT,
      O => NlwInverterSignal_avg_5_CLK
    );
  NlwInverterBlock_avg_6_CLK : X_INV
    port map (
      I => avg_7_CLKINVNOT,
      O => NlwInverterSignal_avg_6_CLK
    );
  NlwInverterBlock_avg_7_CLK : X_INV
    port map (
      I => avg_7_CLKINVNOT,
      O => NlwInverterSignal_avg_7_CLK
    );
  NlwInverterBlock_avg_8_CLK : X_INV
    port map (
      I => avg_9_CLKINVNOT,
      O => NlwInverterSignal_avg_8_CLK
    );
  NlwInverterBlock_avg_9_CLK : X_INV
    port map (
      I => avg_9_CLKINVNOT,
      O => NlwInverterSignal_avg_9_CLK
    );
  NlwInverterBlock_avg_11_CLK : X_INV
    port map (
      I => avg_11_CLKINVNOT,
      O => NlwInverterSignal_avg_11_CLK
    );
  NlwInverterBlock_addra_0_CLK : X_INV
    port map (
      I => addra_0_CLKINVNOT,
      O => NlwInverterSignal_addra_0_CLK
    );
  NlwInverterBlock_number_of_workers_3_CLK : X_INV
    port map (
      I => number_of_workers_3_CLKINVNOT,
      O => NlwInverterSignal_number_of_workers_3_CLK
    );
  NlwInverterBlock_number_of_workers_2_CLK : X_INV
    port map (
      I => number_of_workers_3_CLKINVNOT,
      O => NlwInverterSignal_number_of_workers_2_CLK
    );
  NlwInverterBlock_s_current_18_CLK : X_INV
    port map (
      I => s_current_18_CLKINVNOT,
      O => NlwInverterSignal_s_current_18_CLK
    );
  NlwInverterBlock_s_current_17_CLK : X_INV
    port map (
      I => s_current_18_CLKINVNOT,
      O => NlwInverterSignal_s_current_17_CLK
    );
  NlwInverterBlock_s_current_16_CLK : X_INV
    port map (
      I => s_current_16_CLKINVNOT,
      O => NlwInverterSignal_s_current_16_CLK
    );
  NlwInverterBlock_addra_1_CLK : X_INV
    port map (
      I => addra_8_CLKINVNOT,
      O => NlwInverterSignal_addra_1_CLK
    );
  NlwInverterBlock_dividend_15_CLK : X_INV
    port map (
      I => dividend_15_CLKINVNOT,
      O => NlwInverterSignal_dividend_15_CLK
    );
  NlwInverterBlock_power_3_CLK : X_INV
    port map (
      I => power_3_CLKINVNOT,
      O => NlwInverterSignal_power_3_CLK
    );
  NlwInverterBlock_power_2_CLK : X_INV
    port map (
      I => power_3_CLKINVNOT,
      O => NlwInverterSignal_power_2_CLK
    );
  NlwInverterBlock_sub2_1_CLK : X_INV
    port map (
      I => sub2_1_CLKINVNOT,
      O => NlwInverterSignal_sub2_1_CLK
    );
  NlwInverterBlock_dividend_9_CLK : X_INV
    port map (
      I => dividend_9_CLKINVNOT,
      O => NlwInverterSignal_dividend_9_CLK
    );
  NlwInverterBlock_power_1_CLK : X_INV
    port map (
      I => power_1_CLKINVNOT,
      O => NlwInverterSignal_power_1_CLK
    );
  NlwInverterBlock_power_0_CLK : X_INV
    port map (
      I => power_1_CLKINVNOT,
      O => NlwInverterSignal_power_0_CLK
    );
  NlwInverterBlock_dividend_8_CLK : X_INV
    port map (
      I => dividend_9_CLKINVNOT,
      O => NlwInverterSignal_dividend_8_CLK
    );
  NlwInverterBlock_sub2_0_CLK : X_INV
    port map (
      I => sub2_1_CLKINVNOT,
      O => NlwInverterSignal_sub2_0_CLK
    );
  NlwInverterBlock_avg_10_CLK : X_INV
    port map (
      I => avg_11_CLKINVNOT,
      O => NlwInverterSignal_avg_10_CLK
    );
  NlwInverterBlock_variance_3_CLK : X_INV
    port map (
      I => variance_3_CLKINVNOT,
      O => NlwInverterSignal_variance_3_CLK
    );
  NlwInverterBlock_variance_2_CLK : X_INV
    port map (
      I => variance_3_CLKINVNOT,
      O => NlwInverterSignal_variance_2_CLK
    );
  NlwInverterBlock_variance_1_CLK : X_INV
    port map (
      I => variance_1_CLKINVNOT,
      O => NlwInverterSignal_variance_1_CLK
    );
  NlwInverterBlock_variance_0_CLK : X_INV
    port map (
      I => variance_1_CLKINVNOT,
      O => NlwInverterSignal_variance_0_CLK
    );
  NlwInverterBlock_variance_0_1_CLK : X_INV
    port map (
      I => variancia_0_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_variance_0_1_CLK
    );
  NlwInverterBlock_variance_1_1_CLK : X_INV
    port map (
      I => variancia_1_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_variance_1_1_CLK
    );
  NlwInverterBlock_variance_2_1_CLK : X_INV
    port map (
      I => variancia_2_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_variance_2_1_CLK
    );
  NlwInverterBlock_variance_3_1_CLK : X_INV
    port map (
      I => variancia_3_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_variance_3_1_CLK
    );
  NlwInverterBlock_variance_4_1_CLK : X_INV
    port map (
      I => variancia_4_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_variance_4_1_CLK
    );
  NlwInverterBlock_variance_5_1_CLK : X_INV
    port map (
      I => variancia_5_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_variance_5_1_CLK
    );
  NlwInverterBlock_avg_0_1_CLK : X_INV
    port map (
      I => media_0_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_avg_0_1_CLK
    );
  NlwInverterBlock_avg_1_1_CLK : X_INV
    port map (
      I => media_1_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_avg_1_1_CLK
    );
  NlwInverterBlock_avg_2_1_CLK : X_INV
    port map (
      I => media_2_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_avg_2_1_CLK
    );
  NlwInverterBlock_avg_3_1_CLK : X_INV
    port map (
      I => media_3_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_avg_3_1_CLK
    );
  NlwInverterBlock_avg_4_1_CLK : X_INV
    port map (
      I => media_4_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_avg_4_1_CLK
    );
  NlwInverterBlock_avg_5_1_CLK : X_INV
    port map (
      I => media_5_OUTPUT_OTCLK1INVNOT,
      O => NlwInverterSignal_avg_5_1_CLK
    );
  NlwInverterBlock_deviation_0_CLK : X_INV
    port map (
      I => deviation_0_CLKINVNOT,
      O => NlwInverterSignal_deviation_0_CLK
    );
  NlwInverterBlock_counterdiv_3_CLK : X_INV
    port map (
      I => counterdiv_3_CLKINVNOT,
      O => NlwInverterSignal_counterdiv_3_CLK
    );
  NlwInverterBlock_counter_4_CLK : X_INV
    port map (
      I => counter_4_CLKINVNOT,
      O => NlwInverterSignal_counter_4_CLK
    );
  NlwInverterBlock_s_current_6_CLK : X_INV
    port map (
      I => s_current_7_CLKINVNOT,
      O => NlwInverterSignal_s_current_6_CLK
    );
  NlwInverterBlock_s_current_7_CLK : X_INV
    port map (
      I => s_current_7_CLKINVNOT,
      O => NlwInverterSignal_s_current_7_CLK
    );
  NlwInverterBlock_s_current_8_CLK : X_INV
    port map (
      I => s_current_81_CLKINVNOT,
      O => NlwInverterSignal_s_current_8_CLK
    );
  NlwInverterBlock_s_current_23_CLK : X_INV
    port map (
      I => s_current_23_CLKINVNOT,
      O => NlwInverterSignal_s_current_23_CLK
    );
  NlwInverterBlock_s_current_15_CLK : X_INV
    port map (
      I => s_current_16_CLKINVNOT,
      O => NlwInverterSignal_s_current_15_CLK
    );
  NlwInverterBlock_addra_8_CLK : X_INV
    port map (
      I => addra_8_CLKINVNOT,
      O => NlwInverterSignal_addra_8_CLK
    );
  NlwInverterBlock_addra_2_CLK : X_INV
    port map (
      I => addra_3_CLKINVNOT,
      O => NlwInverterSignal_addra_2_CLK
    );
  NlwInverterBlock_addra_3_CLK : X_INV
    port map (
      I => addra_3_CLKINVNOT,
      O => NlwInverterSignal_addra_3_CLK
    );
  NlwInverterBlock_addra_4_CLK : X_INV
    port map (
      I => addra_5_CLKINVNOT,
      O => NlwInverterSignal_addra_4_CLK
    );
  NlwInverterBlock_addra_5_CLK : X_INV
    port map (
      I => addra_5_CLKINVNOT,
      O => NlwInverterSignal_addra_5_CLK
    );
  NlwInverterBlock_addra_6_CLK : X_INV
    port map (
      I => addra_7_CLKINVNOT,
      O => NlwInverterSignal_addra_6_CLK
    );
  NlwInverterBlock_addra_7_CLK : X_INV
    port map (
      I => addra_7_CLKINVNOT,
      O => NlwInverterSignal_addra_7_CLK
    );
  NlwInverterBlock_dia_0_CLK : X_INV
    port map (
      I => dia_1_CLKINVNOT,
      O => NlwInverterSignal_dia_0_CLK
    );
  NlwInverterBlock_dia_1_CLK : X_INV
    port map (
      I => dia_1_CLKINVNOT,
      O => NlwInverterSignal_dia_1_CLK
    );
  NlwInverterBlock_dia_2_CLK : X_INV
    port map (
      I => dia_3_CLKINVNOT,
      O => NlwInverterSignal_dia_2_CLK
    );
  NlwInverterBlock_dia_3_CLK : X_INV
    port map (
      I => dia_3_CLKINVNOT,
      O => NlwInverterSignal_dia_3_CLK
    );
  NlwInverterBlock_dia_4_CLK : X_INV
    port map (
      I => dia_4_CLKINVNOT,
      O => NlwInverterSignal_dia_4_CLK
    );
  NlwInverterBlock_sub_0_CLK : X_INV
    port map (
      I => sub_1_CLKINVNOT,
      O => NlwInverterSignal_sub_0_CLK
    );
  NlwInverterBlock_sub_1_CLK : X_INV
    port map (
      I => sub_1_CLKINVNOT,
      O => NlwInverterSignal_sub_1_CLK
    );
  NlwInverterBlock_sub_2_CLK : X_INV
    port map (
      I => sub_3_CLKINVNOT,
      O => NlwInverterSignal_sub_2_CLK
    );
  NlwInverterBlock_sub_3_CLK : X_INV
    port map (
      I => sub_3_CLKINVNOT,
      O => NlwInverterSignal_sub_3_CLK
    );
  NlwInverterBlock_sub_4_CLK : X_INV
    port map (
      I => sub_5_CLKINVNOT,
      O => NlwInverterSignal_sub_4_CLK
    );
  NlwInverterBlock_sub_5_CLK : X_INV
    port map (
      I => sub_5_CLKINVNOT,
      O => NlwInverterSignal_sub_5_CLK
    );
  NlwInverterBlock_sub_6_CLK : X_INV
    port map (
      I => sub_7_CLKINVNOT,
      O => NlwInverterSignal_sub_6_CLK
    );
  NlwInverterBlock_sub_7_CLK : X_INV
    port map (
      I => sub_7_CLKINVNOT,
      O => NlwInverterSignal_sub_7_CLK
    );
  NlwInverterBlock_sub_8_CLK : X_INV
    port map (
      I => sub_9_CLKINVNOT,
      O => NlwInverterSignal_sub_8_CLK
    );
  NlwInverterBlock_sub_9_CLK : X_INV
    port map (
      I => sub_9_CLKINVNOT,
      O => NlwInverterSignal_sub_9_CLK
    );
  NlwInverterBlock_sum_0_CLK : X_INV
    port map (
      I => sum_1_CLKINVNOT,
      O => NlwInverterSignal_sum_0_CLK
    );
  NlwInverterBlock_sum_1_CLK : X_INV
    port map (
      I => sum_1_CLKINVNOT,
      O => NlwInverterSignal_sum_1_CLK
    );
  NlwInverterBlock_sum_2_CLK : X_INV
    port map (
      I => sum_3_CLKINVNOT,
      O => NlwInverterSignal_sum_2_CLK
    );
  NlwInverterBlock_sum_3_CLK : X_INV
    port map (
      I => sum_3_CLKINVNOT,
      O => NlwInverterSignal_sum_3_CLK
    );
  NlwInverterBlock_sum_4_CLK : X_INV
    port map (
      I => sum_5_CLKINVNOT,
      O => NlwInverterSignal_sum_4_CLK
    );
  NlwInverterBlock_sum_5_CLK : X_INV
    port map (
      I => sum_5_CLKINVNOT,
      O => NlwInverterSignal_sum_5_CLK
    );
  NlwInverterBlock_sum_6_CLK : X_INV
    port map (
      I => sum_7_CLKINVNOT,
      O => NlwInverterSignal_sum_6_CLK
    );
  NlwInverterBlock_sum_7_CLK : X_INV
    port map (
      I => sum_7_CLKINVNOT,
      O => NlwInverterSignal_sum_7_CLK
    );
  NlwInverterBlock_sum_8_CLK : X_INV
    port map (
      I => sum_9_CLKINVNOT,
      O => NlwInverterSignal_sum_8_CLK
    );
  NlwInverterBlock_sum_9_CLK : X_INV
    port map (
      I => sum_9_CLKINVNOT,
      O => NlwInverterSignal_sum_9_CLK
    );
  NlwInverterBlock_sub2_10_CLK : X_INV
    port map (
      I => sub2_11_CLKINVNOT,
      O => NlwInverterSignal_sub2_10_CLK
    );
  NlwInverterBlock_sub2_11_CLK : X_INV
    port map (
      I => sub2_11_CLKINVNOT,
      O => NlwInverterSignal_sub2_11_CLK
    );
  NlwInverterBlock_sub2_20_CLK : X_INV
    port map (
      I => sub2_21_CLKINVNOT,
      O => NlwInverterSignal_sub2_20_CLK
    );
  NlwInverterBlock_sub2_21_CLK : X_INV
    port map (
      I => sub2_21_CLKINVNOT,
      O => NlwInverterSignal_sub2_21_CLK
    );
  NlwInverterBlock_sub2_12_CLK : X_INV
    port map (
      I => sub2_13_CLKINVNOT,
      O => NlwInverterSignal_sub2_12_CLK
    );
  NlwInverterBlock_sub2_13_CLK : X_INV
    port map (
      I => sub2_13_CLKINVNOT,
      O => NlwInverterSignal_sub2_13_CLK
    );
  NlwInverterBlock_sub2_14_CLK : X_INV
    port map (
      I => sub2_15_CLKINVNOT,
      O => NlwInverterSignal_sub2_14_CLK
    );
  NlwInverterBlock_sub2_15_CLK : X_INV
    port map (
      I => sub2_15_CLKINVNOT,
      O => NlwInverterSignal_sub2_15_CLK
    );
  NlwInverterBlock_sub2_16_CLK : X_INV
    port map (
      I => sub2_17_CLKINVNOT,
      O => NlwInverterSignal_sub2_16_CLK
    );
  NlwInverterBlock_sub2_17_CLK : X_INV
    port map (
      I => sub2_17_CLKINVNOT,
      O => NlwInverterSignal_sub2_17_CLK
    );
  NlwInverterBlock_sub2_18_CLK : X_INV
    port map (
      I => sub2_19_CLKINVNOT,
      O => NlwInverterSignal_sub2_18_CLK
    );
  NlwInverterBlock_sub2_19_CLK : X_INV
    port map (
      I => sub2_19_CLKINVNOT,
      O => NlwInverterSignal_sub2_19_CLK
    );
  NlwInverterBlock_counter_0_CLK : X_INV
    port map (
      I => counter_1_CLKINVNOT,
      O => NlwInverterSignal_counter_0_CLK
    );
  NlwInverterBlock_counter_1_CLK : X_INV
    port map (
      I => counter_1_CLKINVNOT,
      O => NlwInverterSignal_counter_1_CLK
    );
  NlwInverterBlock_counter_2_CLK : X_INV
    port map (
      I => counter_3_CLKINVNOT,
      O => NlwInverterSignal_counter_2_CLK
    );
  NlwInverterBlock_counter_3_CLK : X_INV
    port map (
      I => counter_3_CLKINVNOT,
      O => NlwInverterSignal_counter_3_CLK
    );
  NlwInverterBlock_shortsub_0_CLK : X_INV
    port map (
      I => shortsub_1_CLKINVNOT,
      O => NlwInverterSignal_shortsub_0_CLK
    );
  NlwInverterBlock_shortsub_1_CLK : X_INV
    port map (
      I => shortsub_1_CLKINVNOT,
      O => NlwInverterSignal_shortsub_1_CLK
    );
  NlwInverterBlock_shortsub_2_CLK : X_INV
    port map (
      I => shortsub_3_CLKINVNOT,
      O => NlwInverterSignal_shortsub_2_CLK
    );
  NlwInverterBlock_shortsub_3_CLK : X_INV
    port map (
      I => shortsub_3_CLKINVNOT,
      O => NlwInverterSignal_shortsub_3_CLK
    );
  NlwInverterBlock_shortsub_4_CLK : X_INV
    port map (
      I => shortsub_5_CLKINVNOT,
      O => NlwInverterSignal_shortsub_4_CLK
    );
  NlwInverterBlock_shortsub_5_CLK : X_INV
    port map (
      I => shortsub_5_CLKINVNOT,
      O => NlwInverterSignal_shortsub_5_CLK
    );
  NlwInverterBlock_shortsub_6_CLK : X_INV
    port map (
      I => shortsub_7_CLKINVNOT,
      O => NlwInverterSignal_shortsub_6_CLK
    );
  NlwInverterBlock_shortsub_7_CLK : X_INV
    port map (
      I => shortsub_7_CLKINVNOT,
      O => NlwInverterSignal_shortsub_7_CLK
    );
  NlwInverterBlock_shortsub_8_CLK : X_INV
    port map (
      I => shortsub_9_CLKINVNOT,
      O => NlwInverterSignal_shortsub_8_CLK
    );
  NlwInverterBlock_shortsub_9_CLK : X_INV
    port map (
      I => shortsub_9_CLKINVNOT,
      O => NlwInverterSignal_shortsub_9_CLK
    );
  NlwInverterBlock_sub2_2_CLK : X_INV
    port map (
      I => sub2_3_CLKINVNOT,
      O => NlwInverterSignal_sub2_2_CLK
    );
  NlwInverterBlock_sub2_3_CLK : X_INV
    port map (
      I => sub2_3_CLKINVNOT,
      O => NlwInverterSignal_sub2_3_CLK
    );
  NlwInverterBlock_sub2_4_CLK : X_INV
    port map (
      I => sub2_5_CLKINVNOT,
      O => NlwInverterSignal_sub2_4_CLK
    );
  NlwInverterBlock_sub2_5_CLK : X_INV
    port map (
      I => sub2_5_CLKINVNOT,
      O => NlwInverterSignal_sub2_5_CLK
    );
  NlwInverterBlock_sub2_6_CLK : X_INV
    port map (
      I => sub2_7_CLKINVNOT,
      O => NlwInverterSignal_sub2_6_CLK
    );
  NlwInverterBlock_sub2_7_CLK : X_INV
    port map (
      I => sub2_7_CLKINVNOT,
      O => NlwInverterSignal_sub2_7_CLK
    );
  NlwInverterBlock_sub2_8_CLK : X_INV
    port map (
      I => sub2_9_CLKINVNOT,
      O => NlwInverterSignal_sub2_8_CLK
    );
  NlwInverterBlock_sub2_9_CLK : X_INV
    port map (
      I => sub2_9_CLKINVNOT,
      O => NlwInverterSignal_sub2_9_CLK
    );
  NlwInverterBlock_sub_10_CLK : X_INV
    port map (
      I => sub_10_CLKINVNOT,
      O => NlwInverterSignal_sub_10_CLK
    );
  NlwInverterBlock_sum_10_CLK : X_INV
    port map (
      I => sum_11_CLKINVNOT,
      O => NlwInverterSignal_sum_10_CLK
    );
  NlwInverterBlock_sum_11_CLK : X_INV
    port map (
      I => sum_11_CLKINVNOT,
      O => NlwInverterSignal_sum_11_CLK
    );
  NlwInverterBlock_sum_20_CLK : X_INV
    port map (
      I => sum_21_CLKINVNOT,
      O => NlwInverterSignal_sum_20_CLK
    );
  NlwInverterBlock_sum_21_CLK : X_INV
    port map (
      I => sum_21_CLKINVNOT,
      O => NlwInverterSignal_sum_21_CLK
    );
  NlwInverterBlock_sum_12_CLK : X_INV
    port map (
      I => sum_13_CLKINVNOT,
      O => NlwInverterSignal_sum_12_CLK
    );
  NlwInverterBlock_sum_13_CLK : X_INV
    port map (
      I => sum_13_CLKINVNOT,
      O => NlwInverterSignal_sum_13_CLK
    );
  NlwInverterBlock_sum_14_CLK : X_INV
    port map (
      I => sum_15_CLKINVNOT,
      O => NlwInverterSignal_sum_14_CLK
    );
  NlwInverterBlock_sum_15_CLK : X_INV
    port map (
      I => sum_15_CLKINVNOT,
      O => NlwInverterSignal_sum_15_CLK
    );
  NlwInverterBlock_sum_16_CLK : X_INV
    port map (
      I => sum_17_CLKINVNOT,
      O => NlwInverterSignal_sum_16_CLK
    );
  NlwInverterBlock_sum_17_CLK : X_INV
    port map (
      I => sum_17_CLKINVNOT,
      O => NlwInverterSignal_sum_17_CLK
    );
  NlwInverterBlock_sum_18_CLK : X_INV
    port map (
      I => sum_19_CLKINVNOT,
      O => NlwInverterSignal_sum_18_CLK
    );
  NlwInverterBlock_sum_19_CLK : X_INV
    port map (
      I => sum_19_CLKINVNOT,
      O => NlwInverterSignal_sum_19_CLK
    );
  NlwInverterBlock_shortsub_10_CLK : X_INV
    port map (
      I => shortsub_10_CLKINVNOT,
      O => NlwInverterSignal_shortsub_10_CLK
    );
  NlwInverterBlock_power_10_CLK : X_INV
    port map (
      I => power_11_CLKINVNOT,
      O => NlwInverterSignal_power_10_CLK
    );
  NlwInverterBlock_power_11_CLK : X_INV
    port map (
      I => power_11_CLKINVNOT,
      O => NlwInverterSignal_power_11_CLK
    );
  NlwInverterBlock_power_20_CLK : X_INV
    port map (
      I => power_21_CLKINVNOT,
      O => NlwInverterSignal_power_20_CLK
    );
  NlwInverterBlock_power_21_CLK : X_INV
    port map (
      I => power_21_CLKINVNOT,
      O => NlwInverterSignal_power_21_CLK
    );
  NlwInverterBlock_power_12_CLK : X_INV
    port map (
      I => power_13_CLKINVNOT,
      O => NlwInverterSignal_power_12_CLK
    );
  NlwInverterBlock_power_13_CLK : X_INV
    port map (
      I => power_13_CLKINVNOT,
      O => NlwInverterSignal_power_13_CLK
    );
  NlwInverterBlock_power_14_CLK : X_INV
    port map (
      I => power_15_CLKINVNOT,
      O => NlwInverterSignal_power_14_CLK
    );
  NlwInverterBlock_power_15_CLK : X_INV
    port map (
      I => power_15_CLKINVNOT,
      O => NlwInverterSignal_power_15_CLK
    );
  NlwInverterBlock_power_16_CLK : X_INV
    port map (
      I => power_17_CLKINVNOT,
      O => NlwInverterSignal_power_16_CLK
    );
  NlwInverterBlock_power_17_CLK : X_INV
    port map (
      I => power_17_CLKINVNOT,
      O => NlwInverterSignal_power_17_CLK
    );
  NlwInverterBlock_power_18_CLK : X_INV
    port map (
      I => power_19_CLKINVNOT,
      O => NlwInverterSignal_power_18_CLK
    );
  NlwInverterBlock_power_19_CLK : X_INV
    port map (
      I => power_19_CLKINVNOT,
      O => NlwInverterSignal_power_19_CLK
    );
  NlwInverterBlock_s_current_1_CLK : X_INV
    port map (
      I => s_current_0_CLKINVNOT,
      O => NlwInverterSignal_s_current_1_CLK
    );
  NlwInverterBlock_s_current_0_CLK : X_INV
    port map (
      I => s_current_0_CLKINVNOT,
      O => NlwInverterSignal_s_current_0_CLK
    );
  NlwInverterBlock_s_current_2_CLK : X_INV
    port map (
      I => s_current_3_CLKINVNOT,
      O => NlwInverterSignal_s_current_2_CLK
    );
  NlwInverterBlock_s_current_3_CLK : X_INV
    port map (
      I => s_current_3_CLKINVNOT,
      O => NlwInverterSignal_s_current_3_CLK
    );
  NlwInverterBlock_s_current_5_CLK : X_INV
    port map (
      I => s_current_4_CLKINVNOT,
      O => NlwInverterSignal_s_current_5_CLK
    );
  NlwInverterBlock_s_current_4_CLK : X_INV
    port map (
      I => s_current_4_CLKINVNOT,
      O => NlwInverterSignal_s_current_4_CLK
    );
  NlwInverterBlock_s_current_9_CLK : X_INV
    port map (
      I => s_current_10_CLKINVNOT,
      O => NlwInverterSignal_s_current_9_CLK
    );
  NlwInverterBlock_s_current_10_CLK : X_INV
    port map (
      I => s_current_10_CLKINVNOT,
      O => NlwInverterSignal_s_current_10_CLK
    );
  NlwInverterBlock_deviation_2_CLK : X_INV
    port map (
      I => deviation_2_CLKINVNOT,
      O => NlwInverterSignal_deviation_2_CLK
    );
  NlwInverterBlock_deviation_1_CLK : X_INV
    port map (
      I => deviation_1_CLKINVNOT,
      O => NlwInverterSignal_deviation_1_CLK
    );
  NlwInverterBlock_s_current_11_CLK : X_INV
    port map (
      I => s_current_12_CLKINVNOT,
      O => NlwInverterSignal_s_current_11_CLK
    );
  NlwInverterBlock_s_current_12_CLK : X_INV
    port map (
      I => s_current_12_CLKINVNOT,
      O => NlwInverterSignal_s_current_12_CLK
    );
  NlwInverterBlock_s_current_21_CLK : X_INV
    port map (
      I => s_current_22_CLKINVNOT,
      O => NlwInverterSignal_s_current_21_CLK
    );
  NlwInverterBlock_s_current_22_CLK : X_INV
    port map (
      I => s_current_22_CLKINVNOT,
      O => NlwInverterSignal_s_current_22_CLK
    );
  NlwInverterBlock_s_current_13_CLK : X_INV
    port map (
      I => s_current_14_CLKINVNOT,
      O => NlwInverterSignal_s_current_13_CLK
    );
  NlwInverterBlock_s_current_14_CLK : X_INV
    port map (
      I => s_current_14_CLKINVNOT,
      O => NlwInverterSignal_s_current_14_CLK
    );
  NlwInverterBlock_s_current_20_CLK : X_INV
    port map (
      I => s_current_19_CLKINVNOT,
      O => NlwInverterSignal_s_current_20_CLK
    );
  NlwInverterBlock_s_current_19_CLK : X_INV
    port map (
      I => s_current_19_CLKINVNOT,
      O => NlwInverterSignal_s_current_19_CLK
    );
  NlwInverterBlock_number_of_workers_1_CLK : X_INV
    port map (
      I => number_of_workers_0_CLKINVNOT,
      O => NlwInverterSignal_number_of_workers_1_CLK
    );
  NlwInverterBlock_number_of_workers_0_CLK : X_INV
    port map (
      I => number_of_workers_0_CLKINVNOT,
      O => NlwInverterSignal_number_of_workers_0_CLK
    );
  NlwInverterBlock_avg_20_CLK : X_INV
    port map (
      I => avg_21_CLKINVNOT,
      O => NlwInverterSignal_avg_20_CLK
    );
  NlwInverterBlock_avg_21_CLK : X_INV
    port map (
      I => avg_21_CLKINVNOT,
      O => NlwInverterSignal_avg_21_CLK
    );
  NlwInverterBlock_avg_12_CLK : X_INV
    port map (
      I => avg_13_CLKINVNOT,
      O => NlwInverterSignal_avg_12_CLK
    );
  NlwInverterBlock_avg_13_CLK : X_INV
    port map (
      I => avg_13_CLKINVNOT,
      O => NlwInverterSignal_avg_13_CLK
    );
  NlwInverterBlock_avg_14_CLK : X_INV
    port map (
      I => avg_15_CLKINVNOT,
      O => NlwInverterSignal_avg_14_CLK
    );
  NlwInverterBlock_avg_15_CLK : X_INV
    port map (
      I => avg_15_CLKINVNOT,
      O => NlwInverterSignal_avg_15_CLK
    );
  NlwInverterBlock_avg_16_CLK : X_INV
    port map (
      I => avg_17_CLKINVNOT,
      O => NlwInverterSignal_avg_16_CLK
    );
  NlwInverterBlock_avg_17_CLK : X_INV
    port map (
      I => avg_17_CLKINVNOT,
      O => NlwInverterSignal_avg_17_CLK
    );
  NlwInverterBlock_avg_18_CLK : X_INV
    port map (
      I => avg_19_CLKINVNOT,
      O => NlwInverterSignal_avg_18_CLK
    );
  NlwInverterBlock_avg_19_CLK : X_INV
    port map (
      I => avg_19_CLKINVNOT,
      O => NlwInverterSignal_avg_19_CLK
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

