-- This file has been automatically generated by go-iec61499-vhdl and should not be edited by hand
-- Converter written by Hammond Pearce and available at github.com/kiwih/go-iec61499-vhdl

-- This file represents the Basic Function Block for BFB_GPIO

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;



entity BFB_GPIO is

	port(
		--for clock and reset signal
		clk		: in	std_logic;
		reset	: in	std_logic;
		enable	: in	std_logic;
		sync	: in	std_logic;
		
		--input events
		tx_rd_eI : in std_logic;
		
		
		--output events
		rx_rd_eO : out std_logic;
		
		
		--input variables
		tx_data_I : in std_logic; --type was BOOL
		
		
		--output variables
		rx_data_O : out std_logic; --type was BOOL
		
		
		--special emitted internal vars for I/O
		tx_gpio : out std_logic; --type was BOOL
		rx_gpio : in std_logic; --type was BOOL
		
		--for done signal
		done : out std_logic
	);

end entity;


architecture rtl of BFB_GPIO is
	-- Build an enumerated type for the state machine
	type state_type is (STATE_Start);

	-- Register to hold the current state
	signal state   : state_type := STATE_Start;

	-- signals to store variable sampled on enable 
	signal tx_data : std_logic := '0'; --register for input
	
	-- signals to rename outputs 
	signal rx_data : std_logic := '0'; 
	

	
	--signals to rename output events
	signal rx_rd_eO_ecc_out : std_logic := '0'; --used when event driven from ECC (normal FB behaviour)
	signal rx_rd_eO_alg_out : std_logic := '0'; --used when event driven from algorithm (normal SIFB behaviour)
	

	-- signals for enabling algorithms	
	signal BFB_GPIO_UPDATE_alg_en : std_logic := '0'; 
	signal BFB_GPIO_UPDATE_alg_done : std_logic := '1';
	

	-- signal for algorithm completion
	signal AlgorithmsStart : std_logic := '0';
	signal AlgorithmsDone : std_logic;

	--internal variables 
begin
	-- Registers for data variables (only updated on relevant events)
	process (clk)
	begin
		if rising_edge(clk) then
			if sync = '1' then
				
				if tx_rd_eI = '1' then
					tx_data <= tx_data_I;
				end if;
				
			end if;
		end if;
	end process;
	
	--output var renaming, no output registers as inputs are stored where they are processed
	rx_data_O <= rx_data;
			
	
	-- Logic to advance to the next state
	process (clk, reset)
	begin
		if reset = '1' then
			state <= STATE_Start;
			AlgorithmsStart <= '1';
		elsif (rising_edge(clk)) then
			if AlgorithmsStart = '1' then --algorithms should be triggered only once via this pulse signal
				AlgorithmsStart <= '0';
			elsif enable = '1' then 
				--default values
				state <= state;
				AlgorithmsStart <= '0';

				--next state logic
				if AlgorithmsStart = '0' and AlgorithmsDone = '1' then
					case state is
						when STATE_Start =>
							if true then
								state <= STATE_Start;
								AlgorithmsStart <= '1';
							end if;
						
					end case;
				end if;
			end if;
		end if;
	end process;

	-- Event outputs and internal algorithm triggers depend solely on the current state
	process (state)
	begin
		--default values
		--events
		rx_rd <= '0';
		
		--algorithms
		BFB_GPIO_UPDATE_alg_en <= '0'; 

		case state is
			when STATE_Start =>
				BFB_GPIO_UPDATE_alg_en <= '1';
				rx_rd_eO_ecc_out <= '1';
				
			
		end case;
	end process;

	-- Algorithms process
	process(clk)
	begin
		if rising_edge(clk) then
			if AlgorithmsStart = '1' then			
				
				if BFB_GPIO_UPDATE_alg_en = '1' then -- Algorithm BFB_GPIO_UPDATE
					BFB_GPIO_UPDATE_alg_done <= '0';
				end if;
				
			end if;

			
			if BFB_GPIO_UPDATE_alg_done = '0' then -- Algorithm BFB_GPIO_UPDATE

--begin algorithm raw text
rx_data <= rx_gpio;
tx_gpio <= tx_data;
BFB_GPIO_UPDATE_alg_done <= '1';
--end algorithm raw text

			end if;
			
		end if;
	end process;

	--Done signal
	AlgorithmsDone <= (not AlgorithmsStart) and BFB_GPIO_UPDATE_alg_done;
	Done <= AlgorithmsDone;

	
	--logic for renamed output events
	rx_rd_eO <= rx_rd_eO_ecc_out or rx_rd_eO_alg_out;
	

end rtl;
