Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Mar 14 18:01:23 2017
| Host         : einsamerwolf-HP-Z840-Workstation running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file bm_trans_bram_wrapper_control_sets_placed.rpt
| Design       : bm_trans_bram_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   348 |
| Minimum Number of register sites lost to control set restrictions |  1240 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             455 |          179 |
| No           | No                    | Yes                    |             102 |           52 |
| No           | Yes                   | No                     |             561 |          228 |
| Yes          | No                    | No                     |            1280 |          299 |
| Yes          | No                    | Yes                    |             120 |           25 |
| Yes          | Yes                   | No                     |            3354 |          928 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                                             Enable Signal                                                                                                                             |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                            |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                             | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                                               |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                                                                                           | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                                                                                                                              |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                          | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                                                                                                                              |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                             | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                               |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                    |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                    |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                            |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                 |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                 |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                   |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                               |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0           |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0           |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                       |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                  |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0   |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0   |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0              |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0         |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                    |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                  |                                                                                                                                                                                                                                                                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                |                1 |              2 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo           |                                                                                                                                                                                                                                                                |                1 |              3 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                          |                2 |              3 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                          | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                     |                2 |              3 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                 |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/gen_master_slots[1].r_issuing_cnt_reg[8]                                                                                                     | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                               | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                   |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                             | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                             | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                3 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                |                3 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                   |                                                                                                                                                                                                                                                                |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                  |                                                                                                                                                                                                                                                                |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                    | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                              |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                |                                                                                                                                                                                                                                                                |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                             |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q[1]                                                                                                                           |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                                    | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                       |                                                                                                                                                                                                                                                                |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                     | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ftch_limit_cntr[3]_i_1_n_0                                                                                                                                                                    | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                              |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                           | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                                             | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                  |                3 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                             | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]                                             | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0           | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[0].w_issuing_cnt_reg[0]                                                         | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]                                             | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0           | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                          | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                       |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[1].w_issuing_cnt_reg[8]                                                         | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                  | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                  | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[48]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[0]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]                                            | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                1 |              4 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |                1 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                     | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                        |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ftch_updt_cntr[4]_i_1_n_0                                                                                                                                                                     | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                              |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_hot_reg[2]                                                                                                                                          | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                     | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                 |                1 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                           |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]             |                                                                                                                                                                                                                                                                |                1 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                            |                                                                                                                                                                                                                                                                |                1 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                   | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                              |                                                                                                                                                                                                                                                                |                1 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                2 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]           |                                                                                                                                                                                                                                                                |                1 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                3 |              5 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                    | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                     |                3 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                      |                1 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                     |                3 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0                                                              |                2 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | bm_trans_bram_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                    |                3 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28][0]                                                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                2 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                1 |              6 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/E[0]                                                                                                                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_mm2s_status_reg_reg[6][0]                                                                                                                                                            |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                         | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                1 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                                                 |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_dm_status_reg1                                                                                                                                                                         |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                1 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                  | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_sts_sm_pop_mm2s_sts                                                                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_mm2s_status_reg_reg[6][0]                                                                                                                                                            |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[0]                                                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/dmacr_i_reg[23]                                                                                                                                                                          |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                     | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                3 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                                                                |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/SR[0]                                                                                                                                                                                    |                1 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_2_n_0                                                                                                                  | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_i_1__0_n_0                                                                                                        |                1 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                2 |              7 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[3]_i_1_n_0                                                                                                            |                2 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_dly_fast_incr                                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                               |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7][0]                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                5 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                       |                2 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                        |                                                                                                                                                                                                                                                                |                2 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                |                1 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0            |                4 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                                                |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                                             |                4 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                            | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                                        |                                                                                                                                                                                                                                                                |                2 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                       | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                  |                4 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                |                4 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                                |                1 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                |                4 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                                                |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                |                1 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                                       | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                4 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                       | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                      | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                3 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                |                1 |              8 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[3]                                                                                                                                        | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                                                                                                                              |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                3 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0                                                                                      |                2 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[8]_i_1_n_0                                                             |                2 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in                                                                                                  | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_56_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                 |                3 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                 |                5 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                 |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                 |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0[0]                                                                           |                2 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1_n_0                                                                 |                4 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1_n_0                                                                 |                5 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1_n_0                                                                 |                5 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1_n_0                                                                 |                6 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                              |                6 |              9 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9][0]                                                                                         |                5 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                    | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]          | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                3 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]               | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                       |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                      | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                           |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                               |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]            | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                    |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                        |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                    |                4 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9][0]                                                                                         |                4 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                         |                5 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                         |                3 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                          | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                                                                                                                              |                5 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                         |                4 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                         |                4 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9][0]                                                                                         |                5 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0[0]                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9][0]                                                                                         |                4 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_84_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                   |                7 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_80_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                   |                6 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_76_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                   |                6 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_60_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1_n_0                                                                   |                2 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_64_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_0                                                                   |                3 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_68_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1_n_0                                                                   |                4 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_sm_state0                                                                                                                                                                            |                3 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_72_out                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1_n_0                                                                   |                5 |             10 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                4 |             11 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                4 |             11 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                  |                                                                                                                                                                                                                                                                |                2 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                                              |                                                                                                                                                                                                                                                                |                4 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                               |                                                                                                                                                                                                                                                                |                2 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/SR[0]                                                                                                                                                |                2 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                             | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                4 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                                       | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                |                4 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                   | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                     | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                  |                5 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                                                                   | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                               |                4 |             12 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                |                                                                                                                                                                                                                                                                |                4 |             13 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                     | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                3 |             13 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                5 |             13 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                                                        |                                                                                                                                                                                                                                                                |                4 |             13 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                6 |             13 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                   |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                                                |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_1                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_7                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_2                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_3                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_6                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_5                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                     | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                  |                5 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_4                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_7                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/cmd_push_0                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_6                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                2 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_5                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_4                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                4 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_3                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_2                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_1                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/cmd_push_0                                                                                                                          | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                                              |                                                                                                                                                                                                                                                                |                3 |             14 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_3[0]                                                                          |                                                                                                                                                                                                                                                                |                3 |             15 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[0]                                                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                3 |             15 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                    | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                4 |             16 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                6 |             16 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                4 |             16 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                5 |             16 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                9 |             17 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                4 |             19 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                4 |             19 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                                        |                                                                                                                                                                                                                                                                |                4 |             20 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |                8 |             22 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[22]_i_1_n_0                                                                                                                        | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                4 |             23 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[2]                                                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                8 |             23 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[22]_i_1__0_n_0                                                                                                     | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                8 |             23 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0]             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg        |                3 |             24 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                              |                9 |             24 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               12 |             25 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |               11 |             25 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |               13 |             25 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                      | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                5 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ld_fetch_update_reg                                                                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sig_fetch_update_reg_reg[31][0]                                                                                             |                4 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6][0]                                                                                                                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                4 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                          | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                5 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                   | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                4 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i                                                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/taildesc_lsb_i_reg[6][0]                                                                                                                                                                 |                7 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[6]_0                                                                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                7 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                4 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                4 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                  | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |               11 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/taildesc_lsb_i_reg[31][0]                                                                                                                                                     | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/taildesc_lsb_i_reg[6][0]                                                                                                                                                                 |                6 |             26 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                7 |             27 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |               14 |             27 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                     | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                9 |             27 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                                    |                                                                                                                                                                                                                                                                |                8 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                      |                7 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                                   |                                                                                                                                                                                                                                                                |                5 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                                    |                                                                                                                                                                                                                                                                |                5 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                                                |                6 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                |                8 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                |                8 |             28 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                  | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                       |                6 |             29 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[29]                                                       | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                9 |             29 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1__0_n_0                                                 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |                9 |             29 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0]             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[3][0]         |                4 |             30 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/E[0]                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/SR[0]                                                                                                                  |                7 |             31 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                  | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                       |                6 |             31 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                          | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                8 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                             |                                                                                                                                                                                                                                                                |                9 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                              | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                                                |                6 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                            | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |                7 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[4]                                                                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |               10 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                        | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_SYNC_READ.s_axi_lite_rdata_reg[0][0]                                                                                                                                                 |               12 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg_0                                                                                                       |               14 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_sa_register_lsb_reg[0][0]                                                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                  |                7 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |                9 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |               14 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[2]                                                                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |               10 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                                                                        |               18 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                          |                                                                                                                                                                                                                                                                |                4 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                            | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |                8 |             32 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_2__1_n_0                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                          |                7 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                 |               12 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                           |               11 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                         | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                             |                8 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                      | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                8 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                         | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |                8 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/CURRENT_BD_32.current_bd_reg[31][0]                                                                                                                                                      |                9 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                7 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                                                                                |                7 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                |               10 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                           | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                     |                7 |             33 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                   |                                                                                                                                                                                                                                                                |                9 |             34 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                            | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             34 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                  | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                            |                9 |             34 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |               15 |             38 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                                |                6 |             39 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                |                9 |             45 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                  |               26 |             45 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_2[0]                                                                          |                                                                                                                                                                                                                                                                |               14 |             45 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                                |                6 |             46 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                |                6 |             46 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__2_n_0                                                                                                               |                7 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                |               10 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                   |                                                                                                                                                                                                                                                                |                8 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                              | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__1_n_0                                                                                                               |                7 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                     |                                                                                                                                                                                                                                                                |                9 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                                                          | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |               10 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                                                          | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/reset_0                                                                                                                                                                      |               11 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                              |                                                                                                                                                                                                                                                                |                9 |             47 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |               14 |             61 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                            | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                  |               21 |             64 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                              | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                                                                                           |               17 |             64 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                             |                                                                                                                                                                                                                                                                |               21 |             64 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                       |                                                                                                                                                                                                                                                                |               21 |             64 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                           |                                                                                                                                                                                                                                                                |               17 |             64 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                |               11 |             65 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SIMPLE_DMA_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                                                             | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                           |               19 |             65 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                        |                                                                                                                                                                                                                                                                |               13 |             65 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[63]_0[0]                                                                                 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[56]_0      |               16 |             66 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_payload_i_reg[0][0]                                                                                       |                                                                                                                                                                                                                                                                |               13 |             67 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]_0                                                                        |                                                                                                                                                                                                                                                                |               14 |             67 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                        |                                                                                                                                                                                                                                                                |               11 |             67 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/m_payload_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                |               10 |             67 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       | bm_trans_bram_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               19 |             73 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                    | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |               26 |            100 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                              | bm_trans_bram_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                              |               24 |            100 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/GEN_MM2S.queue_dout_new_reg[121][0]                                                                                                                                                               | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/queue_sinit                                                                                                                                                                                |               20 |            113 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                           | bm_trans_bram_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/queue_sinit                                                                                                                                                                                |               25 |            113 |
|  bm_trans_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |              180 |            456 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


