

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Fri Apr 26 03:08:39 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution19 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_334  |equalizer_Pipeline_Shift_Accumulate_Loop  |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_344        |equalizer_Pipeline_Coef_Clear_Loop        |      107|      107|  1.070 us|  1.070 us|  107|  107|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_58_1_fu_351        |equalizer_Pipeline_VITIS_LOOP_58_1        |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_58_11_fu_373       |equalizer_Pipeline_VITIS_LOOP_58_11       |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_58_12_fu_395       |equalizer_Pipeline_VITIS_LOOP_58_12       |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop  |        ?|        ?|   2 ~ 464|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    2502|   2846|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    855|    -|
|Register         |        -|    -|     392|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    3|    2894|   3823|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_344        |equalizer_Pipeline_Coef_Clear_Loop        |        0|   0|   87|   155|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_334  |equalizer_Pipeline_Shift_Accumulate_Loop  |        0|   0|  358|   267|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_58_1_fu_351        |equalizer_Pipeline_VITIS_LOOP_58_1        |        0|   0|  358|   296|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_58_11_fu_373       |equalizer_Pipeline_VITIS_LOOP_58_11       |        0|   0|  358|   296|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_58_12_fu_395       |equalizer_Pipeline_VITIS_LOOP_58_12       |        0|   0|  358|   296|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                                |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U41                               |mul_32s_32s_32_2_1                        |        0|   3|  165|    50|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   3| 2502|  2846|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_558_p2              |         +|   0|  0|  39|          32|          32|
    |icmp_ln35_fu_531_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln72_1_fu_597_p2             |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln72_fu_507_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state15                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state26                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op130_write_state15  |        or|   0|  0|   2|           1|           1|
    |select_ln16_fu_537_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln17_1_fu_603_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln17_fu_513_p3             |    select|   0|  0|   9|           1|           9|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 122|         134|         106|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  121|         27|    1|         27|
    |ap_phi_mux_tmp_data_V_6_phi_fu_320_p10  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_230_p10  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_248_p10    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_302_p10  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_284_p10  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_266_p10  |    9|          2|    1|          2|
    |gmem_ARADDR                             |   31|          6|   64|        384|
    |gmem_ARLEN                              |   31|          6|   32|        192|
    |gmem_ARVALID                            |   31|          6|    1|          6|
    |gmem_AWADDR                             |   25|          5|   64|        320|
    |gmem_AWLEN                              |   25|          5|   32|        160|
    |gmem_AWVALID                            |   25|          5|    1|          5|
    |gmem_BREADY                             |   25|          5|    1|          5|
    |gmem_RREADY                             |   31|          6|    1|          6|
    |gmem_WDATA                              |   25|          5|   32|        160|
    |gmem_WSTRB                              |   25|          5|    4|         20|
    |gmem_WVALID                             |   25|          5|    1|          5|
    |gmem_blk_n_AR                           |    9|          2|    1|          2|
    |gmem_blk_n_R                            |    9|          2|    1|          2|
    |grp_fu_550_ce                           |   25|          5|    1|          5|
    |grp_fu_550_p0                           |   31|          6|   32|        192|
    |grp_fu_550_p1                           |   31|          6|   32|        192|
    |input_r_TDATA_blk_n                     |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice             |   25|          5|    1|          5|
    |output_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice             |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice             |   14|          3|    1|          3|
    |output_r_TID_int_regslice               |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice             |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice             |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice             |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice             |   14|          3|    1|          3|
    |signal_shift_reg_address0               |   14|          3|    7|         21|
    |signal_shift_reg_ce0                    |   14|          3|    1|          3|
    |signal_shift_reg_d0                     |   14|          3|   32|         96|
    |signal_shift_reg_we0                    |   14|          3|    1|          3|
    |state_fu_150                            |   25|          5|    2|         10|
    |tmp_data_V_6_reg_316                    |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_226                    |    9|          2|    1|          2|
    |tmp_id_V_1_reg_244                      |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_298                    |    9|          2|    4|          8|
    |tmp_strb_V_1_reg_280                    |    9|          2|    4|          8|
    |tmp_user_V_1_reg_262                    |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  855|        178|  477|       2129|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |accumulate_reg_772                                                |  32|   0|   32|          0|
    |ap_CS_fsm                                                         |  26|   0|   26|          0|
    |coefs_read_reg_675                                                |  64|   0|   64|          0|
    |gmem_addr_read_reg_762                                            |  32|   0|   32|          0|
    |gmem_addr_reg_690                                                 |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Coef_Clear_Loop_fu_344_ap_start_reg        |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_334_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_58_11_fu_373_ap_start_reg       |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_58_12_fu_395_ap_start_reg       |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_58_1_fu_351_ap_start_reg        |   1|   0|    1|          0|
    |mul_ln89_reg_767                                                  |  32|   0|   32|          0|
    |read_coefs_fu_146                                                 |   1|   0|    1|          0|
    |read_coefs_load_reg_758                                           |   1|   0|    1|          0|
    |reg_425                                                           |  32|   0|   32|          0|
    |state_1_reg_714                                                   |   2|   0|   32|         30|
    |state_fu_150                                                      |   2|   0|   32|         30|
    |tmp_data_V_6_reg_316                                              |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_226                                              |   1|   0|    1|          0|
    |tmp_dest_V_reg_751                                                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_244                                                |   1|   0|    1|          0|
    |tmp_id_V_reg_744                                                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_298                                              |   4|   0|    4|          0|
    |tmp_keep_V_reg_718                                                |   4|   0|    4|          0|
    |tmp_last_V_1_reg_779                                              |   1|   0|    1|          0|
    |tmp_last_V_reg_739                                                |   1|   0|    1|          0|
    |tmp_out_data_V_fu_122                                             |  32|   0|   32|          0|
    |tmp_out_dest_V_fu_142                                             |   1|   0|    1|          0|
    |tmp_out_id_V_fu_138                                               |   1|   0|    1|          0|
    |tmp_out_keep_V_fu_126                                             |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_130                                             |   4|   0|    4|          0|
    |tmp_out_user_V_fu_134                                             |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_280                                              |   4|   0|    4|          0|
    |tmp_strb_V_reg_725                                                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_262                                              |   1|   0|    1|          0|
    |tmp_user_V_reg_732                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 392|   0|  452|         60|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 26 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 27 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 28 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 29 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 30 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 31 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 32 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%read_coefs = alloca i32 1"   --->   Operation 33 'alloca' 'read_coefs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 34 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 35 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 36 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:3]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:3]   --->   Operation 38 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:89]   --->   Operation 59 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i62 %trunc_ln" [equalizer.cpp:89]   --->   Operation 60 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln89" [equalizer.cpp:89]   --->   Operation 61 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.94ns)   --->   "%store_ln27 = store i32 0, i32 %state" [equalizer.cpp:27]   --->   Operation 62 'store' 'store_ln27' <Predicate = true> <Delay = 1.94>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln27 = store i1 0, i1 %read_coefs" [equalizer.cpp:27]   --->   Operation 63 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 64 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.60>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 65 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 66 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 67 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 68 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 69 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 70 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%state_1 = load i32 %state"   --->   Operation 71 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:17]   --->   Operation 72 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 73 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 75 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 76 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 77 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 78 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 79 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 80 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.95ns)   --->   "%switch_ln31 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 16, void %sw.bb2, i32 256, void %for.inc46.preheader" [equalizer.cpp:31]   --->   Operation 81 'switch' 'switch_ln31' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 82 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 82 'call' 'call_ln0' <Predicate = (state_1 == 256)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%read_coefs_load = load i1 %read_coefs" [equalizer.cpp:43]   --->   Operation 83 'load' 'read_coefs_load' <Predicate = (state_1 == 16)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %read_coefs_load, void %for.inc.preheader, void %if.end24" [equalizer.cpp:43]   --->   Operation 84 'br' 'br_ln43' <Predicate = (state_1 == 16)> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 85 'call' 'call_ln0' <Predicate = (state_1 == 16 & !read_coefs_load)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln72 = icmp_eq  i32 %tmp_data_V, i32 43962" [equalizer.cpp:72]   --->   Operation 86 'icmp' 'icmp_ln72' <Predicate = (state_1 == 16 & read_coefs_load)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.68ns)   --->   "%select_ln17 = select i1 %icmp_ln72, i32 256, i32 16" [equalizer.cpp:17]   --->   Operation 87 'select' 'select_ln17' <Predicate = (state_1 == 16 & read_coefs_load)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln106 = br i1 %tmp_last_V, void %if.end24.if.end66_crit_edge, void %while.end" [equalizer.cpp:106]   --->   Operation 88 'br' 'br_ln106' <Predicate = (state_1 == 16 & read_coefs_load)> <Delay = 1.58>
ST_2 : Operation 89 [1/1] (1.94ns)   --->   "%store_ln106 = store i32 %select_ln17, i32 %state" [equalizer.cpp:106]   --->   Operation 89 'store' 'store_ln106' <Predicate = (state_1 == 16 & !tmp_last_V & read_coefs_load)> <Delay = 1.94>
ST_2 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln106 = store i1 1, i1 %read_coefs" [equalizer.cpp:106]   --->   Operation 90 'store' 'store_ln106' <Predicate = (state_1 == 16 & !tmp_last_V & read_coefs_load)> <Delay = 1.58>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln106 = br void %if.end66" [equalizer.cpp:106]   --->   Operation 91 'br' 'br_ln106' <Predicate = (state_1 == 16 & !tmp_last_V & read_coefs_load)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:35]   --->   Operation 92 'icmp' 'icmp_ln35' <Predicate = (state_1 == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.18ns)   --->   "%select_ln16 = select i1 %icmp_ln35, i32 16, i32 0" [equalizer.cpp:16]   --->   Operation 93 'select' 'select_ln16' <Predicate = (state_1 == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.58ns)   --->   "%br_ln106 = br i1 %tmp_last_V, void %sw.bb.if.end66_crit_edge, void %while.end" [equalizer.cpp:106]   --->   Operation 94 'br' 'br_ln106' <Predicate = (state_1 == 0)> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.94ns)   --->   "%store_ln106 = store i32 %select_ln16, i32 %state" [equalizer.cpp:106]   --->   Operation 95 'store' 'store_ln106' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 1.94>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln106 = br void %if.end66" [equalizer.cpp:106]   --->   Operation 96 'br' 'br_ln106' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln106 = br i1 %tmp_last_V, void %if.end66, void %while.end" [equalizer.cpp:106]   --->   Operation 97 'br' 'br_ln106' <Predicate = (state_1 != 0 & state_1 != 16 & state_1 != 256)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 99 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 99 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln90 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:90]   --->   Operation 100 'store' 'store_ln90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 101 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 101 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 102 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 102 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 103 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 104 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 104 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 105 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 105 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 106 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:89]   --->   Operation 106 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:89]   --->   Operation 107 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln89 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:89]   --->   Operation 108 'mul' 'mul_ln89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 109 [1/2] (6.91ns)   --->   "%mul_ln89 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:89]   --->   Operation 109 'mul' 'mul_ln89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 110 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln89, i32 %accumulate_loc_load" [equalizer.cpp:89]   --->   Operation 111 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 112 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.94>
ST_15 : Operation 113 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 113 'write' 'write_ln304' <Predicate = (state_1 == 256)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln106 = br i1 %tmp_last_V, void %for.inc46.preheader.if.end66_crit_edge, void %while.end" [equalizer.cpp:106]   --->   Operation 114 'br' 'br_ln106' <Predicate = (state_1 == 256)> <Delay = 1.58>
ST_15 : Operation 115 [1/1] (1.94ns)   --->   "%store_ln106 = store i32 256, i32 %state" [equalizer.cpp:106]   --->   Operation 115 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 1.94>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln106 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:106]   --->   Operation 116 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln106 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:106]   --->   Operation 117 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln106 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:106]   --->   Operation 118 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln106 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:106]   --->   Operation 119 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln106 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:106]   --->   Operation 120 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln106 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:106]   --->   Operation 121 'store' 'store_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln106 = br void %if.end66" [equalizer.cpp:106]   --->   Operation 122 'br' 'br_ln106' <Predicate = (state_1 == 256 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln27 = br void %while.body" [equalizer.cpp:27]   --->   Operation 123 'br' 'br_ln27' <Predicate = (!tmp_last_V & read_coefs_load) | (state_1 != 16 & !tmp_last_V) | (state_1 == 16 & !read_coefs_load & !tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %if.end24, i1 %tmp_dest_V, void %for.inc46.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog, i1 %tmp_out_dest_V_1, void %for.inc.preheader"   --->   Operation 124 'phi' 'tmp_dest_V_1' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %if.end24, i1 %tmp_id_V, void %for.inc46.preheader, i1 %tmp_out_id_V_1, void %sw.epilog, i1 %tmp_out_id_V_1, void %for.inc.preheader"   --->   Operation 125 'phi' 'tmp_id_V_1' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %if.end24, i1 %tmp_user_V, void %for.inc46.preheader, i1 %tmp_out_user_V_1, void %sw.epilog, i1 %tmp_out_user_V_1, void %for.inc.preheader"   --->   Operation 126 'phi' 'tmp_user_V_1' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %if.end24, i4 %tmp_strb_V, void %for.inc46.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog, i4 %tmp_out_strb_V_1, void %for.inc.preheader"   --->   Operation 127 'phi' 'tmp_strb_V_1' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %if.end24, i4 %tmp_keep_V, void %for.inc46.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog, i4 %tmp_out_keep_V_1, void %for.inc.preheader"   --->   Operation 128 'phi' 'tmp_keep_V_1' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %if.end24, i32 %accumulate, void %for.inc46.preheader, i32 %tmp_out_data_V_1, void %sw.epilog, i32 %tmp_out_data_V_1, void %for.inc.preheader"   --->   Operation 129 'phi' 'tmp_data_V_6' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00>
ST_15 : Operation 130 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_6, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 130 'write' 'write_ln304' <Predicate = (tmp_last_V & read_coefs_load) | (state_1 != 16 & tmp_last_V) | (state_1 == 16 & !read_coefs_load & tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 2> <Delay = 0.00>
ST_16 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Coef_Clear_Loop, i32 %gmem, i64 %coefs_read"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 3> <Delay = 3.52>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 132 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_58_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V, i64 %coefs_read"   --->   Operation 133 'call' 'call_ln283' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 4> <Delay = 0.00>
ST_18 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_58_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V, i64 %coefs_read"   --->   Operation 134 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 5> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 135 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%empty_26 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 136 'read' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue i44 %empty_26"   --->   Operation 137 'extractvalue' 'tmp_data_V_7' <Predicate = true> <Delay = 0.00>

State 20 <SV = 6> <Delay = 3.52>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%empty_27 = wait i32 @_ssdm_op_Wait"   --->   Operation 138 'wait' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_58_11, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_7, i64 %coefs_read"   --->   Operation 139 'call' 'call_ln283' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 7> <Delay = 0.00>
ST_21 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_58_11, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_7, i64 %coefs_read"   --->   Operation 140 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 8> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%empty_28 = wait i32 @_ssdm_op_Wait"   --->   Operation 141 'wait' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%empty_29 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 142 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue i44 %empty_29"   --->   Operation 143 'extractvalue' 'tmp_data_V_8' <Predicate = true> <Delay = 0.00>

State 23 <SV = 9> <Delay = 3.52>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%empty_30 = wait i32 @_ssdm_op_Wait"   --->   Operation 144 'wait' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_58_12, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_8, i64 %coefs_read"   --->   Operation 145 'call' 'call_ln283' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 10> <Delay = 0.00>
ST_24 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_58_12, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %tmp_data_V_8, i64 %coefs_read"   --->   Operation 146 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 11> <Delay = 5.10>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%empty_31 = wait i32 @_ssdm_op_Wait"   --->   Operation 147 'wait' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%empty_32 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 148 'read' 'empty_32' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln72_1)   --->   "%tmp_data_V_5 = extractvalue i44 %empty_32"   --->   Operation 149 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue i44 %empty_32"   --->   Operation 150 'extractvalue' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln72_1 = icmp_eq  i32 %tmp_data_V_5, i32 43962" [equalizer.cpp:72]   --->   Operation 151 'icmp' 'icmp_ln72_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/1] (0.68ns)   --->   "%select_ln17_1 = select i1 %icmp_ln72_1, i32 256, i32 16" [equalizer.cpp:17]   --->   Operation 152 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 153 [1/1] (1.58ns)   --->   "%br_ln106 = br i1 %tmp_last_V_1, void %for.inc.preheader.if.end66_crit_edge, void %while.end" [equalizer.cpp:106]   --->   Operation 153 'br' 'br_ln106' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 154 [1/1] (1.94ns)   --->   "%store_ln106 = store i32 %select_ln17_1, i32 %state" [equalizer.cpp:106]   --->   Operation 154 'store' 'store_ln106' <Predicate = (!tmp_last_V_1)> <Delay = 1.94>
ST_25 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln106 = store i1 1, i1 %read_coefs" [equalizer.cpp:106]   --->   Operation 155 'store' 'store_ln106' <Predicate = (!tmp_last_V_1)> <Delay = 1.58>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln106 = br void %if.end66" [equalizer.cpp:106]   --->   Operation 156 'br' 'br_ln106' <Predicate = (!tmp_last_V_1)> <Delay = 0.00>

State 26 <SV = 15> <Delay = 0.00>
ST_26 : Operation 157 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_6, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 157 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [equalizer.cpp:113]   --->   Operation 158 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca       ) [ 001111111111111111111111110]
tmp_out_keep_V      (alloca       ) [ 001111111111111111111111110]
tmp_out_strb_V      (alloca       ) [ 001111111111111111111111110]
tmp_out_user_V      (alloca       ) [ 001111111111111111111111110]
tmp_out_id_V        (alloca       ) [ 001111111111111111111111110]
tmp_out_dest_V      (alloca       ) [ 001111111111111111111111110]
read_coefs          (alloca       ) [ 011111111111111111111111110]
state               (alloca       ) [ 011111111111111111111111110]
coefs_read          (read         ) [ 001111111111111111111111110]
accumulate_loc      (alloca       ) [ 001111111111111111111111110]
spectopmodule_ln3   (spectopmodule) [ 000000000000000000000000000]
specinterface_ln3   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000000000000]
trunc_ln            (partselect   ) [ 000000000000000000000000000]
sext_ln89           (sext         ) [ 000000000000000000000000000]
gmem_addr           (getelementptr) [ 001111111111111111111111110]
store_ln27          (store        ) [ 000000000000000000000000000]
store_ln27          (store        ) [ 000000000000000000000000000]
br_ln27             (br           ) [ 000000000000000000000000000]
tmp_out_data_V_1    (load         ) [ 001111111111111111111111110]
tmp_out_keep_V_1    (load         ) [ 001111111111111111111111110]
tmp_out_strb_V_1    (load         ) [ 001111111111111111111111110]
tmp_out_user_V_1    (load         ) [ 001111111111111111111111110]
tmp_out_id_V_1      (load         ) [ 001111111111111111111111110]
tmp_out_dest_V_1    (load         ) [ 001111111111111111111111110]
state_1             (load         ) [ 001111111111111111111111110]
specloopname_ln17   (specloopname ) [ 000000000000000000000000000]
empty               (read         ) [ 000000000000000000000000000]
tmp_data_V          (extractvalue ) [ 000111111111110011100000000]
tmp_keep_V          (extractvalue ) [ 001111111111111111111111110]
tmp_strb_V          (extractvalue ) [ 001111111111111111111111110]
tmp_user_V          (extractvalue ) [ 001111111111111111111111110]
tmp_last_V          (extractvalue ) [ 001111111111111111111111110]
tmp_id_V            (extractvalue ) [ 001111111111111111111111110]
tmp_dest_V          (extractvalue ) [ 001111111111111111111111110]
switch_ln31         (switch       ) [ 000000000000000000000000000]
read_coefs_load     (load         ) [ 001111111111111111111111110]
br_ln43             (br           ) [ 000000000000000000000000000]
icmp_ln72           (icmp         ) [ 000000000000000000000000000]
select_ln17         (select       ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 001111111111111111111111110]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 000000000000000000000000000]
icmp_ln35           (icmp         ) [ 000000000000000000000000000]
select_ln16         (select       ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 001111111111111111111111110]
store_ln106         (store        ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 001111111111111111111111110]
call_ln0            (call         ) [ 000000000000000000000000000]
store_ln90          (store        ) [ 000000000000000000000000000]
gmem_load_1_req     (readreq      ) [ 000000000000000000000000000]
gmem_addr_read      (read         ) [ 000000000000110000000000000]
mul_ln89            (mul          ) [ 000000000000001000000000000]
accumulate_loc_load (load         ) [ 000000000000000000000000000]
accumulate          (add          ) [ 001000000000000111111111110]
write_ln304         (write        ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 000000000000000000000000000]
br_ln27             (br           ) [ 000000000000000000000000000]
tmp_dest_V_1        (phi          ) [ 000111111111111100000000001]
tmp_id_V_1          (phi          ) [ 000111111111111100000000001]
tmp_user_V_1        (phi          ) [ 000111111111111100000000001]
tmp_strb_V_1        (phi          ) [ 000111111111111100000000001]
tmp_keep_V_1        (phi          ) [ 000111111111111100000000001]
tmp_data_V_6        (phi          ) [ 000111111111111100000000001]
call_ln0            (call         ) [ 000000000000000000000000000]
empty_24            (wait         ) [ 000000000000000000000000000]
call_ln283          (call         ) [ 000000000000000000000000000]
empty_25            (wait         ) [ 000000000000000000000000000]
empty_26            (read         ) [ 000000000000000000000000000]
tmp_data_V_7        (extractvalue ) [ 000000000000000000001100000]
empty_27            (wait         ) [ 000000000000000000000000000]
call_ln283          (call         ) [ 000000000000000000000000000]
empty_28            (wait         ) [ 000000000000000000000000000]
empty_29            (read         ) [ 000000000000000000000000000]
tmp_data_V_8        (extractvalue ) [ 000000000000000000000001100]
empty_30            (wait         ) [ 000000000000000000000000000]
call_ln283          (call         ) [ 000000000000000000000000000]
empty_31            (wait         ) [ 000000000000000000000000000]
empty_32            (read         ) [ 000000000000000000000000000]
tmp_data_V_5        (extractvalue ) [ 000000000000000000000000000]
tmp_last_V_1        (extractvalue ) [ 001111111111111111111111110]
icmp_ln72_1         (icmp         ) [ 000000000000000000000000000]
select_ln17_1       (select       ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 001111111111111111111111110]
store_ln106         (store        ) [ 000000000000000000000000000]
store_ln106         (store        ) [ 000000000000000000000000000]
br_ln106            (br           ) [ 000000000000000000000000000]
write_ln304         (write        ) [ 000000000000000000000000000]
ret_ln113           (ret          ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Coef_Clear_Loop"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_58_11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_58_12"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_out_data_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_out_keep_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_out_strb_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_out_user_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_out_id_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_out_dest_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="read_coefs_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_coefs/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="state_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="accumulate_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="coefs_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="44" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="4" slack="0"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="1" slack="0"/>
<pin id="172" dir="0" index="7" bw="1" slack="0"/>
<pin id="173" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_26/19 empty_29/22 empty_32/25 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="3"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="10"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="4" slack="0"/>
<pin id="199" dir="0" index="4" bw="1" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="0" index="6" bw="1" slack="0"/>
<pin id="202" dir="0" index="7" bw="1" slack="0"/>
<pin id="203" dir="0" index="8" bw="32" slack="0"/>
<pin id="204" dir="0" index="9" bw="4" slack="0"/>
<pin id="205" dir="0" index="10" bw="4" slack="0"/>
<pin id="206" dir="0" index="11" bw="1" slack="0"/>
<pin id="207" dir="0" index="12" bw="1" slack="0"/>
<pin id="208" dir="0" index="13" bw="1" slack="0"/>
<pin id="209" dir="0" index="14" bw="1" slack="0"/>
<pin id="210" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 write_ln304/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln90_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/4 "/>
</bind>
</comp>

<comp id="226" class="1005" name="tmp_dest_V_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_dest_V_1_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="4" bw="1" slack="13"/>
<pin id="236" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="238" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="240" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/15 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_id_V_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_id_V_1_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="4" bw="1" slack="13"/>
<pin id="254" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="256" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="258" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/15 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_user_V_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_user_V_1_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="4" bw="1" slack="13"/>
<pin id="272" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="274" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="276" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/15 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_strb_V_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_strb_V_1_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="4" bw="4" slack="13"/>
<pin id="290" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="292" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="8" bw="4" slack="2147483647"/>
<pin id="294" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="10" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/15 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_keep_V_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_keep_V_1_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="4" bw="4" slack="13"/>
<pin id="308" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="310" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="8" bw="4" slack="2147483647"/>
<pin id="312" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="10" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/15 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_data_V_6_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_data_V_6_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="32" slack="1"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_6/15 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="64" slack="1"/>
<pin id="338" dir="0" index="3" bw="32" slack="1"/>
<pin id="339" dir="0" index="4" bw="32" slack="0"/>
<pin id="340" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_equalizer_Pipeline_Coef_Clear_Loop_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="64" slack="1"/>
<pin id="348" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_58_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="0" index="3" bw="4" slack="0"/>
<pin id="356" dir="0" index="4" bw="4" slack="0"/>
<pin id="357" dir="0" index="5" bw="1" slack="0"/>
<pin id="358" dir="0" index="6" bw="1" slack="0"/>
<pin id="359" dir="0" index="7" bw="1" slack="0"/>
<pin id="360" dir="0" index="8" bw="1" slack="0"/>
<pin id="361" dir="0" index="9" bw="32" slack="2"/>
<pin id="362" dir="0" index="10" bw="64" slack="3"/>
<pin id="363" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/17 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_58_11_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="0" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="32" slack="0"/>
<pin id="377" dir="0" index="3" bw="4" slack="0"/>
<pin id="378" dir="0" index="4" bw="4" slack="0"/>
<pin id="379" dir="0" index="5" bw="1" slack="0"/>
<pin id="380" dir="0" index="6" bw="1" slack="0"/>
<pin id="381" dir="0" index="7" bw="1" slack="0"/>
<pin id="382" dir="0" index="8" bw="1" slack="0"/>
<pin id="383" dir="0" index="9" bw="32" slack="1"/>
<pin id="384" dir="0" index="10" bw="64" slack="6"/>
<pin id="385" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/20 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_58_12_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="0" index="2" bw="32" slack="0"/>
<pin id="399" dir="0" index="3" bw="4" slack="0"/>
<pin id="400" dir="0" index="4" bw="4" slack="0"/>
<pin id="401" dir="0" index="5" bw="1" slack="0"/>
<pin id="402" dir="0" index="6" bw="1" slack="0"/>
<pin id="403" dir="0" index="7" bw="1" slack="0"/>
<pin id="404" dir="0" index="8" bw="1" slack="0"/>
<pin id="405" dir="0" index="9" bw="32" slack="1"/>
<pin id="406" dir="0" index="10" bw="64" slack="9"/>
<pin id="407" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/23 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="44" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_7/19 tmp_data_V_8/22 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="44" slack="0"/>
<pin id="423" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/25 "/>
</bind>
</comp>

<comp id="425" class="1005" name="reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V tmp_data_V_7 tmp_data_V_8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="62" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="0" index="2" bw="3" slack="0"/>
<pin id="437" dir="0" index="3" bw="7" slack="0"/>
<pin id="438" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln89_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="62" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln89/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="gmem_addr_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln27_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln27_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_out_data_V_1_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_out_keep_V_1_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="1"/>
<pin id="468" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_out_strb_V_1_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_out_user_V_1_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_out_id_V_1_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_out_dest_V_1_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="state_1_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_keep_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="44" slack="0"/>
<pin id="486" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_strb_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="44" slack="0"/>
<pin id="490" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_user_V_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="44" slack="0"/>
<pin id="494" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_id_V_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="44" slack="0"/>
<pin id="498" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_dest_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="44" slack="0"/>
<pin id="502" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="read_coefs_load_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_coefs_load/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln72_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln17_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln106_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln106_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="1"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln35_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln16_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln106_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="1"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="32" slack="10"/>
<pin id="553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln89/12 mul_ln86/10 mul_ln62/2 mul_ln62/2 mul_ln62/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="accumulate_loc_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="13"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="accumulate_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/14 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln106_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="14"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln106_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="13"/>
<pin id="571" dir="0" index="1" bw="1" slack="14"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln106_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="13"/>
<pin id="575" dir="0" index="1" bw="1" slack="14"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln106_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="13"/>
<pin id="579" dir="0" index="1" bw="1" slack="14"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln106_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="13"/>
<pin id="583" dir="0" index="1" bw="4" slack="14"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln106_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="13"/>
<pin id="587" dir="0" index="1" bw="4" slack="14"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln106_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="14"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/15 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_data_V_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="44" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/25 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln72_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72_1/25 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln17_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/25 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln106_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="11"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/25 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln106_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="11"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/25 "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_out_data_V_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_out_keep_V_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="1"/>
<pin id="629" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="633" class="1005" name="tmp_out_strb_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="4" slack="1"/>
<pin id="635" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_out_user_V_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_out_id_V_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_out_dest_V_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="657" class="1005" name="read_coefs_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="read_coefs "/>
</bind>
</comp>

<comp id="665" class="1005" name="state_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="675" class="1005" name="coefs_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="1"/>
<pin id="677" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="accumulate_loc_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="690" class="1005" name="gmem_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="3"/>
<pin id="692" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="state_1_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="13"/>
<pin id="716" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_keep_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="12"/>
<pin id="720" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_strb_V_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="4" slack="12"/>
<pin id="727" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_user_V_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="12"/>
<pin id="734" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_last_V_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="12"/>
<pin id="741" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_id_V_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="12"/>
<pin id="746" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_dest_V_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="12"/>
<pin id="753" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="758" class="1005" name="read_coefs_load_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="13"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="read_coefs_load "/>
</bind>
</comp>

<comp id="762" class="1005" name="gmem_addr_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="mul_ln89_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln89 "/>
</bind>
</comp>

<comp id="772" class="1005" name="accumulate_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_last_V_1_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="3"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="174"><net_src comp="92" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="187"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="110" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="211"><net_src comp="112" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="219"><net_src comp="102" pin="0"/><net_sink comp="194" pin=12"/></net>

<net id="225"><net_src comp="108" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="194" pin=14"/></net>

<net id="242"><net_src comp="230" pin="10"/><net_sink comp="194" pin=14"/></net>

<net id="243"><net_src comp="230" pin="10"/><net_sink comp="226" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="194" pin=13"/></net>

<net id="260"><net_src comp="248" pin="10"/><net_sink comp="194" pin=13"/></net>

<net id="261"><net_src comp="248" pin="10"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="194" pin=11"/></net>

<net id="278"><net_src comp="266" pin="10"/><net_sink comp="194" pin=11"/></net>

<net id="279"><net_src comp="266" pin="10"/><net_sink comp="262" pin=0"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="194" pin=10"/></net>

<net id="296"><net_src comp="284" pin="10"/><net_sink comp="194" pin=10"/></net>

<net id="297"><net_src comp="284" pin="10"/><net_sink comp="280" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="194" pin=9"/></net>

<net id="314"><net_src comp="302" pin="10"/><net_sink comp="194" pin=9"/></net>

<net id="315"><net_src comp="302" pin="10"/><net_sink comp="298" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="194" pin=8"/></net>

<net id="332"><net_src comp="320" pin="10"/><net_sink comp="194" pin=8"/></net>

<net id="333"><net_src comp="320" pin="10"/><net_sink comp="316" pin=0"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="334" pin=4"/></net>

<net id="349"><net_src comp="98" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="0" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="364"><net_src comp="116" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="365"><net_src comp="0" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="368"><net_src comp="22" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="351" pin=5"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="351" pin=6"/></net>

<net id="371"><net_src comp="28" pin="0"/><net_sink comp="351" pin=7"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="351" pin=8"/></net>

<net id="386"><net_src comp="118" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="387"><net_src comp="0" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="390"><net_src comp="22" pin="0"/><net_sink comp="373" pin=4"/></net>

<net id="391"><net_src comp="24" pin="0"/><net_sink comp="373" pin=5"/></net>

<net id="392"><net_src comp="26" pin="0"/><net_sink comp="373" pin=6"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="373" pin=7"/></net>

<net id="394"><net_src comp="30" pin="0"/><net_sink comp="373" pin=8"/></net>

<net id="408"><net_src comp="120" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="409"><net_src comp="0" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="410"><net_src comp="18" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="412"><net_src comp="22" pin="0"/><net_sink comp="395" pin=4"/></net>

<net id="413"><net_src comp="24" pin="0"/><net_sink comp="395" pin=5"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="395" pin=6"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="395" pin=7"/></net>

<net id="416"><net_src comp="30" pin="0"/><net_sink comp="395" pin=8"/></net>

<net id="420"><net_src comp="164" pin="8"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="164" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="417" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="351" pin=9"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="373" pin=9"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="395" pin=9"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="158" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="446"><net_src comp="433" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="0" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="487"><net_src comp="164" pin="8"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="164" pin="8"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="164" pin="8"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="164" pin="8"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="164" pin="8"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="417" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="100" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="94" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="62" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="102" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="417" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="104" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="425" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="563"><net_src comp="558" pin="2"/><net_sink comp="194" pin=8"/></net>

<net id="568"><net_src comp="94" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="596"><net_src comp="164" pin="8"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="100" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="62" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="102" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="122" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="630"><net_src comp="126" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="636"><net_src comp="130" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="642"><net_src comp="134" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="648"><net_src comp="138" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="654"><net_src comp="142" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="660"><net_src comp="146" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="668"><net_src comp="150" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="678"><net_src comp="158" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="351" pin=10"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="373" pin=10"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="395" pin=10"/></net>

<net id="687"><net_src comp="154" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="334" pin=3"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="693"><net_src comp="447" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="717"><net_src comp="481" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="484" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="194" pin=9"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="728"><net_src comp="488" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="194" pin=10"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="284" pin=4"/></net>

<net id="735"><net_src comp="492" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="194" pin=11"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="742"><net_src comp="421" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="194" pin=12"/></net>

<net id="747"><net_src comp="496" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="194" pin=13"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="248" pin=4"/></net>

<net id="754"><net_src comp="500" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="194" pin=14"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="761"><net_src comp="504" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="189" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="770"><net_src comp="550" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="775"><net_src comp="558" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="194" pin=8"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="782"><net_src comp="421" pin="1"/><net_sink comp="779" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 16 17 18 20 21 23 24 }
	Port: output_r_V_data_V | {15 26 }
	Port: output_r_V_keep_V | {15 26 }
	Port: output_r_V_strb_V | {15 26 }
	Port: output_r_V_user_V | {15 26 }
	Port: output_r_V_last_V | {15 26 }
	Port: output_r_V_id_V | {15 26 }
	Port: output_r_V_dest_V | {15 26 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 17 18 20 21 23 24 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : input_r_V_keep_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : input_r_V_strb_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : input_r_V_user_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : input_r_V_last_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : input_r_V_id_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : input_r_V_dest_V | {2 17 18 19 20 21 22 23 24 25 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln89 : 1
		gmem_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
		switch_ln31 : 1
		br_ln43 : 1
		icmp_ln72 : 1
		select_ln17 : 2
		br_ln106 : 1
		store_ln106 : 3
		icmp_ln35 : 1
		select_ln16 : 2
		br_ln106 : 1
		store_ln106 : 3
		br_ln106 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		accumulate : 1
		write_ln304 : 2
	State 15
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_6 : 1
		write_ln304 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		icmp_ln72_1 : 1
		select_ln17_1 : 2
		br_ln106 : 1
		store_ln106 : 3
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_334 |    3    |  1.588  |   347   |   193   |
|          |    grp_equalizer_Pipeline_Coef_Clear_Loop_fu_344    |    0    |  1.588  |    41   |    86   |
|   call   |    grp_equalizer_Pipeline_VITIS_LOOP_58_1_fu_351    |    3    |  1.7073 |   365   |   184   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_58_11_fu_373   |    3    |  1.7073 |   365   |   184   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_58_12_fu_395   |    3    |  1.7073 |   365   |   184   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_550                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  select_ln17_fu_513                 |    0    |    0    |    0    |    32   |
|  select  |                  select_ln16_fu_537                 |    0    |    0    |    0    |    32   |
|          |                 select_ln17_1_fu_603                |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln72_fu_507                  |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln35_fu_531                  |    0    |    0    |    0    |    18   |
|          |                  icmp_ln72_1_fu_597                 |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    add   |                  accumulate_fu_558                  |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_158               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_164                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_189             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_182                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_194                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_417                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_421                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_484                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_488                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_492                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_496                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_500                  |    0    |    0    |    0    |    0    |
|          |                 tmp_data_V_5_fu_593                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_433                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln89_fu_443                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    15   |  8.2979 |   1648  |   1070  |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| accumulate_loc_reg_684|   32   |
|   accumulate_reg_772  |   32   |
|   coefs_read_reg_675  |   64   |
| gmem_addr_read_reg_762|   32   |
|   gmem_addr_reg_690   |   32   |
|    mul_ln89_reg_767   |   32   |
|read_coefs_load_reg_758|    1   |
|   read_coefs_reg_657  |    1   |
|        reg_425        |   32   |
|    state_1_reg_714    |   32   |
|     state_reg_665     |   32   |
|  tmp_data_V_6_reg_316 |   32   |
|  tmp_dest_V_1_reg_226 |    1   |
|   tmp_dest_V_reg_751  |    1   |
|   tmp_id_V_1_reg_244  |    1   |
|    tmp_id_V_reg_744   |    1   |
|  tmp_keep_V_1_reg_298 |    4   |
|   tmp_keep_V_reg_718  |    4   |
|  tmp_last_V_1_reg_779 |    1   |
|   tmp_last_V_reg_739  |    1   |
| tmp_out_data_V_reg_621|   32   |
| tmp_out_dest_V_reg_651|    1   |
|  tmp_out_id_V_reg_645 |    1   |
| tmp_out_keep_V_reg_627|    4   |
| tmp_out_strb_V_reg_633|    4   |
| tmp_out_user_V_reg_639|    1   |
|  tmp_strb_V_1_reg_280 |    4   |
|   tmp_strb_V_reg_725  |    4   |
|  tmp_user_V_1_reg_262 |    1   |
|   tmp_user_V_reg_732  |    1   |
+-----------------------+--------+
|         Total         |   421  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_194 |  p8  |   4  |  32  |   128  ||    20   |
| grp_write_fu_194 |  p9  |   3  |   4  |   12   ||    14   |
| grp_write_fu_194 |  p10 |   3  |   4  |   12   ||    14   |
| grp_write_fu_194 |  p11 |   3  |   1  |    3   ||    14   |
| grp_write_fu_194 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_194 |  p13 |   3  |   1  |    3   ||    14   |
| grp_write_fu_194 |  p14 |   3  |   1  |    3   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   163  || 11.9511 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    8   |  1648  |  1070  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   99   |    -   |
|  Register |    -   |    -   |    -   |   421  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   20   |  2069  |  1169  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
