SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily virtex7
SET_PREFERENCE device xc7vx485t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg1761
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
SET_PREFERENCE subworkingdirectory /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name dyract_sys_mig_7series_0_3
SET_PARAMETER xml_input_file /home/kizheppa/dyract_in_sys/dyract_in_sys.srcs/sources_1/bd/dyract_sys/ip/dyract_sys_mig_7series_0_3/board.prj
SET_PARAMETER data_dir_path /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3
SET_CORE_DATASHEET /opt/Xilinx/Vivado/2014.4/data/ip/xilinx/mig_7series_v2_3/data/docs/ds176_7series_MIS.pdf
