0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/adder_2bit.v,1602987230,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/adder_synchronous.v,,adder_2bit,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/adder_2bit_tb.v,1602982763,verilog,,,,add_2bit_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/adder_synchronous.v,1602987571,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/full_adder.v,,adder_synchronous,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/adder_synchronous_tb.v,1602988582,verilog,,,,adder_synchronous_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_flip_flop.v,1602987382,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_latch.v,,d_flip_flop,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_flip_flop_behavioral.v,1602979809,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_flip_flop_behavioral_tb.v,,d_flip_flop_behavioral,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_flip_flop_behavioral_tb.v,1601760832,verilog,,,,d_flip_flop_behavioral_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_flip_flop_tb.v,1601760912,verilog,,,,d_flip_flop_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_latch.v,1602961764,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_flip_flop_tb.v,,d_latch,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_latch_behavioral.v,1602979651,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_latch_behavioral_tb.v,,d_latch_behavioral,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_latch_behavioral_tb.v,1601760941,verilog,,,,d_latch_behavioral_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/d_latch_tb.v,1601760924,verilog,,,,d_latch_tb,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/full_adder.v,1602981606,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/adder_synchronous_tb.v,,full_adder,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/sr_latch.v,1603006521,verilog,,C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/sr_latch_tb.v,,sr_latch,,,,,,,,
C:/Users/Clayt/repos/ECEN248/Lab_7/Lab_7.srcs/sources_1/new/sr_latch_tb.v,1602960402,verilog,,,,sr_latch_tb,,,,,,,,
